

================================================================
== Vitis HLS Report for 'spiking_binam'
================================================================
* Date:           Mon May  5 13:02:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168  |spiking_binam_Pipeline_VITIS_LOOP_34_2  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204  |spiking_binam_Pipeline_VITIS_LOOP_52_4  |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
        |grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249  |spiking_binam_Pipeline_VITIS_LOOP_67_6  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269  |spiking_binam_Pipeline_VITIS_LOOP_76_7  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1   |        ?|        ?|         ?|          -|          -|   256|        no|
        | + VITIS_LOOP_44_3  |        ?|        ?|    3 ~ 39|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1"   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cur_id_V = alloca i32 1"   --->   Operation 12 'alloca' 'cur_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cur_time_V_1 = alloca i32 1"   --->   Operation 13 'alloca' 'cur_time_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%has_spike_1 = alloca i32 1"   --->   Operation 14 'alloca' 'has_spike_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [spiking_binam_hls.cpp:4]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_spikes, void @empty_11, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_spikes"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_spike_count"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_spike_count, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_spike_count, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_spikes, void @empty_11, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_spikes"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_spikes_read = nbread i33 @_ssdm_op_NbRead.axis.volatile.i32P128A, i32 %in_spikes" [spiking_binam_hls.cpp:24]   --->   Operation 24 'nbread' 'in_spikes_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%has_spike = extractvalue i33 %in_spikes_read" [spiking_binam_hls.cpp:24]   --->   Operation 25 'extractvalue' 'has_spike' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_s = extractvalue i33 %in_spikes_read" [spiking_binam_hls.cpp:24]   --->   Operation 26 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cur_id_V_1 = trunc i32 %p_s" [spiking_binam_hls.cpp:24]   --->   Operation 27 'trunc' 'cur_id_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cur_time_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_s, i32 16, i32 31" [spiking_binam_hls.cpp:24]   --->   Operation 28 'partselect' 'cur_time_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln29 = store i1 %has_spike, i1 %has_spike_1" [spiking_binam_hls.cpp:29]   --->   Operation 29 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %cur_time_V, i16 %cur_time_V_1" [spiking_binam_hls.cpp:29]   --->   Operation 30 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln29 = store i8 %cur_id_V_1, i8 %cur_id_V" [spiking_binam_hls.cpp:29]   --->   Operation 31 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln29 = store i9 0, i9 %s" [spiking_binam_hls.cpp:29]   --->   Operation 32 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_34_2" [spiking_binam_hls.cpp:29]   --->   Operation 33 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%s_1 = load i9 %s" [spiking_binam_hls.cpp:30]   --->   Operation 34 'load' 's_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln29 = icmp_eq  i9 %s_1, i9 256" [spiking_binam_hls.cpp:29]   --->   Operation 35 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.77ns)   --->   "%s_2 = add i9 %s_1, i9 1" [spiking_binam_hls.cpp:29]   --->   Operation 37 'add' 's_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_34_2.split, void %for.end95" [spiking_binam_hls.cpp:29]   --->   Operation 38 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_34_2, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 39 'call' 'call_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.60>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [spiking_binam_hls.cpp:22]   --->   Operation 40 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_34_2, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%trunc_ln30 = trunc i9 %s_1" [spiking_binam_hls.cpp:30]   --->   Operation 42 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln30, i3 0" [spiking_binam_hls.cpp:30]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%zext_ln30 = zext i11 %shl_ln" [spiking_binam_hls.cpp:30]   --->   Operation 44 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%shl_ln30 = shl i9 %s_1, i9 1" [spiking_binam_hls.cpp:30]   --->   Operation 45 'shl' 'shl_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%zext_ln30_1 = zext i9 %shl_ln30" [spiking_binam_hls.cpp:30]   --->   Operation 46 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln30 = add i12 %zext_ln30, i12 %zext_ln30_1" [spiking_binam_hls.cpp:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.80ns)   --->   "%bin_start_V = add i12 %add_ln30, i12 5"   --->   Operation 48 'add' 'bin_start_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i12 %bin_start_V"   --->   Operation 49 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.80ns)   --->   "%bin_end = add i12 %add_ln30, i12 15"   --->   Operation 50 'add' 'bin_end' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %bin_end" [spiking_binam_hls.cpp:44]   --->   Operation 51 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln44 = br void %while.cond" [spiking_binam_hls.cpp:44]   --->   Operation 52 'br' 'br_ln44' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%threshold_V = phi i6 0, void %VITIS_LOOP_34_2.split, i6 %threshold_V_2, void %if.end52"   --->   Operation 53 'phi' 'threshold_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%cur_time_V_2 = load i16 %cur_time_V_1"   --->   Operation 54 'load' 'cur_time_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%has_spike_2 = load i1 %has_spike_1" [spiking_binam_hls.cpp:44]   --->   Operation 55 'load' 'has_spike_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.10ns)   --->   "%icmp_ln1027 = icmp_ult  i16 %cur_time_V_2, i16 %zext_ln44"   --->   Operation 56 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.28ns)   --->   "%and_ln44 = and i1 %has_spike_2, i1 %icmp_ln1027" [spiking_binam_hls.cpp:44]   --->   Operation 57 'and' 'and_ln44' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %and_ln44, void %for.body58.preheader, void %while.body" [spiking_binam_hls.cpp:44]   --->   Operation 58 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln1031 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 59 'specloopname' 'specloopname_ln1031' <Predicate = (and_ln44)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.10ns)   --->   "%icmp_ln1031 = icmp_ult  i16 %cur_time_V_2, i16 %zext_ln186_1"   --->   Operation 60 'icmp' 'icmp_ln1031' <Predicate = (and_ln44)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln45 = br i1 %icmp_ln1031, void %for.body31.preheader, void %if.end52" [spiking_binam_hls.cpp:45]   --->   Operation 61 'br' 'br_ln45' <Predicate = (and_ln44)> <Delay = 0.42>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%cur_id_V_load = load i8 %cur_id_V"   --->   Operation 62 'load' 'cur_id_V_load' <Predicate = (and_ln44 & !icmp_ln1031)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_52_4, i8 %cur_id_V_load, i1 %p_ZL14storage_matrix_3, i1 %p_ZL14storage_matrix_2, i1 %p_ZL14storage_matrix_1, i1 %p_ZL14storage_matrix_0, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"   --->   Operation 63 'call' 'call_ln0' <Predicate = (and_ln44 & !icmp_ln1031)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_67_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 64 'call' 'call_ln0' <Predicate = (!and_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln29 = store i9 %s_2, i9 %s" [spiking_binam_hls.cpp:29]   --->   Operation 65 'store' 'store_ln29' <Predicate = (!and_ln44)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.82>
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_52_4, i8 %cur_id_V_load, i1 %p_ZL14storage_matrix_3, i1 %p_ZL14storage_matrix_2, i1 %p_ZL14storage_matrix_1, i1 %p_ZL14storage_matrix_0, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"   --->   Operation 66 'call' 'call_ln0' <Predicate = (!icmp_ln1031)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/1] (0.78ns)   --->   "%threshold_V_1 = add i6 %threshold_V, i6 1"   --->   Operation 67 'add' 'threshold_V_1' <Predicate = (!icmp_ln1031)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln63 = br void %if.end52" [spiking_binam_hls.cpp:63]   --->   Operation 68 'br' 'br_ln63' <Predicate = (!icmp_ln1031)> <Delay = 0.42>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%cur_id_V_load_1 = load i8 %cur_id_V" [spiking_binam_hls.cpp:63]   --->   Operation 69 'load' 'cur_id_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%in_spikes_read_1 = nbread i33 @_ssdm_op_NbRead.axis.volatile.i32P128A, i32 %in_spikes" [spiking_binam_hls.cpp:63]   --->   Operation 70 'nbread' 'in_spikes_read_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%has_spike_3 = extractvalue i33 %in_spikes_read_1" [spiking_binam_hls.cpp:63]   --->   Operation 71 'extractvalue' 'has_spike_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i33 %in_spikes_read_1" [spiking_binam_hls.cpp:63]   --->   Operation 72 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%cur_id_V_2 = trunc i32 %p_0" [spiking_binam_hls.cpp:63]   --->   Operation 73 'trunc' 'cur_id_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%cur_time_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_0, i32 16, i32 31" [spiking_binam_hls.cpp:63]   --->   Operation 74 'partselect' 'cur_time_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.39ns)   --->   "%cur_id_V_3 = select i1 %has_spike_3, i8 %cur_id_V_2, i8 %cur_id_V_load_1" [spiking_binam_hls.cpp:63]   --->   Operation 75 'select' 'cur_id_V_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.35ns)   --->   "%cur_time_V_4 = select i1 %has_spike_3, i16 %cur_time_V_3, i16 %cur_time_V_2" [spiking_binam_hls.cpp:63]   --->   Operation 76 'select' 'cur_time_V_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln44 = store i1 %has_spike_3, i1 %has_spike_1" [spiking_binam_hls.cpp:44]   --->   Operation 77 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln44 = store i16 %cur_time_V_4, i16 %cur_time_V_1" [spiking_binam_hls.cpp:44]   --->   Operation 78 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %cur_id_V_3, i8 %cur_id_V" [spiking_binam_hls.cpp:44]   --->   Operation 79 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%threshold_V_2 = phi i6 %threshold_V_1, void %for.body31.preheader, i6 %threshold_V, void %while.body"   --->   Operation 80 'phi' 'threshold_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln44 = br void %while.cond" [spiking_binam_hls.cpp:44]   --->   Operation 81 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @spiking_binam_Pipeline_VITIS_LOOP_67_6, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %threshold_V"   --->   Operation 83 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.23ns)   --->   "%threshW = mul i7 %zext_ln186, i7 13"   --->   Operation 84 'mul' 'threshW' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 85 'wait' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln186 = call void @spiking_binam_Pipeline_VITIS_LOOP_76_7, i7 %threshW, i12 %bin_start_V, i32 %out_spikes, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 86 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln186 = call void @spiking_binam_Pipeline_VITIS_LOOP_76_7, i7 %threshW, i12 %bin_start_V, i32 %out_spikes, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"   --->   Operation 87 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_34_2" [spiking_binam_hls.cpp:29]   --->   Operation 88 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [spiking_binam_hls.cpp:85]   --->   Operation 89 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_spikes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_spike_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_spikes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                   (alloca           ) [ 01111111110]
cur_id_V            (alloca           ) [ 01111111110]
cur_time_V_1        (alloca           ) [ 01111111110]
has_spike_1         (alloca           ) [ 01111111110]
spectopmodule_ln4   (spectopmodule    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
in_spikes_read      (nbread           ) [ 00000000000]
has_spike           (extractvalue     ) [ 00000000000]
p_s                 (extractvalue     ) [ 00000000000]
cur_id_V_1          (trunc            ) [ 00000000000]
cur_time_V          (partselect       ) [ 00000000000]
store_ln29          (store            ) [ 00000000000]
store_ln29          (store            ) [ 00000000000]
store_ln29          (store            ) [ 00000000000]
store_ln29          (store            ) [ 00000000000]
br_ln29             (br               ) [ 00000000000]
s_1                 (load             ) [ 00010000000]
icmp_ln29           (icmp             ) [ 00111111110]
empty               (speclooptripcount) [ 00000000000]
s_2                 (add              ) [ 00011110000]
br_ln29             (br               ) [ 00000000000]
specloopname_ln22   (specloopname     ) [ 00000000000]
call_ln0            (call             ) [ 00000000000]
trunc_ln30          (trunc            ) [ 00000000000]
shl_ln              (bitconcatenate   ) [ 00000000000]
zext_ln30           (zext             ) [ 00000000000]
shl_ln30            (shl              ) [ 00000000000]
zext_ln30_1         (zext             ) [ 00000000000]
add_ln30            (add              ) [ 00000000000]
bin_start_V         (add              ) [ 00001111110]
zext_ln186_1        (zext             ) [ 00001110000]
bin_end             (add              ) [ 00000000000]
zext_ln44           (zext             ) [ 00001110000]
br_ln44             (br               ) [ 00111111110]
threshold_V         (phi              ) [ 00001111100]
cur_time_V_2        (load             ) [ 00000100000]
has_spike_2         (load             ) [ 00000000000]
icmp_ln1027         (icmp             ) [ 00000000000]
and_ln44            (and              ) [ 00111111110]
br_ln44             (br               ) [ 00000000000]
specloopname_ln1031 (specloopname     ) [ 00000000000]
icmp_ln1031         (icmp             ) [ 00111111110]
br_ln45             (br               ) [ 00111111110]
cur_id_V_load       (load             ) [ 00000100000]
store_ln29          (store            ) [ 00000000000]
call_ln0            (call             ) [ 00000000000]
threshold_V_1       (add              ) [ 00111111110]
br_ln63             (br               ) [ 00111111110]
cur_id_V_load_1     (load             ) [ 00000000000]
in_spikes_read_1    (nbread           ) [ 00000000000]
has_spike_3         (extractvalue     ) [ 00000000000]
p_0                 (extractvalue     ) [ 00000000000]
cur_id_V_2          (trunc            ) [ 00000000000]
cur_time_V_3        (partselect       ) [ 00000000000]
cur_id_V_3          (select           ) [ 00000000000]
cur_time_V_4        (select           ) [ 00000000000]
store_ln44          (store            ) [ 00000000000]
store_ln44          (store            ) [ 00000000000]
store_ln44          (store            ) [ 00000000000]
threshold_V_2       (phi              ) [ 00111011110]
br_ln44             (br               ) [ 00111111110]
call_ln0            (call             ) [ 00000000000]
zext_ln186          (zext             ) [ 00000000000]
threshW             (mul              ) [ 00000000010]
empty_20            (wait             ) [ 00000000000]
call_ln186          (call             ) [ 00000000000]
br_ln29             (br               ) [ 00000000000]
ret_ln85            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_spikes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_spikes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_spike_count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_spike_count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_spikes">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_spikes"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZL14storage_matrix_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZL14storage_matrix_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZL14storage_matrix_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZL14storage_matrix_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_Pipeline_VITIS_LOOP_34_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_Pipeline_VITIS_LOOP_52_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_Pipeline_VITIS_LOOP_67_6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_Pipeline_VITIS_LOOP_76_7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cur_id_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_id_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cur_time_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur_time_V_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="has_spike_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="has_spike_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_nbread_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="33" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in_spikes_read/1 in_spikes_read_1/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="threshold_V_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="threshold_V_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threshold_V/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="threshold_V_2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="1"/>
<pin id="158" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V_2 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="threshold_V_2_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="6" slack="2"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threshold_V_2/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="0" index="4" bw="3" slack="0"/>
<pin id="174" dir="0" index="5" bw="7" slack="0"/>
<pin id="175" dir="0" index="6" bw="3" slack="0"/>
<pin id="176" dir="0" index="7" bw="7" slack="0"/>
<pin id="177" dir="0" index="8" bw="3" slack="0"/>
<pin id="178" dir="0" index="9" bw="7" slack="0"/>
<pin id="179" dir="0" index="10" bw="3" slack="0"/>
<pin id="180" dir="0" index="11" bw="7" slack="0"/>
<pin id="181" dir="0" index="12" bw="3" slack="0"/>
<pin id="182" dir="0" index="13" bw="7" slack="0"/>
<pin id="183" dir="0" index="14" bw="3" slack="0"/>
<pin id="184" dir="0" index="15" bw="7" slack="0"/>
<pin id="185" dir="0" index="16" bw="3" slack="0"/>
<pin id="186" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="0" index="4" bw="1" slack="0"/>
<pin id="210" dir="0" index="5" bw="1" slack="0"/>
<pin id="211" dir="0" index="6" bw="3" slack="0"/>
<pin id="212" dir="0" index="7" bw="7" slack="0"/>
<pin id="213" dir="0" index="8" bw="3" slack="0"/>
<pin id="214" dir="0" index="9" bw="7" slack="0"/>
<pin id="215" dir="0" index="10" bw="3" slack="0"/>
<pin id="216" dir="0" index="11" bw="7" slack="0"/>
<pin id="217" dir="0" index="12" bw="3" slack="0"/>
<pin id="218" dir="0" index="13" bw="7" slack="0"/>
<pin id="219" dir="0" index="14" bw="3" slack="0"/>
<pin id="220" dir="0" index="15" bw="7" slack="0"/>
<pin id="221" dir="0" index="16" bw="3" slack="0"/>
<pin id="222" dir="0" index="17" bw="7" slack="0"/>
<pin id="223" dir="0" index="18" bw="3" slack="0"/>
<pin id="224" dir="0" index="19" bw="7" slack="0"/>
<pin id="225" dir="0" index="20" bw="3" slack="0"/>
<pin id="226" dir="0" index="21" bw="7" slack="0"/>
<pin id="227" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="0" index="3" bw="3" slack="0"/>
<pin id="254" dir="0" index="4" bw="3" slack="0"/>
<pin id="255" dir="0" index="5" bw="3" slack="0"/>
<pin id="256" dir="0" index="6" bw="3" slack="0"/>
<pin id="257" dir="0" index="7" bw="3" slack="0"/>
<pin id="258" dir="0" index="8" bw="3" slack="0"/>
<pin id="259" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="3"/>
<pin id="273" dir="0" index="3" bw="32" slack="0"/>
<pin id="274" dir="0" index="4" bw="7" slack="0"/>
<pin id="275" dir="0" index="5" bw="7" slack="0"/>
<pin id="276" dir="0" index="6" bw="7" slack="0"/>
<pin id="277" dir="0" index="7" bw="7" slack="0"/>
<pin id="278" dir="0" index="8" bw="7" slack="0"/>
<pin id="279" dir="0" index="9" bw="7" slack="0"/>
<pin id="280" dir="0" index="10" bw="7" slack="0"/>
<pin id="281" dir="0" index="11" bw="7" slack="0"/>
<pin id="282" dir="0" index="12" bw="3" slack="0"/>
<pin id="283" dir="0" index="13" bw="3" slack="0"/>
<pin id="284" dir="0" index="14" bw="3" slack="0"/>
<pin id="285" dir="0" index="15" bw="3" slack="0"/>
<pin id="286" dir="0" index="16" bw="3" slack="0"/>
<pin id="287" dir="0" index="17" bw="3" slack="0"/>
<pin id="288" dir="0" index="18" bw="3" slack="0"/>
<pin id="289" dir="0" index="19" bw="3" slack="0"/>
<pin id="290" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="33" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="has_spike/1 has_spike_3/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="33" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 p_0/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cur_time_V/1 cur_time_V_3/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="3"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_id_V_load/4 cur_id_V_load_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="cur_id_V_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cur_id_V_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln29_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln29_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln29_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln29_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="s_1_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="1"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln29_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="s_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln30_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln30_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln30/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln30_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln30_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="9" slack="0"/>
<pin id="397" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bin_start_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bin_start_V/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln186_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="bin_end_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bin_end/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln44_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="cur_time_V_2_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="3"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_time_V_2/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="has_spike_2_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="3"/>
<pin id="425" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="has_spike_2/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln1027_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="12" slack="1"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln44_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln1031_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="12" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1031/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln29_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="2"/>
<pin id="444" dir="0" index="1" bw="9" slack="3"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="threshold_V_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="threshold_V_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="cur_id_V_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="cur_id_V_2/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="cur_id_V_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cur_id_V_3/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="cur_time_V_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cur_time_V_4/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln44_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="4"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln44_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="4"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln44_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="4"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln186_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="2"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="threshW_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="threshW/8 "/>
</bind>
</comp>

<comp id="497" class="1005" name="s_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="504" class="1005" name="cur_id_V_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="cur_id_V "/>
</bind>
</comp>

<comp id="511" class="1005" name="cur_time_V_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="cur_time_V_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="has_spike_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="has_spike_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="s_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="2"/>
<pin id="533" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="bin_start_V_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="3"/>
<pin id="538" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="bin_start_V "/>
</bind>
</comp>

<comp id="541" class="1005" name="zext_ln186_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="zext_ln44_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp_ln1031_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1031 "/>
</bind>
</comp>

<comp id="561" class="1005" name="cur_id_V_load_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cur_id_V_load "/>
</bind>
</comp>

<comp id="566" class="1005" name="threshold_V_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="1"/>
<pin id="568" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="threshW_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="1"/>
<pin id="573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="threshW "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="106" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="166"><net_src comp="144" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="168" pin=7"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="168" pin=8"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="168" pin=9"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="168" pin=10"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="168" pin=11"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="168" pin=12"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="168" pin=13"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="168" pin=14"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="168" pin=15"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="168" pin=16"/></net>

<net id="228"><net_src comp="110" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="204" pin=4"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="204" pin=5"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="204" pin=6"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="204" pin=7"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="204" pin=8"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="204" pin=9"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="204" pin=10"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="204" pin=11"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="204" pin=12"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="204" pin=13"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="204" pin=14"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="204" pin=15"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="204" pin=16"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="204" pin=17"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="204" pin=18"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="204" pin=19"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="204" pin=20"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="204" pin=21"/></net>

<net id="260"><net_src comp="112" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="262"><net_src comp="12" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="249" pin=5"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="249" pin=6"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="249" pin=7"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="249" pin=8"/></net>

<net id="291"><net_src comp="120" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="269" pin=17"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="269" pin=18"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="269" pin=19"/></net>

<net id="312"><net_src comp="138" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="138" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="80" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="334"><net_src comp="313" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="309" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="317" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="331" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="82" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="84" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="355" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="378"><net_src comp="98" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="100" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="90" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="381" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="102" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="394" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="104" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="423" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="420" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="450"><net_src comp="144" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="114" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="313" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="309" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="327" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="309" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="317" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="309" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="464" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="456" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="144" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="116" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="490" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="500"><net_src comp="122" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="507"><net_src comp="126" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="514"><net_src comp="130" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="521"><net_src comp="134" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="534"><net_src comp="364" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="539"><net_src comp="400" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="544"><net_src comp="406" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="549"><net_src comp="416" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="560"><net_src comp="437" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="327" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="569"><net_src comp="446" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="574"><net_src comp="490" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_spikes | {8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {2 3 4 7 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {2 3 4 5 8 9 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {2 3 4 7 8 9 }
 - Input state : 
	Port: spiking_binam : in_spikes | {1 5 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {4 5 7 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {4 5 8 9 }
	Port: spiking_binam : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {4 5 7 }
	Port: spiking_binam : p_ZL14storage_matrix_3 | {4 5 }
	Port: spiking_binam : p_ZL14storage_matrix_2 | {4 5 }
	Port: spiking_binam : p_ZL14storage_matrix_1 | {4 5 }
	Port: spiking_binam : p_ZL14storage_matrix_0 | {4 5 }
  - Chain level:
	State 1
		cur_id_V_1 : 1
		cur_time_V : 1
		store_ln29 : 1
		store_ln29 : 2
		store_ln29 : 2
		store_ln29 : 1
	State 2
		icmp_ln29 : 1
		s_2 : 1
		br_ln29 : 2
	State 3
		shl_ln : 1
		zext_ln30 : 2
		add_ln30 : 3
		bin_start_V : 4
		zext_ln186_1 : 5
		bin_end : 4
		zext_ln44 : 5
	State 4
		icmp_ln1027 : 1
		and_ln44 : 2
		br_ln44 : 2
		icmp_ln1031 : 1
		br_ln45 : 2
		call_ln0 : 1
	State 5
		cur_id_V_2 : 1
		cur_time_V_3 : 1
		cur_id_V_3 : 2
		cur_time_V_4 : 2
		store_ln44 : 1
		store_ln44 : 3
		store_ln44 : 3
	State 6
	State 7
	State 8
		threshW : 1
		call_ln186 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          | grp_spiking_binam_Pipeline_VITIS_LOOP_34_2_fu_168 |    0    |    0    |    9    |    16   |
|   call   | grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204 |    0    |  10.248 |   285   |   415   |
|          | grp_spiking_binam_Pipeline_VITIS_LOOP_67_6_fu_249 |    0    |  3.416  |    52   |   160   |
|          | grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269 |    0    |  3.416  |   151   |   152   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                     s_2_fu_364                    |    0    |    0    |    0    |    16   |
|          |                  add_ln30_fu_394                  |    0    |    0    |    0    |    18   |
|    add   |                 bin_start_V_fu_400                |    0    |    0    |    0    |    19   |
|          |                   bin_end_fu_410                  |    0    |    0    |    0    |    19   |
|          |                threshold_V_1_fu_446               |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  icmp_ln29_fu_358                 |    0    |    0    |    0    |    11   |
|   icmp   |                 icmp_ln1027_fu_426                |    0    |    0    |    0    |    13   |
|          |                 icmp_ln1031_fu_437                |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  select  |                 cur_id_V_3_fu_456                 |    0    |    0    |    0    |    8    |
|          |                cur_time_V_4_fu_464                |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                   threshW_fu_490                  |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    and   |                  and_ln44_fu_431                  |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|  nbread  |                 grp_nbread_fu_138                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|extractvalue|                     grp_fu_309                    |    0    |    0    |    0    |    0    |
|          |                     grp_fu_313                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                     grp_fu_317                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 cur_id_V_1_fu_331                 |    0    |    0    |    0    |    0    |
|   trunc  |                 trunc_ln30_fu_370                 |    0    |    0    |    0    |    0    |
|          |                 cur_id_V_2_fu_452                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                   shl_ln_fu_373                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                  zext_ln30_fu_381                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln30_1_fu_390                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln186_1_fu_406                |    0    |    0    |    0    |    0    |
|          |                  zext_ln44_fu_416                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln186_fu_486                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    shl   |                  shl_ln30_fu_385                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    0    |  17.08  |   497   |   914   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------------+--------+--------+--------+--------+
|                                                            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------+--------+--------+--------+--------+
|                   p_ZL14storage_matrix_0                   |    1   |    0   |    0   |    -   |
|                   p_ZL14storage_matrix_1                   |    1   |    0   |    0   |    -   |
|                   p_ZL14storage_matrix_2                   |    1   |    0   |    0   |    -   |
|                   p_ZL14storage_matrix_3                   |    1   |    0   |    0   |    -   |
|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer |    0   |    6   |    2   |    0   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|    0   |    6   |    2   |    0   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|    0   |    6   |    2   |    0   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|    0   |    6   |    2   |    0   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|    0   |    6   |    2   |    0   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|    0   |    6   |    2   |    0   |
| spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|    0   |    6   |    2   |    0   |
| spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|    0   |    6   |    2   |    0   |
|      spiking_binam_stream_Spike_0_int_stream_Spike_0_v     |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6    |    0   |   14   |    4   |    0   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7    |    0   |   14   |    4   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+
|                            Total                           |    4   |   160  |   48   |    0   |
+------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| bin_start_V_reg_536 |   12   |
|cur_id_V_load_reg_561|    8   |
|   cur_id_V_reg_504  |    8   |
| cur_time_V_1_reg_511|   16   |
| has_spike_1_reg_518 |    1   |
| icmp_ln1031_reg_557 |    1   |
|     s_2_reg_531     |    9   |
|      s_reg_497      |    9   |
|   threshW_reg_571   |    7   |
|threshold_V_1_reg_566|    6   |
|threshold_V_2_reg_156|    6   |
| threshold_V_reg_144 |    6   |
| zext_ln186_1_reg_541|   16   |
|  zext_ln44_reg_546  |   16   |
+---------------------+--------+
|        Total        |   121  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                threshold_V_reg_144                |  p0  |   2  |   6  |   12   ||    9    |
| grp_spiking_binam_Pipeline_VITIS_LOOP_52_4_fu_204 |  p1  |   2  |   8  |   16   ||    9    |
| grp_spiking_binam_Pipeline_VITIS_LOOP_76_7_fu_269 |  p1  |   2  |   7  |   14   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   42   ||  1.281  ||    27   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   17   |   497  |   914  |    -   |
|   Memory  |    4   |    -   |    -   |   160  |   48   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   121  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   18   |   778  |   989  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
