
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001b24  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20070000  00081b24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000014c  20070430  00081f54  00020430  2**2
                  ALLOC
  3 .stack        00002004  2007057c  000820a0  00020430  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020459  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001031f  00000000  00000000  000204b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002545  00000000  00000000  000307d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003639  00000000  00000000  00032d16  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000818  00000000  00000000  0003634f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000758  00000000  00000000  00036b67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000172d9  00000000  00000000  000372bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bdf4  00000000  00000000  0004e598  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00060619  00000000  00000000  0005a38c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000012fc  00000000  00000000  000ba9a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	80 25 07 20 39 0c 08 00 35 0c 08 00 35 0c 08 00     .%. 9...5...5...
   80010:	35 0c 08 00 35 0c 08 00 35 0c 08 00 00 00 00 00     5...5...5.......
	...
   8002c:	35 0c 08 00 35 0c 08 00 00 00 00 00 35 0c 08 00     5...5.......5...
   8003c:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   8004c:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   8005c:	35 0c 08 00 35 0c 08 00 35 0c 08 00 00 00 00 00     5...5...5.......
   8006c:	a9 0a 08 00 bd 0a 08 00 d1 0a 08 00 e5 0a 08 00     ................
	...
   80084:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   80094:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   800a4:	00 00 00 00 35 0c 08 00 85 04 08 00 35 0c 08 00     ....5.......5...
   800b4:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   800c4:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   800d4:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...
   800e4:	35 0c 08 00 35 0c 08 00 35 0c 08 00 35 0c 08 00     5...5...5...5...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070430 	.word	0x20070430
   80110:	00000000 	.word	0x00000000
   80114:	00081b24 	.word	0x00081b24

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081b24 	.word	0x00081b24
   80154:	20070434 	.word	0x20070434
   80158:	00081b24 	.word	0x00081b24
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80160:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   80162:	2401      	movs	r4, #1
   80164:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   80166:	2400      	movs	r4, #0
   80168:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   8016a:	f240 2502 	movw	r5, #514	; 0x202
   8016e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   80172:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   80176:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   8017a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   8017c:	0052      	lsls	r2, r2, #1
   8017e:	fbb1 f2f2 	udiv	r2, r1, r2
   80182:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   80184:	0212      	lsls	r2, r2, #8
   80186:	b292      	uxth	r2, r2
   80188:	432b      	orrs	r3, r5
   8018a:	431a      	orrs	r2, r3
   8018c:	6042      	str	r2, [r0, #4]
	return 0;
}
   8018e:	4620      	mov	r0, r4
   80190:	bc30      	pop	{r4, r5}
   80192:	4770      	bx	lr

00080194 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80194:	6843      	ldr	r3, [r0, #4]
   80196:	0109      	lsls	r1, r1, #4
   80198:	f001 0110 	and.w	r1, r1, #16
   8019c:	4319      	orrs	r1, r3
   8019e:	6041      	str	r1, [r0, #4]
   801a0:	4770      	bx	lr

000801a2 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   801a2:	6843      	ldr	r3, [r0, #4]
   801a4:	01d2      	lsls	r2, r2, #7
   801a6:	b2d2      	uxtb	r2, r2
   801a8:	4319      	orrs	r1, r3
   801aa:	430a      	orrs	r2, r1
   801ac:	6042      	str	r2, [r0, #4]
   801ae:	4770      	bx	lr

000801b0 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801b0:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801b2:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   801b4:	0609      	lsls	r1, r1, #24
   801b6:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801ba:	4321      	orrs	r1, r4
   801bc:	430a      	orrs	r2, r1
   801be:	0719      	lsls	r1, r3, #28
   801c0:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
   801c4:	4311      	orrs	r1, r2
   801c6:	6041      	str	r1, [r0, #4]
}
   801c8:	bc10      	pop	{r4}
   801ca:	4770      	bx	lr

000801cc <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801cc:	2302      	movs	r3, #2
   801ce:	6003      	str	r3, [r0, #0]
   801d0:	4770      	bx	lr

000801d2 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   801d2:	2301      	movs	r3, #1
   801d4:	fa03 f101 	lsl.w	r1, r3, r1
   801d8:	6101      	str	r1, [r0, #16]
   801da:	4770      	bx	lr

000801dc <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   801dc:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   801de:	bf9a      	itte	ls
   801e0:	3050      	addls	r0, #80	; 0x50
   801e2:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
   801e6:	2000      	movhi	r0, #0
	}

	return ul_data;
}
   801e8:	4770      	bx	lr

000801ea <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   801ea:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   801ec:	4770      	bx	lr
	...

000801f0 <oneToThreekHz>:
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// S칛tter pin22 l친g
	
}
//1000-3000 Hz
uint32_t oneToThreekHz(uint32_t invalue){
   801f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   801f2:	4921      	ldr	r1, [pc, #132]	; (80278 <oneToThreekHz+0x88>)
   801f4:	f101 051c 	add.w	r5, r1, #28
   801f8:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		xbuff[i]=xbuff[i-1];
   801fa:	f853 2c04 	ldr.w	r2, [r3, #-4]
   801fe:	f843 2904 	str.w	r2, [r3], #-4
	for(i =M; i>0; i--){
   80202:	428b      	cmp	r3, r1
   80204:	d1f9      	bne.n	801fa <oneToThreekHz+0xa>
	}
	xbuff[0]=(int)invalue;
   80206:	4b1c      	ldr	r3, [pc, #112]	; (80278 <oneToThreekHz+0x88>)
   80208:	f843 0904 	str.w	r0, [r3], #-4
   8020c:	491b      	ldr	r1, [pc, #108]	; (8027c <oneToThreekHz+0x8c>)
	int32_t sum = 0;
   8020e:	2200      	movs	r2, #0
	int j;
	for( j =0; j<=M;j++){
		sum += ((xbuff[j]*b[j]));
   80210:	f853 0f04 	ldr.w	r0, [r3, #4]!
   80214:	f851 4f04 	ldr.w	r4, [r1, #4]!
   80218:	fb04 2200 	mla	r2, r4, r0, r2
	for( j =0; j<=M;j++){
   8021c:	42ab      	cmp	r3, r5
   8021e:	d1f7      	bne.n	80210 <oneToThreekHz+0x20>
   80220:	4e17      	ldr	r6, [pc, #92]	; (80280 <oneToThreekHz+0x90>)
   80222:	1d37      	adds	r7, r6, #4
   80224:	4817      	ldr	r0, [pc, #92]	; (80284 <oneToThreekHz+0x94>)
   80226:	3620      	adds	r6, #32
   80228:	463b      	mov	r3, r7
   8022a:	2100      	movs	r1, #0
	}
	for( j =1; j<=N;j++){ 
		sumy += ((y[j]*a[j]));
   8022c:	f853 4b04 	ldr.w	r4, [r3], #4
   80230:	f850 5b04 	ldr.w	r5, [r0], #4
   80234:	fb05 1104 	mla	r1, r5, r4, r1
	for( j =1; j<=N;j++){ 
   80238:	42b3      	cmp	r3, r6
   8023a:	d1f7      	bne.n	8022c <oneToThreekHz+0x3c>
   8023c:	4b12      	ldr	r3, [pc, #72]	; (80288 <oneToThreekHz+0x98>)
	}
	for(i = N; i>1;i--){ 
		y[i]=y[i-1];
   8023e:	f853 0d04 	ldr.w	r0, [r3, #-4]!
   80242:	6058      	str	r0, [r3, #4]
	for(i = N; i>1;i--){ 
   80244:	429f      	cmp	r7, r3
   80246:	d1fa      	bne.n	8023e <oneToThreekHz+0x4e>
	}
	totsum = ((sum/10000)+(sumy/10000));
   80248:	4810      	ldr	r0, [pc, #64]	; (8028c <oneToThreekHz+0x9c>)
   8024a:	fb80 4302 	smull	r4, r3, r0, r2
   8024e:	17d2      	asrs	r2, r2, #31
   80250:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   80254:	fb80 3001 	smull	r3, r0, r0, r1
   80258:	17c9      	asrs	r1, r1, #31
   8025a:	ebc1 3020 	rsb	r0, r1, r0, asr #12
   8025e:	4410      	add	r0, r2
   80260:	4b0b      	ldr	r3, [pc, #44]	; (80290 <oneToThreekHz+0xa0>)
   80262:	4798      	blx	r3
   80264:	4604      	mov	r4, r0
	y[1] = totsum;
   80266:	4b0b      	ldr	r3, [pc, #44]	; (80294 <oneToThreekHz+0xa4>)
   80268:	4798      	blx	r3
   8026a:	4b05      	ldr	r3, [pc, #20]	; (80280 <oneToThreekHz+0x90>)
   8026c:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
   8026e:	4620      	mov	r0, r4
   80270:	4b09      	ldr	r3, [pc, #36]	; (80298 <oneToThreekHz+0xa8>)
   80272:	4798      	blx	r3
	return outvalue;
}
   80274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80276:	bf00      	nop
   80278:	2007048c 	.word	0x2007048c
   8027c:	00081a98 	.word	0x00081a98
   80280:	200704ac 	.word	0x200704ac
   80284:	00081a40 	.word	0x00081a40
   80288:	200704c8 	.word	0x200704c8
   8028c:	68db8bad 	.word	0x68db8bad
   80290:	000817b9 	.word	0x000817b9
   80294:	00081861 	.word	0x00081861
   80298:	000818ad 	.word	0x000818ad

0008029c <threeToFivekHz>:

//3000-5000 Hz
uint32_t threeToFivekHz(uint32_t invalue){
   8029c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8029e:	4921      	ldr	r1, [pc, #132]	; (80324 <threeToFivekHz+0x88>)
   802a0:	f101 051c 	add.w	r5, r1, #28
   802a4:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		x2buff[i]=x2buff[i-1];
   802a6:	f853 2c04 	ldr.w	r2, [r3, #-4]
   802aa:	f843 2904 	str.w	r2, [r3], #-4
	for(i =M; i>0; i--){
   802ae:	428b      	cmp	r3, r1
   802b0:	d1f9      	bne.n	802a6 <threeToFivekHz+0xa>
	}
	x2buff[0]=(int)invalue;
   802b2:	4b1c      	ldr	r3, [pc, #112]	; (80324 <threeToFivekHz+0x88>)
   802b4:	f843 0904 	str.w	r0, [r3], #-4
   802b8:	491b      	ldr	r1, [pc, #108]	; (80328 <threeToFivekHz+0x8c>)
	int32_t sum = 0;
   802ba:	2200      	movs	r2, #0
	int j;
	for( j =0; j<=M;j++){
		sum += ((x2buff[j]*b2[j]));
   802bc:	f853 0f04 	ldr.w	r0, [r3, #4]!
   802c0:	f851 4f04 	ldr.w	r4, [r1, #4]!
   802c4:	fb04 2200 	mla	r2, r4, r0, r2
	for( j =0; j<=M;j++){
   802c8:	42ab      	cmp	r3, r5
   802ca:	d1f7      	bne.n	802bc <threeToFivekHz+0x20>
   802cc:	4e17      	ldr	r6, [pc, #92]	; (8032c <threeToFivekHz+0x90>)
   802ce:	1d37      	adds	r7, r6, #4
   802d0:	4817      	ldr	r0, [pc, #92]	; (80330 <threeToFivekHz+0x94>)
   802d2:	3620      	adds	r6, #32
   802d4:	463b      	mov	r3, r7
   802d6:	2100      	movs	r1, #0
	}
	for( j =1; j<=N;j++){ 
		sumy += ((y2[j]*a2[j]));
   802d8:	f853 4b04 	ldr.w	r4, [r3], #4
   802dc:	f850 5b04 	ldr.w	r5, [r0], #4
   802e0:	fb05 1104 	mla	r1, r5, r4, r1
	for( j =1; j<=N;j++){ 
   802e4:	42b3      	cmp	r3, r6
   802e6:	d1f7      	bne.n	802d8 <threeToFivekHz+0x3c>
   802e8:	4b12      	ldr	r3, [pc, #72]	; (80334 <threeToFivekHz+0x98>)
	}
	for(i = N; i>1;i--){ 
		y2[i]=y2[i-1];
   802ea:	f853 0d04 	ldr.w	r0, [r3, #-4]!
   802ee:	6058      	str	r0, [r3, #4]
	for(i = N; i>1;i--){ 
   802f0:	429f      	cmp	r7, r3
   802f2:	d1fa      	bne.n	802ea <threeToFivekHz+0x4e>
	}
	totsum = ((sum/10000)+(sumy/10000));
   802f4:	4810      	ldr	r0, [pc, #64]	; (80338 <threeToFivekHz+0x9c>)
   802f6:	fb80 4302 	smull	r4, r3, r0, r2
   802fa:	17d2      	asrs	r2, r2, #31
   802fc:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   80300:	fb80 3001 	smull	r3, r0, r0, r1
   80304:	17c9      	asrs	r1, r1, #31
   80306:	ebc1 3020 	rsb	r0, r1, r0, asr #12
   8030a:	4410      	add	r0, r2
   8030c:	4b0b      	ldr	r3, [pc, #44]	; (8033c <threeToFivekHz+0xa0>)
   8030e:	4798      	blx	r3
   80310:	4604      	mov	r4, r0
	y2[1] = totsum;
   80312:	4b0b      	ldr	r3, [pc, #44]	; (80340 <threeToFivekHz+0xa4>)
   80314:	4798      	blx	r3
   80316:	4b05      	ldr	r3, [pc, #20]	; (8032c <threeToFivekHz+0x90>)
   80318:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
   8031a:	4620      	mov	r0, r4
   8031c:	4b09      	ldr	r3, [pc, #36]	; (80344 <threeToFivekHz+0xa8>)
   8031e:	4798      	blx	r3
	return outvalue;
}
   80320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80322:	bf00      	nop
   80324:	2007044c 	.word	0x2007044c
   80328:	00081ab8 	.word	0x00081ab8
   8032c:	200704cc 	.word	0x200704cc
   80330:	00081a60 	.word	0x00081a60
   80334:	200704e8 	.word	0x200704e8
   80338:	68db8bad 	.word	0x68db8bad
   8033c:	000817b9 	.word	0x000817b9
   80340:	00081861 	.word	0x00081861
   80344:	000818ad 	.word	0x000818ad

00080348 <fiveToSevenkHz>:
//5000-7000 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
   80348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8034a:	4921      	ldr	r1, [pc, #132]	; (803d0 <fiveToSevenkHz+0x88>)
   8034c:	f101 051c 	add.w	r5, r1, #28
   80350:	462b      	mov	r3, r5
	float totsum = 0;
	uint32_t outvalue;
	
	int i;
	for(i =M; i>0; i--){
		x3buff[i]=x3buff[i-1];
   80352:	f853 2c04 	ldr.w	r2, [r3, #-4]
   80356:	f843 2904 	str.w	r2, [r3], #-4
	for(i =M; i>0; i--){
   8035a:	428b      	cmp	r3, r1
   8035c:	d1f9      	bne.n	80352 <fiveToSevenkHz+0xa>
	}
	x3buff[0]=(int)invalue;
   8035e:	4b1c      	ldr	r3, [pc, #112]	; (803d0 <fiveToSevenkHz+0x88>)
   80360:	f843 0904 	str.w	r0, [r3], #-4
   80364:	491b      	ldr	r1, [pc, #108]	; (803d4 <fiveToSevenkHz+0x8c>)
	int32_t sum = 0;
   80366:	2200      	movs	r2, #0
	int j;
	for( j =0; j<=M;j++){
		sum += ((x3buff[j]*b3[j]));
   80368:	f853 0f04 	ldr.w	r0, [r3, #4]!
   8036c:	f851 4f04 	ldr.w	r4, [r1, #4]!
   80370:	fb04 2200 	mla	r2, r4, r0, r2
	for( j =0; j<=M;j++){
   80374:	42ab      	cmp	r3, r5
   80376:	d1f7      	bne.n	80368 <fiveToSevenkHz+0x20>
   80378:	4e17      	ldr	r6, [pc, #92]	; (803d8 <fiveToSevenkHz+0x90>)
   8037a:	1d37      	adds	r7, r6, #4
   8037c:	4817      	ldr	r0, [pc, #92]	; (803dc <fiveToSevenkHz+0x94>)
   8037e:	3620      	adds	r6, #32
   80380:	463b      	mov	r3, r7
   80382:	2100      	movs	r1, #0
	}
	for( j =1; j<=N;j++){ 
		sumy += ((y3[j]*a3[j]));
   80384:	f853 4b04 	ldr.w	r4, [r3], #4
   80388:	f850 5b04 	ldr.w	r5, [r0], #4
   8038c:	fb05 1104 	mla	r1, r5, r4, r1
	for( j =1; j<=N;j++){ 
   80390:	42b3      	cmp	r3, r6
   80392:	d1f7      	bne.n	80384 <fiveToSevenkHz+0x3c>
   80394:	4b12      	ldr	r3, [pc, #72]	; (803e0 <fiveToSevenkHz+0x98>)
	}
	for(i = N; i>1;i--){ 
		y3[i]=y3[i-1];
   80396:	f853 0d04 	ldr.w	r0, [r3, #-4]!
   8039a:	6058      	str	r0, [r3, #4]
	for(i = N; i>1;i--){ 
   8039c:	429f      	cmp	r7, r3
   8039e:	d1fa      	bne.n	80396 <fiveToSevenkHz+0x4e>
	}
	totsum = ((sum/10000)+(sumy/10000));
   803a0:	4810      	ldr	r0, [pc, #64]	; (803e4 <fiveToSevenkHz+0x9c>)
   803a2:	fb80 4302 	smull	r4, r3, r0, r2
   803a6:	17d2      	asrs	r2, r2, #31
   803a8:	ebc2 3223 	rsb	r2, r2, r3, asr #12
   803ac:	fb80 3001 	smull	r3, r0, r0, r1
   803b0:	17c9      	asrs	r1, r1, #31
   803b2:	ebc1 3020 	rsb	r0, r1, r0, asr #12
   803b6:	4410      	add	r0, r2
   803b8:	4b0b      	ldr	r3, [pc, #44]	; (803e8 <fiveToSevenkHz+0xa0>)
   803ba:	4798      	blx	r3
   803bc:	4604      	mov	r4, r0
	y3[1] = totsum;
   803be:	4b0b      	ldr	r3, [pc, #44]	; (803ec <fiveToSevenkHz+0xa4>)
   803c0:	4798      	blx	r3
   803c2:	4b05      	ldr	r3, [pc, #20]	; (803d8 <fiveToSevenkHz+0x90>)
   803c4:	6058      	str	r0, [r3, #4]
	outvalue = (uint32_t)totsum;
   803c6:	4620      	mov	r0, r4
   803c8:	4b09      	ldr	r3, [pc, #36]	; (803f0 <fiveToSevenkHz+0xa8>)
   803ca:	4798      	blx	r3
	return outvalue;
}
   803cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   803ce:	bf00      	nop
   803d0:	2007046c 	.word	0x2007046c
   803d4:	00081ad8 	.word	0x00081ad8
   803d8:	200704ec 	.word	0x200704ec
   803dc:	00081a80 	.word	0x00081a80
   803e0:	20070508 	.word	0x20070508
   803e4:	68db8bad 	.word	0x68db8bad
   803e8:	000817b9 	.word	0x000817b9
   803ec:	00081861 	.word	0x00081861
   803f0:	000818ad 	.word	0x000818ad

000803f4 <modifyOutPut>:

//Modifierar filterv칛rdet man har f친tt ut av filtret baserat p친 potentiometer
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){

	if(analogValue <= 819){
   803f4:	f5b1 7f4d 	cmp.w	r1, #820	; 0x334
   803f8:	d334      	bcc.n	80464 <modifyOutPut+0x70>
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){
   803fa:	b510      	push	{r4, lr}
		return 0;
		}else if((analogValue >819)&&(analogValue<=1638)){
   803fc:	f5a1 724d 	sub.w	r2, r1, #820	; 0x334
   80400:	f240 3332 	movw	r3, #818	; 0x332
   80404:	429a      	cmp	r2, r3
   80406:	d912      	bls.n	8042e <modifyOutPut+0x3a>
		return (filtervalue*(0.25));
		}else if((analogValue>1638)&&(analogValue<=2457)){
   80408:	f2a1 6267 	subw	r2, r1, #1639	; 0x667
   8040c:	f240 3332 	movw	r3, #818	; 0x332
   80410:	429a      	cmp	r2, r3
   80412:	d915      	bls.n	80440 <modifyOutPut+0x4c>
		return (filtervalue*(0.5));
		}else if((analogValue>2457)&&(analogValue<3276)){
   80414:	f6a1 129a 	subw	r2, r1, #2458	; 0x99a
   80418:	f240 3331 	movw	r3, #817	; 0x331
   8041c:	429a      	cmp	r2, r3
   8041e:	d918      	bls.n	80452 <modifyOutPut+0x5e>
		return (filtervalue*(0.75));
		}else if((analogValue>3276)&&(analogValue<4095)){
   80420:	f6a1 41cd 	subw	r1, r1, #3277	; 0xccd
   80424:	f240 3331 	movw	r3, #817	; 0x331
   80428:	4299      	cmp	r1, r3
   8042a:	d91d      	bls.n	80468 <modifyOutPut+0x74>
		return filtervalue;
		}
   8042c:	bd10      	pop	{r4, pc}
		return (filtervalue*(0.25));
   8042e:	4b0f      	ldr	r3, [pc, #60]	; (8046c <modifyOutPut+0x78>)
   80430:	4798      	blx	r3
   80432:	2200      	movs	r2, #0
   80434:	4b0e      	ldr	r3, [pc, #56]	; (80470 <modifyOutPut+0x7c>)
   80436:	4c0f      	ldr	r4, [pc, #60]	; (80474 <modifyOutPut+0x80>)
   80438:	47a0      	blx	r4
   8043a:	4b0f      	ldr	r3, [pc, #60]	; (80478 <modifyOutPut+0x84>)
   8043c:	4798      	blx	r3
   8043e:	bd10      	pop	{r4, pc}
		return (filtervalue*(0.5));
   80440:	4b0a      	ldr	r3, [pc, #40]	; (8046c <modifyOutPut+0x78>)
   80442:	4798      	blx	r3
   80444:	2200      	movs	r2, #0
   80446:	4b0d      	ldr	r3, [pc, #52]	; (8047c <modifyOutPut+0x88>)
   80448:	4c0a      	ldr	r4, [pc, #40]	; (80474 <modifyOutPut+0x80>)
   8044a:	47a0      	blx	r4
   8044c:	4b0a      	ldr	r3, [pc, #40]	; (80478 <modifyOutPut+0x84>)
   8044e:	4798      	blx	r3
   80450:	bd10      	pop	{r4, pc}
		return (filtervalue*(0.75));
   80452:	4b06      	ldr	r3, [pc, #24]	; (8046c <modifyOutPut+0x78>)
   80454:	4798      	blx	r3
   80456:	2200      	movs	r2, #0
   80458:	4b09      	ldr	r3, [pc, #36]	; (80480 <modifyOutPut+0x8c>)
   8045a:	4c06      	ldr	r4, [pc, #24]	; (80474 <modifyOutPut+0x80>)
   8045c:	47a0      	blx	r4
   8045e:	4b06      	ldr	r3, [pc, #24]	; (80478 <modifyOutPut+0x84>)
   80460:	4798      	blx	r3
   80462:	bd10      	pop	{r4, pc}
		return 0;
   80464:	2000      	movs	r0, #0
   80466:	4770      	bx	lr
   80468:	bd10      	pop	{r4, pc}
   8046a:	bf00      	nop
   8046c:	000810f5 	.word	0x000810f5
   80470:	3fd00000 	.word	0x3fd00000
   80474:	000811e1 	.word	0x000811e1
   80478:	00081605 	.word	0x00081605
   8047c:	3fe00000 	.word	0x3fe00000
   80480:	3fe80000 	.word	0x3fe80000

00080484 <TC0_Handler>:
{
   80484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80488:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);			
   8048a:	2100      	movs	r1, #0
   8048c:	4822      	ldr	r0, [pc, #136]	; (80518 <TC0_Handler+0x94>)
   8048e:	4b23      	ldr	r3, [pc, #140]	; (8051c <TC0_Handler+0x98>)
   80490:	4798      	blx	r3
   80492:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   80494:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80496:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8049a:	4b21      	ldr	r3, [pc, #132]	; (80520 <TC0_Handler+0x9c>)
   8049c:	631a      	str	r2, [r3, #48]	; 0x30
	adc_start(ADC);								// Startar ADC
   8049e:	4821      	ldr	r0, [pc, #132]	; (80524 <TC0_Handler+0xa0>)
   804a0:	4b21      	ldr	r3, [pc, #132]	; (80528 <TC0_Handler+0xa4>)
   804a2:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // v칛ntar till DRDY blir h칬g
   804a4:	4d1f      	ldr	r5, [pc, #124]	; (80524 <TC0_Handler+0xa0>)
   804a6:	4c21      	ldr	r4, [pc, #132]	; (8052c <TC0_Handler+0xa8>)
   804a8:	4628      	mov	r0, r5
   804aa:	47a0      	blx	r4
   804ac:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   804b0:	d0fa      	beq.n	804a8 <TC0_Handler+0x24>
	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// L칛ser av v칛rdet p친 analogpin8 som 칛r sj칛lva ljud signalen
   804b2:	4d1c      	ldr	r5, [pc, #112]	; (80524 <TC0_Handler+0xa0>)
   804b4:	210a      	movs	r1, #10
   804b6:	4628      	mov	r0, r5
   804b8:	4c1d      	ldr	r4, [pc, #116]	; (80530 <TC0_Handler+0xac>)
   804ba:	47a0      	blx	r4
   804bc:	4680      	mov	r8, r0
	out0 = oneToThreekHz(invalue);							// Filter
   804be:	4b1d      	ldr	r3, [pc, #116]	; (80534 <TC0_Handler+0xb0>)
   804c0:	4798      	blx	r3
   804c2:	4606      	mov	r6, r0
	analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);	// L칛ser av analogpin0
   804c4:	2107      	movs	r1, #7
   804c6:	4628      	mov	r0, r5
   804c8:	47a0      	blx	r4
	out0 = modifyOutPut(out0,analogpin0);					// G칬r modifierning av filter v칛rdet
   804ca:	4601      	mov	r1, r0
   804cc:	4630      	mov	r0, r6
   804ce:	4f1a      	ldr	r7, [pc, #104]	; (80538 <TC0_Handler+0xb4>)
   804d0:	47b8      	blx	r7
   804d2:	4606      	mov	r6, r0
	out1 = threeToFivekHz(invalue);							// Filter
   804d4:	4640      	mov	r0, r8
   804d6:	4b19      	ldr	r3, [pc, #100]	; (8053c <TC0_Handler+0xb8>)
   804d8:	4798      	blx	r3
   804da:	4681      	mov	r9, r0
	analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_6);	// L칛ser av analogpin1
   804dc:	2106      	movs	r1, #6
   804de:	4628      	mov	r0, r5
   804e0:	47a0      	blx	r4
	out1 = modifyOutPut(out1,analogpin1);					// G칬r modifierning av filter v칛rdet
   804e2:	4601      	mov	r1, r0
   804e4:	4648      	mov	r0, r9
   804e6:	47b8      	blx	r7
   804e8:	4681      	mov	r9, r0
	out2 = fiveToSevenkHz(invalue);							// Filter
   804ea:	4640      	mov	r0, r8
   804ec:	4b14      	ldr	r3, [pc, #80]	; (80540 <TC0_Handler+0xbc>)
   804ee:	4798      	blx	r3
   804f0:	4680      	mov	r8, r0
	analogpin2 = adc_get_channel_value(ADC,ADC_CHANNEL_5);	// L칛ser av analogpin2
   804f2:	2105      	movs	r1, #5
   804f4:	4628      	mov	r0, r5
   804f6:	47a0      	blx	r4
	out2 = modifyOutPut(out2,analogpin2);					// G칬r modifierning av filter v칛rdet
   804f8:	4601      	mov	r1, r0
   804fa:	4640      	mov	r0, r8
   804fc:	47b8      	blx	r7
	outvalue = (out0+out1+out2);							// L칛gger till alla filter
   804fe:	eb06 0109 	add.w	r1, r6, r9
	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut v칛rdet p친 DAC
   80502:	4401      	add	r1, r0
   80504:	480f      	ldr	r0, [pc, #60]	; (80544 <TC0_Handler+0xc0>)
   80506:	4b10      	ldr	r3, [pc, #64]	; (80548 <TC0_Handler+0xc4>)
   80508:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8050a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8050e:	4b04      	ldr	r3, [pc, #16]	; (80520 <TC0_Handler+0x9c>)
   80510:	635a      	str	r2, [r3, #52]	; 0x34
}
   80512:	b003      	add	sp, #12
   80514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80518:	40080000 	.word	0x40080000
   8051c:	0008071d 	.word	0x0008071d
   80520:	400e1000 	.word	0x400e1000
   80524:	400c0000 	.word	0x400c0000
   80528:	000801cd 	.word	0x000801cd
   8052c:	000801eb 	.word	0x000801eb
   80530:	000801dd 	.word	0x000801dd
   80534:	000801f1 	.word	0x000801f1
   80538:	000803f5 	.word	0x000803f5
   8053c:	0008029d 	.word	0x0008029d
   80540:	00080349 	.word	0x00080349
   80544:	400c8000 	.word	0x400c8000
   80548:	0008068f 	.word	0x0008068f

0008054c <adc_setup>:

/************************************************************************/
/* Initierar ADC f칬r pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   8054c:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   8054e:	2025      	movs	r0, #37	; 0x25
   80550:	4b12      	ldr	r3, [pc, #72]	; (8059c <adc_setup+0x50>)
   80552:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar f칬r maximal frekvens p친 84 MHz
   80554:	4c12      	ldr	r4, [pc, #72]	; (805a0 <adc_setup+0x54>)
   80556:	2300      	movs	r3, #0
   80558:	4a12      	ldr	r2, [pc, #72]	; (805a4 <adc_setup+0x58>)
   8055a:	4913      	ldr	r1, [pc, #76]	; (805a8 <adc_setup+0x5c>)
   8055c:	4620      	mov	r0, r4
   8055e:	4d13      	ldr	r5, [pc, #76]	; (805ac <adc_setup+0x60>)
   80560:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80562:	2300      	movs	r3, #0
   80564:	461a      	mov	r2, r3
   80566:	4619      	mov	r1, r3
   80568:	4620      	mov	r0, r4
   8056a:	4d11      	ldr	r5, [pc, #68]	; (805b0 <adc_setup+0x64>)
   8056c:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// S칛tter uppl칬sningen p친 12 bitar
   8056e:	2100      	movs	r1, #0
   80570:	4620      	mov	r0, r4
   80572:	4b10      	ldr	r3, [pc, #64]	; (805b4 <adc_setup+0x68>)
   80574:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8
   80576:	210a      	movs	r1, #10
   80578:	4620      	mov	r0, r4
   8057a:	4d0f      	ldr	r5, [pc, #60]	; (805b8 <adc_setup+0x6c>)
   8057c:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_7);					// Analog pin 0
   8057e:	2107      	movs	r1, #7
   80580:	4620      	mov	r0, r4
   80582:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   80584:	2106      	movs	r1, #6
   80586:	4620      	mov	r0, r4
   80588:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   8058a:	2105      	movs	r1, #5
   8058c:	4620      	mov	r0, r4
   8058e:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   80590:	2200      	movs	r2, #0
   80592:	4611      	mov	r1, r2
   80594:	4620      	mov	r0, r4
   80596:	4b09      	ldr	r3, [pc, #36]	; (805bc <adc_setup+0x70>)
   80598:	4798      	blx	r3
   8059a:	bd38      	pop	{r3, r4, r5, pc}
   8059c:	00080be1 	.word	0x00080be1
   805a0:	400c0000 	.word	0x400c0000
   805a4:	01312d00 	.word	0x01312d00
   805a8:	0a037a00 	.word	0x0a037a00
   805ac:	00080161 	.word	0x00080161
   805b0:	000801b1 	.word	0x000801b1
   805b4:	00080195 	.word	0x00080195
   805b8:	000801d3 	.word	0x000801d3
   805bc:	000801a3 	.word	0x000801a3

000805c0 <dac_setup>:


/************************************************************************/
/* Initierar DAC f칬r pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   805c0:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   805c2:	2026      	movs	r0, #38	; 0x26
   805c4:	4b0c      	ldr	r3, [pc, #48]	; (805f8 <dac_setup+0x38>)
   805c6:	4798      	blx	r3
	dacc_reset(DACC);
   805c8:	4c0c      	ldr	r4, [pc, #48]	; (805fc <dac_setup+0x3c>)
   805ca:	4620      	mov	r0, r4
   805cc:	4b0c      	ldr	r3, [pc, #48]	; (80600 <dac_setup+0x40>)
   805ce:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   805d0:	2100      	movs	r1, #0
   805d2:	4620      	mov	r0, r4
   805d4:	4b0b      	ldr	r3, [pc, #44]	; (80604 <dac_setup+0x44>)
   805d6:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 칛r den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   805d8:	2300      	movs	r3, #0
   805da:	2201      	movs	r2, #1
   805dc:	4611      	mov	r1, r2
   805de:	4620      	mov	r0, r4
   805e0:	4d09      	ldr	r5, [pc, #36]	; (80608 <dac_setup+0x48>)
   805e2:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   805e4:	2101      	movs	r1, #1
   805e6:	4620      	mov	r0, r4
   805e8:	4b08      	ldr	r3, [pc, #32]	; (8060c <dac_setup+0x4c>)
   805ea:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   805ec:	2101      	movs	r1, #1
   805ee:	4620      	mov	r0, r4
   805f0:	4b07      	ldr	r3, [pc, #28]	; (80610 <dac_setup+0x50>)
   805f2:	4798      	blx	r3
   805f4:	bd38      	pop	{r3, r4, r5, pc}
   805f6:	bf00      	nop
   805f8:	00080be1 	.word	0x00080be1
   805fc:	400c8000 	.word	0x400c8000
   80600:	00080671 	.word	0x00080671
   80604:	00080677 	.word	0x00080677
   80608:	000806ab 	.word	0x000806ab
   8060c:	00080693 	.word	0x00080693
   80610:	000806d9 	.word	0x000806d9

00080614 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   80614:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   80616:	201b      	movs	r0, #27
   80618:	4b0e      	ldr	r3, [pc, #56]	; (80654 <configure_tc+0x40>)
   8061a:	4798      	blx	r3

	/** Konfiguerar TC f칬r 20 khz frevkens och triggar p친 RC j칛mf칬relse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   8061c:	4c0e      	ldr	r4, [pc, #56]	; (80658 <configure_tc+0x44>)
   8061e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80622:	2100      	movs	r1, #0
   80624:	4620      	mov	r0, r4
   80626:	4b0d      	ldr	r3, [pc, #52]	; (8065c <configure_tc+0x48>)
   80628:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz
   8062a:	f640 0234 	movw	r2, #2100	; 0x834
   8062e:	2100      	movs	r1, #0
   80630:	4620      	mov	r0, r4
   80632:	4b0b      	ldr	r3, [pc, #44]	; (80660 <configure_tc+0x4c>)
   80634:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80636:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8063a:	4b0a      	ldr	r3, [pc, #40]	; (80664 <configure_tc+0x50>)
   8063c:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och s칛tter p친 interruptet p친 RC-j칛mf칬relsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   8063e:	2210      	movs	r2, #16
   80640:	2100      	movs	r1, #0
   80642:	4620      	mov	r0, r4
   80644:	4b08      	ldr	r3, [pc, #32]	; (80668 <configure_tc+0x54>)
   80646:	4798      	blx	r3

	tc_start(TC0, 0);
   80648:	2100      	movs	r1, #0
   8064a:	4620      	mov	r0, r4
   8064c:	4b07      	ldr	r3, [pc, #28]	; (8066c <configure_tc+0x58>)
   8064e:	4798      	blx	r3
   80650:	bd10      	pop	{r4, pc}
   80652:	bf00      	nop
   80654:	00080be1 	.word	0x00080be1
   80658:	40080000 	.word	0x40080000
   8065c:	000806ed 	.word	0x000806ed
   80660:	0008070d 	.word	0x0008070d
   80664:	e000e100 	.word	0xe000e100
   80668:	00080715 	.word	0x00080715
   8066c:	00080705 	.word	0x00080705

00080670 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   80670:	2301      	movs	r3, #1
   80672:	6003      	str	r3, [r0, #0]
   80674:	4770      	bx	lr

00080676 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   80676:	b929      	cbnz	r1, 80684 <dacc_set_transfer_mode+0xe>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   80678:	6843      	ldr	r3, [r0, #4]
   8067a:	f023 0310 	bic.w	r3, r3, #16
   8067e:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   80680:	2000      	movs	r0, #0
   80682:	4770      	bx	lr
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   80684:	6843      	ldr	r3, [r0, #4]
   80686:	f043 0310 	orr.w	r3, r3, #16
   8068a:	6043      	str	r3, [r0, #4]
   8068c:	e7f8      	b.n	80680 <dacc_set_transfer_mode+0xa>

0008068e <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   8068e:	6201      	str	r1, [r0, #32]
   80690:	4770      	bx	lr

00080692 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   80692:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   80694:	2901      	cmp	r1, #1
   80696:	d901      	bls.n	8069c <dacc_set_channel_selection+0xa>
		return DACC_RC_INVALID_PARAM;
   80698:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   8069a:	4770      	bx	lr
	mr &= ~(DACC_MR_TAG);
   8069c:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   806a0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   806a4:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   806a6:	2000      	movs	r0, #0
   806a8:	4770      	bx	lr

000806aa <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   806aa:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   806ac:	6844      	ldr	r4, [r0, #4]
   806ae:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   806b2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   806b6:	0209      	lsls	r1, r1, #8
   806b8:	b289      	uxth	r1, r1
   806ba:	4321      	orrs	r1, r4
	if (ul_maxs) {
   806bc:	b94a      	cbnz	r2, 806d2 <dacc_set_timing+0x28>
		mr |= DACC_MR_MAXS;
	} else {
		mr &= ~DACC_MR_MAXS;
   806be:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   806c2:	061b      	lsls	r3, r3, #24
   806c4:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   806c8:	430b      	orrs	r3, r1
	p_dacc->DACC_MR = mr;
   806ca:	6043      	str	r3, [r0, #4]
	return DACC_RC_OK;
}
   806cc:	2000      	movs	r0, #0
   806ce:	bc10      	pop	{r4}
   806d0:	4770      	bx	lr
		mr |= DACC_MR_MAXS;
   806d2:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
   806d6:	e7f4      	b.n	806c2 <dacc_set_timing+0x18>

000806d8 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   806d8:	2901      	cmp	r1, #1
   806da:	d901      	bls.n	806e0 <dacc_enable_channel+0x8>
		return DACC_RC_INVALID_PARAM;
   806dc:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   806de:	4770      	bx	lr
	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   806e0:	2301      	movs	r3, #1
   806e2:	fa03 f101 	lsl.w	r1, r3, r1
   806e6:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   806e8:	2000      	movs	r0, #0
   806ea:	4770      	bx	lr

000806ec <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   806ec:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   806ee:	0189      	lsls	r1, r1, #6
   806f0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   806f2:	2402      	movs	r4, #2
   806f4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   806f6:	f04f 31ff 	mov.w	r1, #4294967295
   806fa:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   806fc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   806fe:	605a      	str	r2, [r3, #4]
}
   80700:	bc10      	pop	{r4}
   80702:	4770      	bx	lr

00080704 <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80704:	0189      	lsls	r1, r1, #6
   80706:	2305      	movs	r3, #5
   80708:	5043      	str	r3, [r0, r1]
   8070a:	4770      	bx	lr

0008070c <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   8070c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80710:	61ca      	str	r2, [r1, #28]
   80712:	4770      	bx	lr

00080714 <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80714:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80718:	624a      	str	r2, [r1, #36]	; 0x24
   8071a:	4770      	bx	lr

0008071c <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8071c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80720:	6a08      	ldr	r0, [r1, #32]
}
   80722:	4770      	bx	lr

00080724 <main>:

/************************************************************************/
/* Initerar de viktiga saker man beh妥er                                */
/************************************************************************/
int main (void)
{
   80724:	b508      	push	{r3, lr}

	sysclk_init();
   80726:	4b0d      	ldr	r3, [pc, #52]	; (8075c <main+0x38>)
   80728:	4798      	blx	r3
	board_init();
   8072a:	4b0d      	ldr	r3, [pc, #52]	; (80760 <main+0x3c>)
   8072c:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8072e:	200b      	movs	r0, #11
   80730:	4c0c      	ldr	r4, [pc, #48]	; (80764 <main+0x40>)
   80732:	47a0      	blx	r4
   80734:	200c      	movs	r0, #12
   80736:	47a0      	blx	r4
   80738:	200d      	movs	r0, #13
   8073a:	47a0      	blx	r4
   8073c:	200e      	movs	r0, #14
   8073e:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80740:	4b09      	ldr	r3, [pc, #36]	; (80768 <main+0x44>)
   80742:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80746:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80748:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_init();
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);	
	adc_setup();
   8074c:	4b07      	ldr	r3, [pc, #28]	; (8076c <main+0x48>)
   8074e:	4798      	blx	r3
	dac_setup();
   80750:	4b07      	ldr	r3, [pc, #28]	; (80770 <main+0x4c>)
   80752:	4798      	blx	r3
	configure_tc();
   80754:	4b07      	ldr	r3, [pc, #28]	; (80774 <main+0x50>)
   80756:	4798      	blx	r3
   80758:	e7fe      	b.n	80758 <main+0x34>
   8075a:	bf00      	nop
   8075c:	00080779 	.word	0x00080779
   80760:	000807d9 	.word	0x000807d9
   80764:	00080be1 	.word	0x00080be1
   80768:	400e1000 	.word	0x400e1000
   8076c:	0008054d 	.word	0x0008054d
   80770:	000805c1 	.word	0x000805c1
   80774:	00080615 	.word	0x00080615

00080778 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80778:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8077a:	480d      	ldr	r0, [pc, #52]	; (807b0 <sysclk_init+0x38>)
   8077c:	4b0d      	ldr	r3, [pc, #52]	; (807b4 <sysclk_init+0x3c>)
   8077e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80780:	213e      	movs	r1, #62	; 0x3e
   80782:	2000      	movs	r0, #0
   80784:	4b0c      	ldr	r3, [pc, #48]	; (807b8 <sysclk_init+0x40>)
   80786:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80788:	4c0c      	ldr	r4, [pc, #48]	; (807bc <sysclk_init+0x44>)
   8078a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8078c:	2800      	cmp	r0, #0
   8078e:	d0fc      	beq.n	8078a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80790:	4b0b      	ldr	r3, [pc, #44]	; (807c0 <sysclk_init+0x48>)
   80792:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80794:	4a0b      	ldr	r2, [pc, #44]	; (807c4 <sysclk_init+0x4c>)
   80796:	4b0c      	ldr	r3, [pc, #48]	; (807c8 <sysclk_init+0x50>)
   80798:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8079a:	4c0c      	ldr	r4, [pc, #48]	; (807cc <sysclk_init+0x54>)
   8079c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8079e:	2800      	cmp	r0, #0
   807a0:	d0fc      	beq.n	8079c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   807a2:	2010      	movs	r0, #16
   807a4:	4b0a      	ldr	r3, [pc, #40]	; (807d0 <sysclk_init+0x58>)
   807a6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   807a8:	4b0a      	ldr	r3, [pc, #40]	; (807d4 <sysclk_init+0x5c>)
   807aa:	4798      	blx	r3
   807ac:	bd10      	pop	{r4, pc}
   807ae:	bf00      	nop
   807b0:	0501bd00 	.word	0x0501bd00
   807b4:	00080de9 	.word	0x00080de9
   807b8:	00080b5d 	.word	0x00080b5d
   807bc:	00080bb1 	.word	0x00080bb1
   807c0:	00080bc1 	.word	0x00080bc1
   807c4:	200d3f01 	.word	0x200d3f01
   807c8:	400e0600 	.word	0x400e0600
   807cc:	00080bd1 	.word	0x00080bd1
   807d0:	00080af9 	.word	0x00080af9
   807d4:	00080cd1 	.word	0x00080cd1

000807d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   807d8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   807da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   807de:	4b17      	ldr	r3, [pc, #92]	; (8083c <board_init+0x64>)
   807e0:	605a      	str	r2, [r3, #4]
   807e2:	200b      	movs	r0, #11
   807e4:	4c16      	ldr	r4, [pc, #88]	; (80840 <board_init+0x68>)
   807e6:	47a0      	blx	r4
   807e8:	200c      	movs	r0, #12
   807ea:	47a0      	blx	r4
   807ec:	200d      	movs	r0, #13
   807ee:	47a0      	blx	r4
   807f0:	200e      	movs	r0, #14
   807f2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   807f4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   807f8:	203b      	movs	r0, #59	; 0x3b
   807fa:	4c12      	ldr	r4, [pc, #72]	; (80844 <board_init+0x6c>)
   807fc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   807fe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80802:	2055      	movs	r0, #85	; 0x55
   80804:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80806:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8080a:	2056      	movs	r0, #86	; 0x56
   8080c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8080e:	490e      	ldr	r1, [pc, #56]	; (80848 <board_init+0x70>)
   80810:	2068      	movs	r0, #104	; 0x68
   80812:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80814:	490d      	ldr	r1, [pc, #52]	; (8084c <board_init+0x74>)
   80816:	205c      	movs	r0, #92	; 0x5c
   80818:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8081a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8081e:	f44f 7140 	mov.w	r1, #768	; 0x300
   80822:	480b      	ldr	r0, [pc, #44]	; (80850 <board_init+0x78>)
   80824:	4b0b      	ldr	r3, [pc, #44]	; (80854 <board_init+0x7c>)
   80826:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80828:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8082c:	202b      	movs	r0, #43	; 0x2b
   8082e:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80830:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80834:	202a      	movs	r0, #42	; 0x2a
   80836:	47a0      	blx	r4
   80838:	bd10      	pop	{r4, pc}
   8083a:	bf00      	nop
   8083c:	400e1a50 	.word	0x400e1a50
   80840:	00080be1 	.word	0x00080be1
   80844:	000808f9 	.word	0x000808f9
   80848:	28000079 	.word	0x28000079
   8084c:	28000001 	.word	0x28000001
   80850:	400e0e00 	.word	0x400e0e00
   80854:	000809c9 	.word	0x000809c9

00080858 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80858:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8085a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8085e:	d016      	beq.n	8088e <pio_set_peripheral+0x36>
   80860:	d80b      	bhi.n	8087a <pio_set_peripheral+0x22>
   80862:	b149      	cbz	r1, 80878 <pio_set_peripheral+0x20>
   80864:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80868:	d105      	bne.n	80876 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8086a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8086c:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8086e:	400b      	ands	r3, r1
   80870:	ea23 0302 	bic.w	r3, r3, r2
   80874:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80876:	6042      	str	r2, [r0, #4]
   80878:	4770      	bx	lr
	switch (ul_type) {
   8087a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8087e:	d0fb      	beq.n	80878 <pio_set_peripheral+0x20>
   80880:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80884:	d0f8      	beq.n	80878 <pio_set_peripheral+0x20>
   80886:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   8088a:	d1f4      	bne.n	80876 <pio_set_peripheral+0x1e>
   8088c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   8088e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80890:	4313      	orrs	r3, r2
   80892:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80894:	e7ef      	b.n	80876 <pio_set_peripheral+0x1e>

00080896 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80896:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80898:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8089c:	bf14      	ite	ne
   8089e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   808a0:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   808a2:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   808a6:	bf14      	ite	ne
   808a8:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   808aa:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   808ac:	f012 0f02 	tst.w	r2, #2
   808b0:	d107      	bne.n	808c2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   808b2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   808b6:	bf18      	it	ne
   808b8:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
   808bc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   808be:	6001      	str	r1, [r0, #0]
   808c0:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   808c2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   808c6:	e7f9      	b.n	808bc <pio_set_input+0x26>

000808c8 <pio_set_output>:
{
   808c8:	b410      	push	{r4}
   808ca:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   808cc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   808ce:	b944      	cbnz	r4, 808e2 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   808d0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   808d2:	b143      	cbz	r3, 808e6 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   808d4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   808d6:	b942      	cbnz	r2, 808ea <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   808d8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   808da:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   808dc:	6001      	str	r1, [r0, #0]
}
   808de:	bc10      	pop	{r4}
   808e0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   808e2:	6641      	str	r1, [r0, #100]	; 0x64
   808e4:	e7f5      	b.n	808d2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   808e6:	6541      	str	r1, [r0, #84]	; 0x54
   808e8:	e7f5      	b.n	808d6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   808ea:	6301      	str	r1, [r0, #48]	; 0x30
   808ec:	e7f5      	b.n	808da <pio_set_output+0x12>

000808ee <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   808ee:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   808f0:	4770      	bx	lr

000808f2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   808f2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   808f4:	4770      	bx	lr
	...

000808f8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   808f8:	b570      	push	{r4, r5, r6, lr}
   808fa:	b082      	sub	sp, #8
   808fc:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   808fe:	0943      	lsrs	r3, r0, #5
   80900:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80904:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80908:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8090a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8090e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80912:	d031      	beq.n	80978 <pio_configure_pin+0x80>
   80914:	d816      	bhi.n	80944 <pio_configure_pin+0x4c>
   80916:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8091a:	d01b      	beq.n	80954 <pio_configure_pin+0x5c>
   8091c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80920:	d116      	bne.n	80950 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80922:	f000 001f 	and.w	r0, r0, #31
   80926:	2601      	movs	r6, #1
   80928:	4086      	lsls	r6, r0
   8092a:	4632      	mov	r2, r6
   8092c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80930:	4620      	mov	r0, r4
   80932:	4b22      	ldr	r3, [pc, #136]	; (809bc <pio_configure_pin+0xc4>)
   80934:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80936:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8093a:	bf14      	ite	ne
   8093c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8093e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80940:	2001      	movs	r0, #1
   80942:	e017      	b.n	80974 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   80944:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80948:	d021      	beq.n	8098e <pio_configure_pin+0x96>
   8094a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8094e:	d01e      	beq.n	8098e <pio_configure_pin+0x96>
		return 0;
   80950:	2000      	movs	r0, #0
   80952:	e00f      	b.n	80974 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80954:	f000 001f 	and.w	r0, r0, #31
   80958:	2601      	movs	r6, #1
   8095a:	4086      	lsls	r6, r0
   8095c:	4632      	mov	r2, r6
   8095e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80962:	4620      	mov	r0, r4
   80964:	4b15      	ldr	r3, [pc, #84]	; (809bc <pio_configure_pin+0xc4>)
   80966:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80968:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8096c:	bf14      	ite	ne
   8096e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80970:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   80972:	2001      	movs	r0, #1
}
   80974:	b002      	add	sp, #8
   80976:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80978:	f000 011f 	and.w	r1, r0, #31
   8097c:	2601      	movs	r6, #1
   8097e:	462a      	mov	r2, r5
   80980:	fa06 f101 	lsl.w	r1, r6, r1
   80984:	4620      	mov	r0, r4
   80986:	4b0e      	ldr	r3, [pc, #56]	; (809c0 <pio_configure_pin+0xc8>)
   80988:	4798      	blx	r3
	return 1;
   8098a:	4630      	mov	r0, r6
		break;
   8098c:	e7f2      	b.n	80974 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8098e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80992:	f000 011f 	and.w	r1, r0, #31
   80996:	2601      	movs	r6, #1
   80998:	ea05 0306 	and.w	r3, r5, r6
   8099c:	9300      	str	r3, [sp, #0]
   8099e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   809a2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   809a6:	bf14      	ite	ne
   809a8:	2200      	movne	r2, #0
   809aa:	2201      	moveq	r2, #1
   809ac:	fa06 f101 	lsl.w	r1, r6, r1
   809b0:	4620      	mov	r0, r4
   809b2:	4c04      	ldr	r4, [pc, #16]	; (809c4 <pio_configure_pin+0xcc>)
   809b4:	47a0      	blx	r4
	return 1;
   809b6:	4630      	mov	r0, r6
		break;
   809b8:	e7dc      	b.n	80974 <pio_configure_pin+0x7c>
   809ba:	bf00      	nop
   809bc:	00080859 	.word	0x00080859
   809c0:	00080897 	.word	0x00080897
   809c4:	000808c9 	.word	0x000808c9

000809c8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   809c8:	b570      	push	{r4, r5, r6, lr}
   809ca:	b082      	sub	sp, #8
   809cc:	4605      	mov	r5, r0
   809ce:	460e      	mov	r6, r1
   809d0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   809d2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   809d6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   809da:	d027      	beq.n	80a2c <pio_configure_pin_group+0x64>
   809dc:	d811      	bhi.n	80a02 <pio_configure_pin_group+0x3a>
   809de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   809e2:	d016      	beq.n	80a12 <pio_configure_pin_group+0x4a>
   809e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   809e8:	d111      	bne.n	80a0e <pio_configure_pin_group+0x46>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   809ea:	460a      	mov	r2, r1
   809ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   809f0:	4b19      	ldr	r3, [pc, #100]	; (80a58 <pio_configure_pin_group+0x90>)
   809f2:	4798      	blx	r3
	if (ul_pull_up_enable) {
   809f4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   809f8:	bf14      	ite	ne
   809fa:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   809fc:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   809fe:	2001      	movs	r0, #1
   80a00:	e012      	b.n	80a28 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   80a02:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80a06:	d015      	beq.n	80a34 <pio_configure_pin_group+0x6c>
   80a08:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80a0c:	d012      	beq.n	80a34 <pio_configure_pin_group+0x6c>
		return 0;
   80a0e:	2000      	movs	r0, #0
   80a10:	e00a      	b.n	80a28 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80a12:	460a      	mov	r2, r1
   80a14:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80a18:	4b0f      	ldr	r3, [pc, #60]	; (80a58 <pio_configure_pin_group+0x90>)
   80a1a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80a1c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80a20:	bf14      	ite	ne
   80a22:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80a24:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   80a26:	2001      	movs	r0, #1
}
   80a28:	b002      	add	sp, #8
   80a2a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   80a2c:	4b0b      	ldr	r3, [pc, #44]	; (80a5c <pio_configure_pin_group+0x94>)
   80a2e:	4798      	blx	r3
	return 1;
   80a30:	2001      	movs	r0, #1
		break;
   80a32:	e7f9      	b.n	80a28 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a34:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   80a38:	f004 0301 	and.w	r3, r4, #1
   80a3c:	9300      	str	r3, [sp, #0]
   80a3e:	f3c4 0380 	ubfx	r3, r4, #2, #1
   80a42:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80a46:	bf14      	ite	ne
   80a48:	2200      	movne	r2, #0
   80a4a:	2201      	moveq	r2, #1
   80a4c:	4631      	mov	r1, r6
   80a4e:	4628      	mov	r0, r5
   80a50:	4c03      	ldr	r4, [pc, #12]	; (80a60 <pio_configure_pin_group+0x98>)
   80a52:	47a0      	blx	r4
	return 1;
   80a54:	2001      	movs	r0, #1
		break;
   80a56:	e7e7      	b.n	80a28 <pio_configure_pin_group+0x60>
   80a58:	00080859 	.word	0x00080859
   80a5c:	00080897 	.word	0x00080897
   80a60:	000808c9 	.word	0x000808c9

00080a64 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80a66:	4604      	mov	r4, r0
   80a68:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80a6a:	4b0c      	ldr	r3, [pc, #48]	; (80a9c <pio_handler_process+0x38>)
   80a6c:	4798      	blx	r3
   80a6e:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80a70:	4620      	mov	r0, r4
   80a72:	4b0b      	ldr	r3, [pc, #44]	; (80aa0 <pio_handler_process+0x3c>)
   80a74:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80a76:	4005      	ands	r5, r0
   80a78:	d00f      	beq.n	80a9a <pio_handler_process+0x36>
   80a7a:	4c0a      	ldr	r4, [pc, #40]	; (80aa4 <pio_handler_process+0x40>)
   80a7c:	e001      	b.n	80a82 <pio_handler_process+0x1e>
   80a7e:	3410      	adds	r4, #16
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80a80:	b15d      	cbz	r5, 80a9a <pio_handler_process+0x36>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80a82:	6820      	ldr	r0, [r4, #0]
   80a84:	42b0      	cmp	r0, r6
   80a86:	d1fa      	bne.n	80a7e <pio_handler_process+0x1a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80a88:	6861      	ldr	r1, [r4, #4]
   80a8a:	4229      	tst	r1, r5
   80a8c:	d0f7      	beq.n	80a7e <pio_handler_process+0x1a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80a8e:	68e3      	ldr	r3, [r4, #12]
   80a90:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80a92:	6863      	ldr	r3, [r4, #4]
   80a94:	ea25 0503 	bic.w	r5, r5, r3
   80a98:	e7f1      	b.n	80a7e <pio_handler_process+0x1a>
   80a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80a9c:	000808ef 	.word	0x000808ef
   80aa0:	000808f3 	.word	0x000808f3
   80aa4:	2007050c 	.word	0x2007050c

00080aa8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80aa8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80aaa:	210b      	movs	r1, #11
   80aac:	4801      	ldr	r0, [pc, #4]	; (80ab4 <PIOA_Handler+0xc>)
   80aae:	4b02      	ldr	r3, [pc, #8]	; (80ab8 <PIOA_Handler+0x10>)
   80ab0:	4798      	blx	r3
   80ab2:	bd08      	pop	{r3, pc}
   80ab4:	400e0e00 	.word	0x400e0e00
   80ab8:	00080a65 	.word	0x00080a65

00080abc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80abc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80abe:	210c      	movs	r1, #12
   80ac0:	4801      	ldr	r0, [pc, #4]	; (80ac8 <PIOB_Handler+0xc>)
   80ac2:	4b02      	ldr	r3, [pc, #8]	; (80acc <PIOB_Handler+0x10>)
   80ac4:	4798      	blx	r3
   80ac6:	bd08      	pop	{r3, pc}
   80ac8:	400e1000 	.word	0x400e1000
   80acc:	00080a65 	.word	0x00080a65

00080ad0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80ad0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80ad2:	210d      	movs	r1, #13
   80ad4:	4801      	ldr	r0, [pc, #4]	; (80adc <PIOC_Handler+0xc>)
   80ad6:	4b02      	ldr	r3, [pc, #8]	; (80ae0 <PIOC_Handler+0x10>)
   80ad8:	4798      	blx	r3
   80ada:	bd08      	pop	{r3, pc}
   80adc:	400e1200 	.word	0x400e1200
   80ae0:	00080a65 	.word	0x00080a65

00080ae4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80ae4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80ae6:	210e      	movs	r1, #14
   80ae8:	4801      	ldr	r0, [pc, #4]	; (80af0 <PIOD_Handler+0xc>)
   80aea:	4b02      	ldr	r3, [pc, #8]	; (80af4 <PIOD_Handler+0x10>)
   80aec:	4798      	blx	r3
   80aee:	bd08      	pop	{r3, pc}
   80af0:	400e1400 	.word	0x400e1400
   80af4:	00080a65 	.word	0x00080a65

00080af8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80af8:	4a17      	ldr	r2, [pc, #92]	; (80b58 <pmc_switch_mck_to_pllack+0x60>)
   80afa:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80b00:	4318      	orrs	r0, r3
   80b02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b04:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80b06:	f013 0f08 	tst.w	r3, #8
   80b0a:	d10a      	bne.n	80b22 <pmc_switch_mck_to_pllack+0x2a>
   80b0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b10:	4911      	ldr	r1, [pc, #68]	; (80b58 <pmc_switch_mck_to_pllack+0x60>)
   80b12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80b14:	f012 0f08 	tst.w	r2, #8
   80b18:	d103      	bne.n	80b22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b1a:	3b01      	subs	r3, #1
   80b1c:	d1f9      	bne.n	80b12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   80b1e:	2001      	movs	r0, #1
   80b20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80b22:	4a0d      	ldr	r2, [pc, #52]	; (80b58 <pmc_switch_mck_to_pllack+0x60>)
   80b24:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80b26:	f023 0303 	bic.w	r3, r3, #3
   80b2a:	f043 0302 	orr.w	r3, r3, #2
   80b2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80b32:	f013 0f08 	tst.w	r3, #8
   80b36:	d10a      	bne.n	80b4e <pmc_switch_mck_to_pllack+0x56>
   80b38:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80b3c:	4906      	ldr	r1, [pc, #24]	; (80b58 <pmc_switch_mck_to_pllack+0x60>)
   80b3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80b40:	f012 0f08 	tst.w	r2, #8
   80b44:	d105      	bne.n	80b52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80b46:	3b01      	subs	r3, #1
   80b48:	d1f9      	bne.n	80b3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
   80b4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80b4c:	4770      	bx	lr
	return 0;
   80b4e:	2000      	movs	r0, #0
   80b50:	4770      	bx	lr
   80b52:	2000      	movs	r0, #0
   80b54:	4770      	bx	lr
   80b56:	bf00      	nop
   80b58:	400e0600 	.word	0x400e0600

00080b5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80b5c:	b9c8      	cbnz	r0, 80b92 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80b5e:	4a11      	ldr	r2, [pc, #68]	; (80ba4 <pmc_switch_mainck_to_xtal+0x48>)
   80b60:	6a13      	ldr	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80b62:	0209      	lsls	r1, r1, #8
   80b64:	b289      	uxth	r1, r1
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80b66:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80b6a:	f023 0303 	bic.w	r3, r3, #3
   80b6e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80b72:	f043 0301 	orr.w	r3, r3, #1
   80b76:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80b78:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80b7a:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80b7c:	f013 0f01 	tst.w	r3, #1
   80b80:	d0fb      	beq.n	80b7a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80b82:	4a08      	ldr	r2, [pc, #32]	; (80ba4 <pmc_switch_mainck_to_xtal+0x48>)
   80b84:	6a13      	ldr	r3, [r2, #32]
   80b86:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80b8e:	6213      	str	r3, [r2, #32]
   80b90:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80b92:	4904      	ldr	r1, [pc, #16]	; (80ba4 <pmc_switch_mainck_to_xtal+0x48>)
   80b94:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80b96:	4a04      	ldr	r2, [pc, #16]	; (80ba8 <pmc_switch_mainck_to_xtal+0x4c>)
   80b98:	401a      	ands	r2, r3
   80b9a:	4b04      	ldr	r3, [pc, #16]	; (80bac <pmc_switch_mainck_to_xtal+0x50>)
   80b9c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80b9e:	620b      	str	r3, [r1, #32]
   80ba0:	4770      	bx	lr
   80ba2:	bf00      	nop
   80ba4:	400e0600 	.word	0x400e0600
   80ba8:	fec8fffc 	.word	0xfec8fffc
   80bac:	01370002 	.word	0x01370002

00080bb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80bb0:	4b02      	ldr	r3, [pc, #8]	; (80bbc <pmc_osc_is_ready_mainck+0xc>)
   80bb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80bb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80bb8:	4770      	bx	lr
   80bba:	bf00      	nop
   80bbc:	400e0600 	.word	0x400e0600

00080bc0 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80bc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80bc4:	4b01      	ldr	r3, [pc, #4]	; (80bcc <pmc_disable_pllack+0xc>)
   80bc6:	629a      	str	r2, [r3, #40]	; 0x28
   80bc8:	4770      	bx	lr
   80bca:	bf00      	nop
   80bcc:	400e0600 	.word	0x400e0600

00080bd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80bd0:	4b02      	ldr	r3, [pc, #8]	; (80bdc <pmc_is_locked_pllack+0xc>)
   80bd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80bd4:	f000 0002 	and.w	r0, r0, #2
   80bd8:	4770      	bx	lr
   80bda:	bf00      	nop
   80bdc:	400e0600 	.word	0x400e0600

00080be0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80be0:	282c      	cmp	r0, #44	; 0x2c
   80be2:	d81e      	bhi.n	80c22 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80be4:	281f      	cmp	r0, #31
   80be6:	d80c      	bhi.n	80c02 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80be8:	4b11      	ldr	r3, [pc, #68]	; (80c30 <pmc_enable_periph_clk+0x50>)
   80bea:	699a      	ldr	r2, [r3, #24]
   80bec:	2301      	movs	r3, #1
   80bee:	4083      	lsls	r3, r0
   80bf0:	4393      	bics	r3, r2
   80bf2:	d018      	beq.n	80c26 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80bf4:	2301      	movs	r3, #1
   80bf6:	fa03 f000 	lsl.w	r0, r3, r0
   80bfa:	4b0d      	ldr	r3, [pc, #52]	; (80c30 <pmc_enable_periph_clk+0x50>)
   80bfc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80bfe:	2000      	movs	r0, #0
   80c00:	4770      	bx	lr
		ul_id -= 32;
   80c02:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80c04:	4b0a      	ldr	r3, [pc, #40]	; (80c30 <pmc_enable_periph_clk+0x50>)
   80c06:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80c0a:	2301      	movs	r3, #1
   80c0c:	4083      	lsls	r3, r0
   80c0e:	4393      	bics	r3, r2
   80c10:	d00b      	beq.n	80c2a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80c12:	2301      	movs	r3, #1
   80c14:	fa03 f000 	lsl.w	r0, r3, r0
   80c18:	4b05      	ldr	r3, [pc, #20]	; (80c30 <pmc_enable_periph_clk+0x50>)
   80c1a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80c1e:	2000      	movs	r0, #0
   80c20:	4770      	bx	lr
		return 1;
   80c22:	2001      	movs	r0, #1
   80c24:	4770      	bx	lr
	return 0;
   80c26:	2000      	movs	r0, #0
   80c28:	4770      	bx	lr
   80c2a:	2000      	movs	r0, #0
}
   80c2c:	4770      	bx	lr
   80c2e:	bf00      	nop
   80c30:	400e0600 	.word	0x400e0600

00080c34 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80c34:	e7fe      	b.n	80c34 <Dummy_Handler>
	...

00080c38 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80c38:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80c3a:	4b1c      	ldr	r3, [pc, #112]	; (80cac <Reset_Handler+0x74>)
   80c3c:	4a1c      	ldr	r2, [pc, #112]	; (80cb0 <Reset_Handler+0x78>)
   80c3e:	429a      	cmp	r2, r3
   80c40:	d010      	beq.n	80c64 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80c42:	4b1c      	ldr	r3, [pc, #112]	; (80cb4 <Reset_Handler+0x7c>)
   80c44:	4a19      	ldr	r2, [pc, #100]	; (80cac <Reset_Handler+0x74>)
   80c46:	429a      	cmp	r2, r3
   80c48:	d20c      	bcs.n	80c64 <Reset_Handler+0x2c>
   80c4a:	3b01      	subs	r3, #1
   80c4c:	1a9b      	subs	r3, r3, r2
   80c4e:	f023 0303 	bic.w	r3, r3, #3
   80c52:	3304      	adds	r3, #4
   80c54:	4413      	add	r3, r2
   80c56:	4916      	ldr	r1, [pc, #88]	; (80cb0 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80c58:	f851 0b04 	ldr.w	r0, [r1], #4
   80c5c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80c60:	429a      	cmp	r2, r3
   80c62:	d1f9      	bne.n	80c58 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80c64:	4b14      	ldr	r3, [pc, #80]	; (80cb8 <Reset_Handler+0x80>)
   80c66:	4a15      	ldr	r2, [pc, #84]	; (80cbc <Reset_Handler+0x84>)
   80c68:	429a      	cmp	r2, r3
   80c6a:	d20a      	bcs.n	80c82 <Reset_Handler+0x4a>
   80c6c:	3b01      	subs	r3, #1
   80c6e:	1a9b      	subs	r3, r3, r2
   80c70:	f023 0303 	bic.w	r3, r3, #3
   80c74:	3304      	adds	r3, #4
   80c76:	4413      	add	r3, r2
		*pDest++ = 0;
   80c78:	2100      	movs	r1, #0
   80c7a:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80c7e:	4293      	cmp	r3, r2
   80c80:	d1fb      	bne.n	80c7a <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80c82:	4b0f      	ldr	r3, [pc, #60]	; (80cc0 <Reset_Handler+0x88>)
   80c84:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80c88:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80c8c:	490d      	ldr	r1, [pc, #52]	; (80cc4 <Reset_Handler+0x8c>)
   80c8e:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80c90:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80c94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80c98:	d203      	bcs.n	80ca2 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80c9a:	688b      	ldr	r3, [r1, #8]
   80c9c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80ca0:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80ca2:	4b09      	ldr	r3, [pc, #36]	; (80cc8 <Reset_Handler+0x90>)
   80ca4:	4798      	blx	r3

	/* Branch to main function */
	main();
   80ca6:	4b09      	ldr	r3, [pc, #36]	; (80ccc <Reset_Handler+0x94>)
   80ca8:	4798      	blx	r3
   80caa:	e7fe      	b.n	80caa <Reset_Handler+0x72>
   80cac:	20070000 	.word	0x20070000
   80cb0:	00081b24 	.word	0x00081b24
   80cb4:	20070430 	.word	0x20070430
   80cb8:	2007057c 	.word	0x2007057c
   80cbc:	20070430 	.word	0x20070430
   80cc0:	00080000 	.word	0x00080000
   80cc4:	e000ed00 	.word	0xe000ed00
   80cc8:	000818ed 	.word	0x000818ed
   80ccc:	00080725 	.word	0x00080725

00080cd0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80cd0:	4b3d      	ldr	r3, [pc, #244]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cd4:	f003 0303 	and.w	r3, r3, #3
   80cd8:	2b03      	cmp	r3, #3
   80cda:	d80e      	bhi.n	80cfa <SystemCoreClockUpdate+0x2a>
   80cdc:	e8df f003 	tbb	[pc, r3]
   80ce0:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ce4:	4b39      	ldr	r3, [pc, #228]	; (80dcc <SystemCoreClockUpdate+0xfc>)
   80ce6:	695b      	ldr	r3, [r3, #20]
   80ce8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80cec:	bf14      	ite	ne
   80cee:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80cf2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80cf6:	4b36      	ldr	r3, [pc, #216]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80cf8:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80cfa:	4b33      	ldr	r3, [pc, #204]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80cfe:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80d02:	2b70      	cmp	r3, #112	; 0x70
   80d04:	d057      	beq.n	80db6 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80d06:	4b30      	ldr	r3, [pc, #192]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80d0a:	4931      	ldr	r1, [pc, #196]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d0c:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80d10:	680b      	ldr	r3, [r1, #0]
   80d12:	40d3      	lsrs	r3, r2
   80d14:	600b      	str	r3, [r1, #0]
   80d16:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80d18:	4b2b      	ldr	r3, [pc, #172]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d1a:	6a1b      	ldr	r3, [r3, #32]
   80d1c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80d20:	d003      	beq.n	80d2a <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80d22:	4a2c      	ldr	r2, [pc, #176]	; (80dd4 <SystemCoreClockUpdate+0x104>)
   80d24:	4b2a      	ldr	r3, [pc, #168]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d26:	601a      	str	r2, [r3, #0]
   80d28:	e7e7      	b.n	80cfa <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80d2a:	4a2b      	ldr	r2, [pc, #172]	; (80dd8 <SystemCoreClockUpdate+0x108>)
   80d2c:	4b28      	ldr	r3, [pc, #160]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d2e:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80d30:	4b25      	ldr	r3, [pc, #148]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d32:	6a1b      	ldr	r3, [r3, #32]
   80d34:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80d38:	2b10      	cmp	r3, #16
   80d3a:	d005      	beq.n	80d48 <SystemCoreClockUpdate+0x78>
   80d3c:	2b20      	cmp	r3, #32
   80d3e:	d1dc      	bne.n	80cfa <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80d40:	4a24      	ldr	r2, [pc, #144]	; (80dd4 <SystemCoreClockUpdate+0x104>)
   80d42:	4b23      	ldr	r3, [pc, #140]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d44:	601a      	str	r2, [r3, #0]
				break;
   80d46:	e7d8      	b.n	80cfa <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80d48:	4a24      	ldr	r2, [pc, #144]	; (80ddc <SystemCoreClockUpdate+0x10c>)
   80d4a:	4b21      	ldr	r3, [pc, #132]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d4c:	601a      	str	r2, [r3, #0]
				break;
   80d4e:	e7d4      	b.n	80cfa <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80d50:	4b1d      	ldr	r3, [pc, #116]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d52:	6a1b      	ldr	r3, [r3, #32]
   80d54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80d58:	d00c      	beq.n	80d74 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80d5a:	4a1e      	ldr	r2, [pc, #120]	; (80dd4 <SystemCoreClockUpdate+0x104>)
   80d5c:	4b1c      	ldr	r3, [pc, #112]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d5e:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80d60:	4b19      	ldr	r3, [pc, #100]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80d64:	f003 0303 	and.w	r3, r3, #3
   80d68:	2b02      	cmp	r3, #2
   80d6a:	d016      	beq.n	80d9a <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80d6c:	4a1c      	ldr	r2, [pc, #112]	; (80de0 <SystemCoreClockUpdate+0x110>)
   80d6e:	4b18      	ldr	r3, [pc, #96]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d70:	601a      	str	r2, [r3, #0]
   80d72:	e7c2      	b.n	80cfa <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80d74:	4a18      	ldr	r2, [pc, #96]	; (80dd8 <SystemCoreClockUpdate+0x108>)
   80d76:	4b16      	ldr	r3, [pc, #88]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d78:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80d7a:	4b13      	ldr	r3, [pc, #76]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d7c:	6a1b      	ldr	r3, [r3, #32]
   80d7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80d82:	2b10      	cmp	r3, #16
   80d84:	d005      	beq.n	80d92 <SystemCoreClockUpdate+0xc2>
   80d86:	2b20      	cmp	r3, #32
   80d88:	d1ea      	bne.n	80d60 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80d8a:	4a12      	ldr	r2, [pc, #72]	; (80dd4 <SystemCoreClockUpdate+0x104>)
   80d8c:	4b10      	ldr	r3, [pc, #64]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d8e:	601a      	str	r2, [r3, #0]
				break;
   80d90:	e7e6      	b.n	80d60 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80d92:	4a12      	ldr	r2, [pc, #72]	; (80ddc <SystemCoreClockUpdate+0x10c>)
   80d94:	4b0e      	ldr	r3, [pc, #56]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80d96:	601a      	str	r2, [r3, #0]
				break;
   80d98:	e7e2      	b.n	80d60 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80d9a:	4a0b      	ldr	r2, [pc, #44]	; (80dc8 <SystemCoreClockUpdate+0xf8>)
   80d9c:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80d9e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80da0:	480b      	ldr	r0, [pc, #44]	; (80dd0 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80da2:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80da6:	6803      	ldr	r3, [r0, #0]
   80da8:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80dac:	b2d2      	uxtb	r2, r2
   80dae:	fbb3 f3f2 	udiv	r3, r3, r2
   80db2:	6003      	str	r3, [r0, #0]
   80db4:	e7a1      	b.n	80cfa <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80db6:	4a06      	ldr	r2, [pc, #24]	; (80dd0 <SystemCoreClockUpdate+0x100>)
   80db8:	6813      	ldr	r3, [r2, #0]
   80dba:	490a      	ldr	r1, [pc, #40]	; (80de4 <SystemCoreClockUpdate+0x114>)
   80dbc:	fba1 1303 	umull	r1, r3, r1, r3
   80dc0:	085b      	lsrs	r3, r3, #1
   80dc2:	6013      	str	r3, [r2, #0]
   80dc4:	4770      	bx	lr
   80dc6:	bf00      	nop
   80dc8:	400e0600 	.word	0x400e0600
   80dcc:	400e1a10 	.word	0x400e1a10
   80dd0:	20070000 	.word	0x20070000
   80dd4:	00b71b00 	.word	0x00b71b00
   80dd8:	003d0900 	.word	0x003d0900
   80ddc:	007a1200 	.word	0x007a1200
   80de0:	0e4e1c00 	.word	0x0e4e1c00
   80de4:	aaaaaaab 	.word	0xaaaaaaab

00080de8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   80de8:	4b1b      	ldr	r3, [pc, #108]	; (80e58 <system_init_flash+0x70>)
   80dea:	4298      	cmp	r0, r3
   80dec:	d915      	bls.n	80e1a <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   80dee:	4b1b      	ldr	r3, [pc, #108]	; (80e5c <system_init_flash+0x74>)
   80df0:	4298      	cmp	r0, r3
   80df2:	d919      	bls.n	80e28 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   80df4:	4b1a      	ldr	r3, [pc, #104]	; (80e60 <system_init_flash+0x78>)
   80df6:	4298      	cmp	r0, r3
   80df8:	d91e      	bls.n	80e38 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   80dfa:	4b1a      	ldr	r3, [pc, #104]	; (80e64 <system_init_flash+0x7c>)
   80dfc:	4298      	cmp	r0, r3
   80dfe:	d923      	bls.n	80e48 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   80e00:	4b19      	ldr	r3, [pc, #100]	; (80e68 <system_init_flash+0x80>)
   80e02:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80e04:	bf94      	ite	ls
   80e06:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   80e0a:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   80e0e:	4a17      	ldr	r2, [pc, #92]	; (80e6c <system_init_flash+0x84>)
   80e10:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   80e12:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80e16:	6013      	str	r3, [r2, #0]
   80e18:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   80e1a:	2300      	movs	r3, #0
   80e1c:	4a13      	ldr	r2, [pc, #76]	; (80e6c <system_init_flash+0x84>)
   80e1e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   80e20:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80e24:	6013      	str	r3, [r2, #0]
   80e26:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   80e28:	f44f 7380 	mov.w	r3, #256	; 0x100
   80e2c:	4a0f      	ldr	r2, [pc, #60]	; (80e6c <system_init_flash+0x84>)
   80e2e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   80e30:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80e34:	6013      	str	r3, [r2, #0]
   80e36:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   80e38:	f44f 7300 	mov.w	r3, #512	; 0x200
   80e3c:	4a0b      	ldr	r2, [pc, #44]	; (80e6c <system_init_flash+0x84>)
   80e3e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   80e40:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80e44:	6013      	str	r3, [r2, #0]
   80e46:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   80e48:	f44f 7340 	mov.w	r3, #768	; 0x300
   80e4c:	4a07      	ldr	r2, [pc, #28]	; (80e6c <system_init_flash+0x84>)
   80e4e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   80e50:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80e54:	6013      	str	r3, [r2, #0]
   80e56:	4770      	bx	lr
   80e58:	0121eabf 	.word	0x0121eabf
   80e5c:	02faf07f 	.word	0x02faf07f
   80e60:	03d08fff 	.word	0x03d08fff
   80e64:	04c4b3ff 	.word	0x04c4b3ff
   80e68:	055d4a7f 	.word	0x055d4a7f
   80e6c:	400e0a00 	.word	0x400e0a00

00080e70 <__aeabi_drsub>:
   80e70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80e74:	e002      	b.n	80e7c <__adddf3>
   80e76:	bf00      	nop

00080e78 <__aeabi_dsub>:
   80e78:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080e7c <__adddf3>:
   80e7c:	b530      	push	{r4, r5, lr}
   80e7e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80e82:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80e86:	ea94 0f05 	teq	r4, r5
   80e8a:	bf08      	it	eq
   80e8c:	ea90 0f02 	teqeq	r0, r2
   80e90:	bf1f      	itttt	ne
   80e92:	ea54 0c00 	orrsne.w	ip, r4, r0
   80e96:	ea55 0c02 	orrsne.w	ip, r5, r2
   80e9a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80e9e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ea2:	f000 80e2 	beq.w	8106a <__adddf3+0x1ee>
   80ea6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80eaa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80eae:	bfb8      	it	lt
   80eb0:	426d      	neglt	r5, r5
   80eb2:	dd0c      	ble.n	80ece <__adddf3+0x52>
   80eb4:	442c      	add	r4, r5
   80eb6:	ea80 0202 	eor.w	r2, r0, r2
   80eba:	ea81 0303 	eor.w	r3, r1, r3
   80ebe:	ea82 0000 	eor.w	r0, r2, r0
   80ec2:	ea83 0101 	eor.w	r1, r3, r1
   80ec6:	ea80 0202 	eor.w	r2, r0, r2
   80eca:	ea81 0303 	eor.w	r3, r1, r3
   80ece:	2d36      	cmp	r5, #54	; 0x36
   80ed0:	bf88      	it	hi
   80ed2:	bd30      	pophi	{r4, r5, pc}
   80ed4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80ed8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80edc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80ee0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80ee4:	d002      	beq.n	80eec <__adddf3+0x70>
   80ee6:	4240      	negs	r0, r0
   80ee8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80eec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80ef0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80ef4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80ef8:	d002      	beq.n	80f00 <__adddf3+0x84>
   80efa:	4252      	negs	r2, r2
   80efc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80f00:	ea94 0f05 	teq	r4, r5
   80f04:	f000 80a7 	beq.w	81056 <__adddf3+0x1da>
   80f08:	f1a4 0401 	sub.w	r4, r4, #1
   80f0c:	f1d5 0e20 	rsbs	lr, r5, #32
   80f10:	db0d      	blt.n	80f2e <__adddf3+0xb2>
   80f12:	fa02 fc0e 	lsl.w	ip, r2, lr
   80f16:	fa22 f205 	lsr.w	r2, r2, r5
   80f1a:	1880      	adds	r0, r0, r2
   80f1c:	f141 0100 	adc.w	r1, r1, #0
   80f20:	fa03 f20e 	lsl.w	r2, r3, lr
   80f24:	1880      	adds	r0, r0, r2
   80f26:	fa43 f305 	asr.w	r3, r3, r5
   80f2a:	4159      	adcs	r1, r3
   80f2c:	e00e      	b.n	80f4c <__adddf3+0xd0>
   80f2e:	f1a5 0520 	sub.w	r5, r5, #32
   80f32:	f10e 0e20 	add.w	lr, lr, #32
   80f36:	2a01      	cmp	r2, #1
   80f38:	fa03 fc0e 	lsl.w	ip, r3, lr
   80f3c:	bf28      	it	cs
   80f3e:	f04c 0c02 	orrcs.w	ip, ip, #2
   80f42:	fa43 f305 	asr.w	r3, r3, r5
   80f46:	18c0      	adds	r0, r0, r3
   80f48:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80f4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80f50:	d507      	bpl.n	80f62 <__adddf3+0xe6>
   80f52:	f04f 0e00 	mov.w	lr, #0
   80f56:	f1dc 0c00 	rsbs	ip, ip, #0
   80f5a:	eb7e 0000 	sbcs.w	r0, lr, r0
   80f5e:	eb6e 0101 	sbc.w	r1, lr, r1
   80f62:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80f66:	d31b      	bcc.n	80fa0 <__adddf3+0x124>
   80f68:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80f6c:	d30c      	bcc.n	80f88 <__adddf3+0x10c>
   80f6e:	0849      	lsrs	r1, r1, #1
   80f70:	ea5f 0030 	movs.w	r0, r0, rrx
   80f74:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80f78:	f104 0401 	add.w	r4, r4, #1
   80f7c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80f80:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80f84:	f080 809a 	bcs.w	810bc <__adddf3+0x240>
   80f88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80f8c:	bf08      	it	eq
   80f8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80f92:	f150 0000 	adcs.w	r0, r0, #0
   80f96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80f9a:	ea41 0105 	orr.w	r1, r1, r5
   80f9e:	bd30      	pop	{r4, r5, pc}
   80fa0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80fa4:	4140      	adcs	r0, r0
   80fa6:	eb41 0101 	adc.w	r1, r1, r1
   80faa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80fae:	f1a4 0401 	sub.w	r4, r4, #1
   80fb2:	d1e9      	bne.n	80f88 <__adddf3+0x10c>
   80fb4:	f091 0f00 	teq	r1, #0
   80fb8:	bf04      	itt	eq
   80fba:	4601      	moveq	r1, r0
   80fbc:	2000      	moveq	r0, #0
   80fbe:	fab1 f381 	clz	r3, r1
   80fc2:	bf08      	it	eq
   80fc4:	3320      	addeq	r3, #32
   80fc6:	f1a3 030b 	sub.w	r3, r3, #11
   80fca:	f1b3 0220 	subs.w	r2, r3, #32
   80fce:	da0c      	bge.n	80fea <__adddf3+0x16e>
   80fd0:	320c      	adds	r2, #12
   80fd2:	dd08      	ble.n	80fe6 <__adddf3+0x16a>
   80fd4:	f102 0c14 	add.w	ip, r2, #20
   80fd8:	f1c2 020c 	rsb	r2, r2, #12
   80fdc:	fa01 f00c 	lsl.w	r0, r1, ip
   80fe0:	fa21 f102 	lsr.w	r1, r1, r2
   80fe4:	e00c      	b.n	81000 <__adddf3+0x184>
   80fe6:	f102 0214 	add.w	r2, r2, #20
   80fea:	bfd8      	it	le
   80fec:	f1c2 0c20 	rsble	ip, r2, #32
   80ff0:	fa01 f102 	lsl.w	r1, r1, r2
   80ff4:	fa20 fc0c 	lsr.w	ip, r0, ip
   80ff8:	bfdc      	itt	le
   80ffa:	ea41 010c 	orrle.w	r1, r1, ip
   80ffe:	4090      	lslle	r0, r2
   81000:	1ae4      	subs	r4, r4, r3
   81002:	bfa2      	ittt	ge
   81004:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81008:	4329      	orrge	r1, r5
   8100a:	bd30      	popge	{r4, r5, pc}
   8100c:	ea6f 0404 	mvn.w	r4, r4
   81010:	3c1f      	subs	r4, #31
   81012:	da1c      	bge.n	8104e <__adddf3+0x1d2>
   81014:	340c      	adds	r4, #12
   81016:	dc0e      	bgt.n	81036 <__adddf3+0x1ba>
   81018:	f104 0414 	add.w	r4, r4, #20
   8101c:	f1c4 0220 	rsb	r2, r4, #32
   81020:	fa20 f004 	lsr.w	r0, r0, r4
   81024:	fa01 f302 	lsl.w	r3, r1, r2
   81028:	ea40 0003 	orr.w	r0, r0, r3
   8102c:	fa21 f304 	lsr.w	r3, r1, r4
   81030:	ea45 0103 	orr.w	r1, r5, r3
   81034:	bd30      	pop	{r4, r5, pc}
   81036:	f1c4 040c 	rsb	r4, r4, #12
   8103a:	f1c4 0220 	rsb	r2, r4, #32
   8103e:	fa20 f002 	lsr.w	r0, r0, r2
   81042:	fa01 f304 	lsl.w	r3, r1, r4
   81046:	ea40 0003 	orr.w	r0, r0, r3
   8104a:	4629      	mov	r1, r5
   8104c:	bd30      	pop	{r4, r5, pc}
   8104e:	fa21 f004 	lsr.w	r0, r1, r4
   81052:	4629      	mov	r1, r5
   81054:	bd30      	pop	{r4, r5, pc}
   81056:	f094 0f00 	teq	r4, #0
   8105a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8105e:	bf06      	itte	eq
   81060:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81064:	3401      	addeq	r4, #1
   81066:	3d01      	subne	r5, #1
   81068:	e74e      	b.n	80f08 <__adddf3+0x8c>
   8106a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8106e:	bf18      	it	ne
   81070:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81074:	d029      	beq.n	810ca <__adddf3+0x24e>
   81076:	ea94 0f05 	teq	r4, r5
   8107a:	bf08      	it	eq
   8107c:	ea90 0f02 	teqeq	r0, r2
   81080:	d005      	beq.n	8108e <__adddf3+0x212>
   81082:	ea54 0c00 	orrs.w	ip, r4, r0
   81086:	bf04      	itt	eq
   81088:	4619      	moveq	r1, r3
   8108a:	4610      	moveq	r0, r2
   8108c:	bd30      	pop	{r4, r5, pc}
   8108e:	ea91 0f03 	teq	r1, r3
   81092:	bf1e      	ittt	ne
   81094:	2100      	movne	r1, #0
   81096:	2000      	movne	r0, #0
   81098:	bd30      	popne	{r4, r5, pc}
   8109a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8109e:	d105      	bne.n	810ac <__adddf3+0x230>
   810a0:	0040      	lsls	r0, r0, #1
   810a2:	4149      	adcs	r1, r1
   810a4:	bf28      	it	cs
   810a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   810aa:	bd30      	pop	{r4, r5, pc}
   810ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   810b0:	bf3c      	itt	cc
   810b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   810b6:	bd30      	popcc	{r4, r5, pc}
   810b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   810bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   810c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   810c4:	f04f 0000 	mov.w	r0, #0
   810c8:	bd30      	pop	{r4, r5, pc}
   810ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   810ce:	bf1a      	itte	ne
   810d0:	4619      	movne	r1, r3
   810d2:	4610      	movne	r0, r2
   810d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   810d8:	bf1c      	itt	ne
   810da:	460b      	movne	r3, r1
   810dc:	4602      	movne	r2, r0
   810de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   810e2:	bf06      	itte	eq
   810e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   810e8:	ea91 0f03 	teqeq	r1, r3
   810ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   810f0:	bd30      	pop	{r4, r5, pc}
   810f2:	bf00      	nop

000810f4 <__aeabi_ui2d>:
   810f4:	f090 0f00 	teq	r0, #0
   810f8:	bf04      	itt	eq
   810fa:	2100      	moveq	r1, #0
   810fc:	4770      	bxeq	lr
   810fe:	b530      	push	{r4, r5, lr}
   81100:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81104:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81108:	f04f 0500 	mov.w	r5, #0
   8110c:	f04f 0100 	mov.w	r1, #0
   81110:	e750      	b.n	80fb4 <__adddf3+0x138>
   81112:	bf00      	nop

00081114 <__aeabi_i2d>:
   81114:	f090 0f00 	teq	r0, #0
   81118:	bf04      	itt	eq
   8111a:	2100      	moveq	r1, #0
   8111c:	4770      	bxeq	lr
   8111e:	b530      	push	{r4, r5, lr}
   81120:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81124:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81128:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8112c:	bf48      	it	mi
   8112e:	4240      	negmi	r0, r0
   81130:	f04f 0100 	mov.w	r1, #0
   81134:	e73e      	b.n	80fb4 <__adddf3+0x138>
   81136:	bf00      	nop

00081138 <__aeabi_f2d>:
   81138:	0042      	lsls	r2, r0, #1
   8113a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8113e:	ea4f 0131 	mov.w	r1, r1, rrx
   81142:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81146:	bf1f      	itttt	ne
   81148:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8114c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81150:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81154:	4770      	bxne	lr
   81156:	f092 0f00 	teq	r2, #0
   8115a:	bf14      	ite	ne
   8115c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81160:	4770      	bxeq	lr
   81162:	b530      	push	{r4, r5, lr}
   81164:	f44f 7460 	mov.w	r4, #896	; 0x380
   81168:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8116c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81170:	e720      	b.n	80fb4 <__adddf3+0x138>
   81172:	bf00      	nop

00081174 <__aeabi_ul2d>:
   81174:	ea50 0201 	orrs.w	r2, r0, r1
   81178:	bf08      	it	eq
   8117a:	4770      	bxeq	lr
   8117c:	b530      	push	{r4, r5, lr}
   8117e:	f04f 0500 	mov.w	r5, #0
   81182:	e00a      	b.n	8119a <__aeabi_l2d+0x16>

00081184 <__aeabi_l2d>:
   81184:	ea50 0201 	orrs.w	r2, r0, r1
   81188:	bf08      	it	eq
   8118a:	4770      	bxeq	lr
   8118c:	b530      	push	{r4, r5, lr}
   8118e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81192:	d502      	bpl.n	8119a <__aeabi_l2d+0x16>
   81194:	4240      	negs	r0, r0
   81196:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8119a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8119e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   811a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   811a6:	f43f aedc 	beq.w	80f62 <__adddf3+0xe6>
   811aa:	f04f 0203 	mov.w	r2, #3
   811ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   811b2:	bf18      	it	ne
   811b4:	3203      	addne	r2, #3
   811b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   811ba:	bf18      	it	ne
   811bc:	3203      	addne	r2, #3
   811be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   811c2:	f1c2 0320 	rsb	r3, r2, #32
   811c6:	fa00 fc03 	lsl.w	ip, r0, r3
   811ca:	fa20 f002 	lsr.w	r0, r0, r2
   811ce:	fa01 fe03 	lsl.w	lr, r1, r3
   811d2:	ea40 000e 	orr.w	r0, r0, lr
   811d6:	fa21 f102 	lsr.w	r1, r1, r2
   811da:	4414      	add	r4, r2
   811dc:	e6c1      	b.n	80f62 <__adddf3+0xe6>
   811de:	bf00      	nop

000811e0 <__aeabi_dmul>:
   811e0:	b570      	push	{r4, r5, r6, lr}
   811e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   811e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   811ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   811ee:	bf1d      	ittte	ne
   811f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   811f4:	ea94 0f0c 	teqne	r4, ip
   811f8:	ea95 0f0c 	teqne	r5, ip
   811fc:	f000 f8de 	bleq	813bc <__aeabi_dmul+0x1dc>
   81200:	442c      	add	r4, r5
   81202:	ea81 0603 	eor.w	r6, r1, r3
   81206:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8120a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8120e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81212:	bf18      	it	ne
   81214:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81218:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8121c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81220:	d038      	beq.n	81294 <__aeabi_dmul+0xb4>
   81222:	fba0 ce02 	umull	ip, lr, r0, r2
   81226:	f04f 0500 	mov.w	r5, #0
   8122a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8122e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81232:	fbe0 e503 	umlal	lr, r5, r0, r3
   81236:	f04f 0600 	mov.w	r6, #0
   8123a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8123e:	f09c 0f00 	teq	ip, #0
   81242:	bf18      	it	ne
   81244:	f04e 0e01 	orrne.w	lr, lr, #1
   81248:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8124c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81250:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81254:	d204      	bcs.n	81260 <__aeabi_dmul+0x80>
   81256:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8125a:	416d      	adcs	r5, r5
   8125c:	eb46 0606 	adc.w	r6, r6, r6
   81260:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81264:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81268:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8126c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81270:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81274:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81278:	bf88      	it	hi
   8127a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8127e:	d81e      	bhi.n	812be <__aeabi_dmul+0xde>
   81280:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81284:	bf08      	it	eq
   81286:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8128a:	f150 0000 	adcs.w	r0, r0, #0
   8128e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81292:	bd70      	pop	{r4, r5, r6, pc}
   81294:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81298:	ea46 0101 	orr.w	r1, r6, r1
   8129c:	ea40 0002 	orr.w	r0, r0, r2
   812a0:	ea81 0103 	eor.w	r1, r1, r3
   812a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   812a8:	bfc2      	ittt	gt
   812aa:	ebd4 050c 	rsbsgt	r5, r4, ip
   812ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   812b2:	bd70      	popgt	{r4, r5, r6, pc}
   812b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   812b8:	f04f 0e00 	mov.w	lr, #0
   812bc:	3c01      	subs	r4, #1
   812be:	f300 80ab 	bgt.w	81418 <__aeabi_dmul+0x238>
   812c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   812c6:	bfde      	ittt	le
   812c8:	2000      	movle	r0, #0
   812ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   812ce:	bd70      	pople	{r4, r5, r6, pc}
   812d0:	f1c4 0400 	rsb	r4, r4, #0
   812d4:	3c20      	subs	r4, #32
   812d6:	da35      	bge.n	81344 <__aeabi_dmul+0x164>
   812d8:	340c      	adds	r4, #12
   812da:	dc1b      	bgt.n	81314 <__aeabi_dmul+0x134>
   812dc:	f104 0414 	add.w	r4, r4, #20
   812e0:	f1c4 0520 	rsb	r5, r4, #32
   812e4:	fa00 f305 	lsl.w	r3, r0, r5
   812e8:	fa20 f004 	lsr.w	r0, r0, r4
   812ec:	fa01 f205 	lsl.w	r2, r1, r5
   812f0:	ea40 0002 	orr.w	r0, r0, r2
   812f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   812f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   812fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81300:	fa21 f604 	lsr.w	r6, r1, r4
   81304:	eb42 0106 	adc.w	r1, r2, r6
   81308:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8130c:	bf08      	it	eq
   8130e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81312:	bd70      	pop	{r4, r5, r6, pc}
   81314:	f1c4 040c 	rsb	r4, r4, #12
   81318:	f1c4 0520 	rsb	r5, r4, #32
   8131c:	fa00 f304 	lsl.w	r3, r0, r4
   81320:	fa20 f005 	lsr.w	r0, r0, r5
   81324:	fa01 f204 	lsl.w	r2, r1, r4
   81328:	ea40 0002 	orr.w	r0, r0, r2
   8132c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81330:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81334:	f141 0100 	adc.w	r1, r1, #0
   81338:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8133c:	bf08      	it	eq
   8133e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81342:	bd70      	pop	{r4, r5, r6, pc}
   81344:	f1c4 0520 	rsb	r5, r4, #32
   81348:	fa00 f205 	lsl.w	r2, r0, r5
   8134c:	ea4e 0e02 	orr.w	lr, lr, r2
   81350:	fa20 f304 	lsr.w	r3, r0, r4
   81354:	fa01 f205 	lsl.w	r2, r1, r5
   81358:	ea43 0302 	orr.w	r3, r3, r2
   8135c:	fa21 f004 	lsr.w	r0, r1, r4
   81360:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81364:	fa21 f204 	lsr.w	r2, r1, r4
   81368:	ea20 0002 	bic.w	r0, r0, r2
   8136c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81374:	bf08      	it	eq
   81376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8137a:	bd70      	pop	{r4, r5, r6, pc}
   8137c:	f094 0f00 	teq	r4, #0
   81380:	d10f      	bne.n	813a2 <__aeabi_dmul+0x1c2>
   81382:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81386:	0040      	lsls	r0, r0, #1
   81388:	eb41 0101 	adc.w	r1, r1, r1
   8138c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81390:	bf08      	it	eq
   81392:	3c01      	subeq	r4, #1
   81394:	d0f7      	beq.n	81386 <__aeabi_dmul+0x1a6>
   81396:	ea41 0106 	orr.w	r1, r1, r6
   8139a:	f095 0f00 	teq	r5, #0
   8139e:	bf18      	it	ne
   813a0:	4770      	bxne	lr
   813a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   813a6:	0052      	lsls	r2, r2, #1
   813a8:	eb43 0303 	adc.w	r3, r3, r3
   813ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   813b0:	bf08      	it	eq
   813b2:	3d01      	subeq	r5, #1
   813b4:	d0f7      	beq.n	813a6 <__aeabi_dmul+0x1c6>
   813b6:	ea43 0306 	orr.w	r3, r3, r6
   813ba:	4770      	bx	lr
   813bc:	ea94 0f0c 	teq	r4, ip
   813c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   813c4:	bf18      	it	ne
   813c6:	ea95 0f0c 	teqne	r5, ip
   813ca:	d00c      	beq.n	813e6 <__aeabi_dmul+0x206>
   813cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   813d0:	bf18      	it	ne
   813d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   813d6:	d1d1      	bne.n	8137c <__aeabi_dmul+0x19c>
   813d8:	ea81 0103 	eor.w	r1, r1, r3
   813dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   813e0:	f04f 0000 	mov.w	r0, #0
   813e4:	bd70      	pop	{r4, r5, r6, pc}
   813e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   813ea:	bf06      	itte	eq
   813ec:	4610      	moveq	r0, r2
   813ee:	4619      	moveq	r1, r3
   813f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   813f4:	d019      	beq.n	8142a <__aeabi_dmul+0x24a>
   813f6:	ea94 0f0c 	teq	r4, ip
   813fa:	d102      	bne.n	81402 <__aeabi_dmul+0x222>
   813fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81400:	d113      	bne.n	8142a <__aeabi_dmul+0x24a>
   81402:	ea95 0f0c 	teq	r5, ip
   81406:	d105      	bne.n	81414 <__aeabi_dmul+0x234>
   81408:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8140c:	bf1c      	itt	ne
   8140e:	4610      	movne	r0, r2
   81410:	4619      	movne	r1, r3
   81412:	d10a      	bne.n	8142a <__aeabi_dmul+0x24a>
   81414:	ea81 0103 	eor.w	r1, r1, r3
   81418:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8141c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81424:	f04f 0000 	mov.w	r0, #0
   81428:	bd70      	pop	{r4, r5, r6, pc}
   8142a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8142e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81432:	bd70      	pop	{r4, r5, r6, pc}

00081434 <__aeabi_ddiv>:
   81434:	b570      	push	{r4, r5, r6, lr}
   81436:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8143a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8143e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81442:	bf1d      	ittte	ne
   81444:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81448:	ea94 0f0c 	teqne	r4, ip
   8144c:	ea95 0f0c 	teqne	r5, ip
   81450:	f000 f8a7 	bleq	815a2 <__aeabi_ddiv+0x16e>
   81454:	eba4 0405 	sub.w	r4, r4, r5
   81458:	ea81 0e03 	eor.w	lr, r1, r3
   8145c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81460:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81464:	f000 8088 	beq.w	81578 <__aeabi_ddiv+0x144>
   81468:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8146c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81470:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81474:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81478:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8147c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81480:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81484:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81488:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8148c:	429d      	cmp	r5, r3
   8148e:	bf08      	it	eq
   81490:	4296      	cmpeq	r6, r2
   81492:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81496:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8149a:	d202      	bcs.n	814a2 <__aeabi_ddiv+0x6e>
   8149c:	085b      	lsrs	r3, r3, #1
   8149e:	ea4f 0232 	mov.w	r2, r2, rrx
   814a2:	1ab6      	subs	r6, r6, r2
   814a4:	eb65 0503 	sbc.w	r5, r5, r3
   814a8:	085b      	lsrs	r3, r3, #1
   814aa:	ea4f 0232 	mov.w	r2, r2, rrx
   814ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   814b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   814b6:	ebb6 0e02 	subs.w	lr, r6, r2
   814ba:	eb75 0e03 	sbcs.w	lr, r5, r3
   814be:	bf22      	ittt	cs
   814c0:	1ab6      	subcs	r6, r6, r2
   814c2:	4675      	movcs	r5, lr
   814c4:	ea40 000c 	orrcs.w	r0, r0, ip
   814c8:	085b      	lsrs	r3, r3, #1
   814ca:	ea4f 0232 	mov.w	r2, r2, rrx
   814ce:	ebb6 0e02 	subs.w	lr, r6, r2
   814d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   814d6:	bf22      	ittt	cs
   814d8:	1ab6      	subcs	r6, r6, r2
   814da:	4675      	movcs	r5, lr
   814dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   814e0:	085b      	lsrs	r3, r3, #1
   814e2:	ea4f 0232 	mov.w	r2, r2, rrx
   814e6:	ebb6 0e02 	subs.w	lr, r6, r2
   814ea:	eb75 0e03 	sbcs.w	lr, r5, r3
   814ee:	bf22      	ittt	cs
   814f0:	1ab6      	subcs	r6, r6, r2
   814f2:	4675      	movcs	r5, lr
   814f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   814f8:	085b      	lsrs	r3, r3, #1
   814fa:	ea4f 0232 	mov.w	r2, r2, rrx
   814fe:	ebb6 0e02 	subs.w	lr, r6, r2
   81502:	eb75 0e03 	sbcs.w	lr, r5, r3
   81506:	bf22      	ittt	cs
   81508:	1ab6      	subcs	r6, r6, r2
   8150a:	4675      	movcs	r5, lr
   8150c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81510:	ea55 0e06 	orrs.w	lr, r5, r6
   81514:	d018      	beq.n	81548 <__aeabi_ddiv+0x114>
   81516:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8151a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8151e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81522:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81526:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8152a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8152e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81532:	d1c0      	bne.n	814b6 <__aeabi_ddiv+0x82>
   81534:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81538:	d10b      	bne.n	81552 <__aeabi_ddiv+0x11e>
   8153a:	ea41 0100 	orr.w	r1, r1, r0
   8153e:	f04f 0000 	mov.w	r0, #0
   81542:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81546:	e7b6      	b.n	814b6 <__aeabi_ddiv+0x82>
   81548:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8154c:	bf04      	itt	eq
   8154e:	4301      	orreq	r1, r0
   81550:	2000      	moveq	r0, #0
   81552:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81556:	bf88      	it	hi
   81558:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8155c:	f63f aeaf 	bhi.w	812be <__aeabi_dmul+0xde>
   81560:	ebb5 0c03 	subs.w	ip, r5, r3
   81564:	bf04      	itt	eq
   81566:	ebb6 0c02 	subseq.w	ip, r6, r2
   8156a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8156e:	f150 0000 	adcs.w	r0, r0, #0
   81572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81576:	bd70      	pop	{r4, r5, r6, pc}
   81578:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8157c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81580:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81584:	bfc2      	ittt	gt
   81586:	ebd4 050c 	rsbsgt	r5, r4, ip
   8158a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8158e:	bd70      	popgt	{r4, r5, r6, pc}
   81590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81594:	f04f 0e00 	mov.w	lr, #0
   81598:	3c01      	subs	r4, #1
   8159a:	e690      	b.n	812be <__aeabi_dmul+0xde>
   8159c:	ea45 0e06 	orr.w	lr, r5, r6
   815a0:	e68d      	b.n	812be <__aeabi_dmul+0xde>
   815a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   815a6:	ea94 0f0c 	teq	r4, ip
   815aa:	bf08      	it	eq
   815ac:	ea95 0f0c 	teqeq	r5, ip
   815b0:	f43f af3b 	beq.w	8142a <__aeabi_dmul+0x24a>
   815b4:	ea94 0f0c 	teq	r4, ip
   815b8:	d10a      	bne.n	815d0 <__aeabi_ddiv+0x19c>
   815ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   815be:	f47f af34 	bne.w	8142a <__aeabi_dmul+0x24a>
   815c2:	ea95 0f0c 	teq	r5, ip
   815c6:	f47f af25 	bne.w	81414 <__aeabi_dmul+0x234>
   815ca:	4610      	mov	r0, r2
   815cc:	4619      	mov	r1, r3
   815ce:	e72c      	b.n	8142a <__aeabi_dmul+0x24a>
   815d0:	ea95 0f0c 	teq	r5, ip
   815d4:	d106      	bne.n	815e4 <__aeabi_ddiv+0x1b0>
   815d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   815da:	f43f aefd 	beq.w	813d8 <__aeabi_dmul+0x1f8>
   815de:	4610      	mov	r0, r2
   815e0:	4619      	mov	r1, r3
   815e2:	e722      	b.n	8142a <__aeabi_dmul+0x24a>
   815e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   815e8:	bf18      	it	ne
   815ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   815ee:	f47f aec5 	bne.w	8137c <__aeabi_dmul+0x19c>
   815f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   815f6:	f47f af0d 	bne.w	81414 <__aeabi_dmul+0x234>
   815fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   815fe:	f47f aeeb 	bne.w	813d8 <__aeabi_dmul+0x1f8>
   81602:	e712      	b.n	8142a <__aeabi_dmul+0x24a>

00081604 <__aeabi_d2uiz>:
   81604:	004a      	lsls	r2, r1, #1
   81606:	d211      	bcs.n	8162c <__aeabi_d2uiz+0x28>
   81608:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8160c:	d211      	bcs.n	81632 <__aeabi_d2uiz+0x2e>
   8160e:	d50d      	bpl.n	8162c <__aeabi_d2uiz+0x28>
   81610:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81614:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81618:	d40e      	bmi.n	81638 <__aeabi_d2uiz+0x34>
   8161a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8161e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81622:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81626:	fa23 f002 	lsr.w	r0, r3, r2
   8162a:	4770      	bx	lr
   8162c:	f04f 0000 	mov.w	r0, #0
   81630:	4770      	bx	lr
   81632:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81636:	d102      	bne.n	8163e <__aeabi_d2uiz+0x3a>
   81638:	f04f 30ff 	mov.w	r0, #4294967295
   8163c:	4770      	bx	lr
   8163e:	f04f 0000 	mov.w	r0, #0
   81642:	4770      	bx	lr

00081644 <__aeabi_frsub>:
   81644:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81648:	e002      	b.n	81650 <__addsf3>
   8164a:	bf00      	nop

0008164c <__aeabi_fsub>:
   8164c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081650 <__addsf3>:
   81650:	0042      	lsls	r2, r0, #1
   81652:	bf1f      	itttt	ne
   81654:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81658:	ea92 0f03 	teqne	r2, r3
   8165c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81660:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81664:	d06a      	beq.n	8173c <__addsf3+0xec>
   81666:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8166a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8166e:	bfc1      	itttt	gt
   81670:	18d2      	addgt	r2, r2, r3
   81672:	4041      	eorgt	r1, r0
   81674:	4048      	eorgt	r0, r1
   81676:	4041      	eorgt	r1, r0
   81678:	bfb8      	it	lt
   8167a:	425b      	neglt	r3, r3
   8167c:	2b19      	cmp	r3, #25
   8167e:	bf88      	it	hi
   81680:	4770      	bxhi	lr
   81682:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81686:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8168a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8168e:	bf18      	it	ne
   81690:	4240      	negne	r0, r0
   81692:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81696:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8169a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8169e:	bf18      	it	ne
   816a0:	4249      	negne	r1, r1
   816a2:	ea92 0f03 	teq	r2, r3
   816a6:	d03f      	beq.n	81728 <__addsf3+0xd8>
   816a8:	f1a2 0201 	sub.w	r2, r2, #1
   816ac:	fa41 fc03 	asr.w	ip, r1, r3
   816b0:	eb10 000c 	adds.w	r0, r0, ip
   816b4:	f1c3 0320 	rsb	r3, r3, #32
   816b8:	fa01 f103 	lsl.w	r1, r1, r3
   816bc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   816c0:	d502      	bpl.n	816c8 <__addsf3+0x78>
   816c2:	4249      	negs	r1, r1
   816c4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   816c8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   816cc:	d313      	bcc.n	816f6 <__addsf3+0xa6>
   816ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   816d2:	d306      	bcc.n	816e2 <__addsf3+0x92>
   816d4:	0840      	lsrs	r0, r0, #1
   816d6:	ea4f 0131 	mov.w	r1, r1, rrx
   816da:	f102 0201 	add.w	r2, r2, #1
   816de:	2afe      	cmp	r2, #254	; 0xfe
   816e0:	d251      	bcs.n	81786 <__addsf3+0x136>
   816e2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   816e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   816ea:	bf08      	it	eq
   816ec:	f020 0001 	biceq.w	r0, r0, #1
   816f0:	ea40 0003 	orr.w	r0, r0, r3
   816f4:	4770      	bx	lr
   816f6:	0049      	lsls	r1, r1, #1
   816f8:	eb40 0000 	adc.w	r0, r0, r0
   816fc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81700:	f1a2 0201 	sub.w	r2, r2, #1
   81704:	d1ed      	bne.n	816e2 <__addsf3+0x92>
   81706:	fab0 fc80 	clz	ip, r0
   8170a:	f1ac 0c08 	sub.w	ip, ip, #8
   8170e:	ebb2 020c 	subs.w	r2, r2, ip
   81712:	fa00 f00c 	lsl.w	r0, r0, ip
   81716:	bfaa      	itet	ge
   81718:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8171c:	4252      	neglt	r2, r2
   8171e:	4318      	orrge	r0, r3
   81720:	bfbc      	itt	lt
   81722:	40d0      	lsrlt	r0, r2
   81724:	4318      	orrlt	r0, r3
   81726:	4770      	bx	lr
   81728:	f092 0f00 	teq	r2, #0
   8172c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81730:	bf06      	itte	eq
   81732:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   81736:	3201      	addeq	r2, #1
   81738:	3b01      	subne	r3, #1
   8173a:	e7b5      	b.n	816a8 <__addsf3+0x58>
   8173c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81740:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81744:	bf18      	it	ne
   81746:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8174a:	d021      	beq.n	81790 <__addsf3+0x140>
   8174c:	ea92 0f03 	teq	r2, r3
   81750:	d004      	beq.n	8175c <__addsf3+0x10c>
   81752:	f092 0f00 	teq	r2, #0
   81756:	bf08      	it	eq
   81758:	4608      	moveq	r0, r1
   8175a:	4770      	bx	lr
   8175c:	ea90 0f01 	teq	r0, r1
   81760:	bf1c      	itt	ne
   81762:	2000      	movne	r0, #0
   81764:	4770      	bxne	lr
   81766:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8176a:	d104      	bne.n	81776 <__addsf3+0x126>
   8176c:	0040      	lsls	r0, r0, #1
   8176e:	bf28      	it	cs
   81770:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81774:	4770      	bx	lr
   81776:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8177a:	bf3c      	itt	cc
   8177c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81780:	4770      	bxcc	lr
   81782:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81786:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8178a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8178e:	4770      	bx	lr
   81790:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81794:	bf16      	itet	ne
   81796:	4608      	movne	r0, r1
   81798:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8179c:	4601      	movne	r1, r0
   8179e:	0242      	lsls	r2, r0, #9
   817a0:	bf06      	itte	eq
   817a2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   817a6:	ea90 0f01 	teqeq	r0, r1
   817aa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   817ae:	4770      	bx	lr

000817b0 <__aeabi_ui2f>:
   817b0:	f04f 0300 	mov.w	r3, #0
   817b4:	e004      	b.n	817c0 <__aeabi_i2f+0x8>
   817b6:	bf00      	nop

000817b8 <__aeabi_i2f>:
   817b8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   817bc:	bf48      	it	mi
   817be:	4240      	negmi	r0, r0
   817c0:	ea5f 0c00 	movs.w	ip, r0
   817c4:	bf08      	it	eq
   817c6:	4770      	bxeq	lr
   817c8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   817cc:	4601      	mov	r1, r0
   817ce:	f04f 0000 	mov.w	r0, #0
   817d2:	e01c      	b.n	8180e <__aeabi_l2f+0x2a>

000817d4 <__aeabi_ul2f>:
   817d4:	ea50 0201 	orrs.w	r2, r0, r1
   817d8:	bf08      	it	eq
   817da:	4770      	bxeq	lr
   817dc:	f04f 0300 	mov.w	r3, #0
   817e0:	e00a      	b.n	817f8 <__aeabi_l2f+0x14>
   817e2:	bf00      	nop

000817e4 <__aeabi_l2f>:
   817e4:	ea50 0201 	orrs.w	r2, r0, r1
   817e8:	bf08      	it	eq
   817ea:	4770      	bxeq	lr
   817ec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   817f0:	d502      	bpl.n	817f8 <__aeabi_l2f+0x14>
   817f2:	4240      	negs	r0, r0
   817f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   817f8:	ea5f 0c01 	movs.w	ip, r1
   817fc:	bf02      	ittt	eq
   817fe:	4684      	moveq	ip, r0
   81800:	4601      	moveq	r1, r0
   81802:	2000      	moveq	r0, #0
   81804:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81808:	bf08      	it	eq
   8180a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8180e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81812:	fabc f28c 	clz	r2, ip
   81816:	3a08      	subs	r2, #8
   81818:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8181c:	db10      	blt.n	81840 <__aeabi_l2f+0x5c>
   8181e:	fa01 fc02 	lsl.w	ip, r1, r2
   81822:	4463      	add	r3, ip
   81824:	fa00 fc02 	lsl.w	ip, r0, r2
   81828:	f1c2 0220 	rsb	r2, r2, #32
   8182c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81830:	fa20 f202 	lsr.w	r2, r0, r2
   81834:	eb43 0002 	adc.w	r0, r3, r2
   81838:	bf08      	it	eq
   8183a:	f020 0001 	biceq.w	r0, r0, #1
   8183e:	4770      	bx	lr
   81840:	f102 0220 	add.w	r2, r2, #32
   81844:	fa01 fc02 	lsl.w	ip, r1, r2
   81848:	f1c2 0220 	rsb	r2, r2, #32
   8184c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81850:	fa21 f202 	lsr.w	r2, r1, r2
   81854:	eb43 0002 	adc.w	r0, r3, r2
   81858:	bf08      	it	eq
   8185a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8185e:	4770      	bx	lr

00081860 <__aeabi_f2iz>:
   81860:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81864:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81868:	d30f      	bcc.n	8188a <__aeabi_f2iz+0x2a>
   8186a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8186e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81872:	d90d      	bls.n	81890 <__aeabi_f2iz+0x30>
   81874:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81878:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8187c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81880:	fa23 f002 	lsr.w	r0, r3, r2
   81884:	bf18      	it	ne
   81886:	4240      	negne	r0, r0
   81888:	4770      	bx	lr
   8188a:	f04f 0000 	mov.w	r0, #0
   8188e:	4770      	bx	lr
   81890:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81894:	d101      	bne.n	8189a <__aeabi_f2iz+0x3a>
   81896:	0242      	lsls	r2, r0, #9
   81898:	d105      	bne.n	818a6 <__aeabi_f2iz+0x46>
   8189a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8189e:	bf08      	it	eq
   818a0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   818a4:	4770      	bx	lr
   818a6:	f04f 0000 	mov.w	r0, #0
   818aa:	4770      	bx	lr

000818ac <__aeabi_f2uiz>:
   818ac:	0042      	lsls	r2, r0, #1
   818ae:	d20e      	bcs.n	818ce <__aeabi_f2uiz+0x22>
   818b0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   818b4:	d30b      	bcc.n	818ce <__aeabi_f2uiz+0x22>
   818b6:	f04f 039e 	mov.w	r3, #158	; 0x9e
   818ba:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   818be:	d409      	bmi.n	818d4 <__aeabi_f2uiz+0x28>
   818c0:	ea4f 2300 	mov.w	r3, r0, lsl #8
   818c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   818c8:	fa23 f002 	lsr.w	r0, r3, r2
   818cc:	4770      	bx	lr
   818ce:	f04f 0000 	mov.w	r0, #0
   818d2:	4770      	bx	lr
   818d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
   818d8:	d101      	bne.n	818de <__aeabi_f2uiz+0x32>
   818da:	0242      	lsls	r2, r0, #9
   818dc:	d102      	bne.n	818e4 <__aeabi_f2uiz+0x38>
   818de:	f04f 30ff 	mov.w	r0, #4294967295
   818e2:	4770      	bx	lr
   818e4:	f04f 0000 	mov.w	r0, #0
   818e8:	4770      	bx	lr
   818ea:	bf00      	nop

000818ec <__libc_init_array>:
   818ec:	b570      	push	{r4, r5, r6, lr}
   818ee:	4e0f      	ldr	r6, [pc, #60]	; (8192c <__libc_init_array+0x40>)
   818f0:	4d0f      	ldr	r5, [pc, #60]	; (81930 <__libc_init_array+0x44>)
   818f2:	1b76      	subs	r6, r6, r5
   818f4:	10b6      	asrs	r6, r6, #2
   818f6:	bf18      	it	ne
   818f8:	2400      	movne	r4, #0
   818fa:	d005      	beq.n	81908 <__libc_init_array+0x1c>
   818fc:	3401      	adds	r4, #1
   818fe:	f855 3b04 	ldr.w	r3, [r5], #4
   81902:	4798      	blx	r3
   81904:	42a6      	cmp	r6, r4
   81906:	d1f9      	bne.n	818fc <__libc_init_array+0x10>
   81908:	4e0a      	ldr	r6, [pc, #40]	; (81934 <__libc_init_array+0x48>)
   8190a:	4d0b      	ldr	r5, [pc, #44]	; (81938 <__libc_init_array+0x4c>)
   8190c:	f000 f8f8 	bl	81b00 <_init>
   81910:	1b76      	subs	r6, r6, r5
   81912:	10b6      	asrs	r6, r6, #2
   81914:	bf18      	it	ne
   81916:	2400      	movne	r4, #0
   81918:	d006      	beq.n	81928 <__libc_init_array+0x3c>
   8191a:	3401      	adds	r4, #1
   8191c:	f855 3b04 	ldr.w	r3, [r5], #4
   81920:	4798      	blx	r3
   81922:	42a6      	cmp	r6, r4
   81924:	d1f9      	bne.n	8191a <__libc_init_array+0x2e>
   81926:	bd70      	pop	{r4, r5, r6, pc}
   81928:	bd70      	pop	{r4, r5, r6, pc}
   8192a:	bf00      	nop
   8192c:	00081b0c 	.word	0x00081b0c
   81930:	00081b0c 	.word	0x00081b0c
   81934:	00081b14 	.word	0x00081b14
   81938:	00081b0c 	.word	0x00081b0c

0008193c <register_fini>:
   8193c:	4b02      	ldr	r3, [pc, #8]	; (81948 <register_fini+0xc>)
   8193e:	b113      	cbz	r3, 81946 <register_fini+0xa>
   81940:	4802      	ldr	r0, [pc, #8]	; (8194c <register_fini+0x10>)
   81942:	f000 b805 	b.w	81950 <atexit>
   81946:	4770      	bx	lr
   81948:	00000000 	.word	0x00000000
   8194c:	0008195d 	.word	0x0008195d

00081950 <atexit>:
   81950:	2300      	movs	r3, #0
   81952:	4601      	mov	r1, r0
   81954:	461a      	mov	r2, r3
   81956:	4618      	mov	r0, r3
   81958:	f000 b81a 	b.w	81990 <__register_exitproc>

0008195c <__libc_fini_array>:
   8195c:	b538      	push	{r3, r4, r5, lr}
   8195e:	4c0a      	ldr	r4, [pc, #40]	; (81988 <__libc_fini_array+0x2c>)
   81960:	4d0a      	ldr	r5, [pc, #40]	; (8198c <__libc_fini_array+0x30>)
   81962:	1b64      	subs	r4, r4, r5
   81964:	10a4      	asrs	r4, r4, #2
   81966:	d00a      	beq.n	8197e <__libc_fini_array+0x22>
   81968:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8196c:	3b01      	subs	r3, #1
   8196e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81972:	3c01      	subs	r4, #1
   81974:	f855 3904 	ldr.w	r3, [r5], #-4
   81978:	4798      	blx	r3
   8197a:	2c00      	cmp	r4, #0
   8197c:	d1f9      	bne.n	81972 <__libc_fini_array+0x16>
   8197e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81982:	f000 b8c7 	b.w	81b14 <_fini>
   81986:	bf00      	nop
   81988:	00081b24 	.word	0x00081b24
   8198c:	00081b20 	.word	0x00081b20

00081990 <__register_exitproc>:
   81990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81994:	4c27      	ldr	r4, [pc, #156]	; (81a34 <__register_exitproc+0xa4>)
   81996:	4607      	mov	r7, r0
   81998:	6826      	ldr	r6, [r4, #0]
   8199a:	4688      	mov	r8, r1
   8199c:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   819a0:	4692      	mov	sl, r2
   819a2:	4699      	mov	r9, r3
   819a4:	2c00      	cmp	r4, #0
   819a6:	d03c      	beq.n	81a22 <__register_exitproc+0x92>
   819a8:	6865      	ldr	r5, [r4, #4]
   819aa:	2d1f      	cmp	r5, #31
   819ac:	dc1a      	bgt.n	819e4 <__register_exitproc+0x54>
   819ae:	f105 0e01 	add.w	lr, r5, #1
   819b2:	b17f      	cbz	r7, 819d4 <__register_exitproc+0x44>
   819b4:	2001      	movs	r0, #1
   819b6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   819ba:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   819be:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
   819c2:	fa00 f205 	lsl.w	r2, r0, r5
   819c6:	4311      	orrs	r1, r2
   819c8:	2f02      	cmp	r7, #2
   819ca:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
   819ce:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   819d2:	d020      	beq.n	81a16 <__register_exitproc+0x86>
   819d4:	3502      	adds	r5, #2
   819d6:	f8c4 e004 	str.w	lr, [r4, #4]
   819da:	2000      	movs	r0, #0
   819dc:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
   819e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   819e4:	4b14      	ldr	r3, [pc, #80]	; (81a38 <__register_exitproc+0xa8>)
   819e6:	b30b      	cbz	r3, 81a2c <__register_exitproc+0x9c>
   819e8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   819ec:	f3af 8000 	nop.w
   819f0:	4604      	mov	r4, r0
   819f2:	b1d8      	cbz	r0, 81a2c <__register_exitproc+0x9c>
   819f4:	2000      	movs	r0, #0
   819f6:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
   819fa:	f04f 0e01 	mov.w	lr, #1
   819fe:	6060      	str	r0, [r4, #4]
   81a00:	6023      	str	r3, [r4, #0]
   81a02:	4605      	mov	r5, r0
   81a04:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81a08:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   81a0c:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   81a10:	2f00      	cmp	r7, #0
   81a12:	d0df      	beq.n	819d4 <__register_exitproc+0x44>
   81a14:	e7ce      	b.n	819b4 <__register_exitproc+0x24>
   81a16:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   81a1a:	431a      	orrs	r2, r3
   81a1c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   81a20:	e7d8      	b.n	819d4 <__register_exitproc+0x44>
   81a22:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   81a26:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81a2a:	e7bd      	b.n	819a8 <__register_exitproc+0x18>
   81a2c:	f04f 30ff 	mov.w	r0, #4294967295
   81a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81a34:	00081afc 	.word	0x00081afc
   81a38:	00000000 	.word	0x00000000

00081a3c <a>:
   81a3c:	ffffffff 00009e2b fffee185 00012911     ....+........)..
   81a4c:	ffff4599 00004306 fffff524 00000000     .E...C..$.......

00081a5c <a2>:
   81a5c:	ffffffff 00003c6a ffff9b7c 0000505c     ....j<..|...\P..
   81a6c:	ffffbd57 00001999 fffff524 00000000     W.......$.......

00081a7c <a3>:
   81a7c:	ffffffff ffffc396 ffff9b7c ffffafa4     ........|.......
   81a8c:	ffffbd57 ffffe667 fffff524 00000000     W...g...$.......

00081a9c <b>:
   81a9c:	000000b4 00000000 fffffde2 00000000     ................
   81aac:	0000021e 00000000 ffffff4c 00000000     ........L.......

00081abc <b2>:
   81abc:	000000b4 00000000 fffffde2 00000000     ................
   81acc:	0000021e 00000000 ffffff4c 00000000     ........L.......

00081adc <b3>:
   81adc:	000000b4 00000000 fffffde2 00000000     ................
   81aec:	0000021e 00000000 ffffff4c 00000000     ........L.......

00081afc <_global_impure_ptr>:
   81afc:	20070008                                ... 

00081b00 <_init>:
   81b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b02:	bf00      	nop
   81b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81b06:	bc08      	pop	{r3}
   81b08:	469e      	mov	lr, r3
   81b0a:	4770      	bx	lr

00081b0c <__init_array_start>:
   81b0c:	0008193d 	.word	0x0008193d

00081b10 <__frame_dummy_init_array_entry>:
   81b10:	00080119                                ....

00081b14 <_fini>:
   81b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b16:	bf00      	nop
   81b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81b1a:	bc08      	pop	{r3}
   81b1c:	469e      	mov	lr, r3
   81b1e:	4770      	bx	lr

00081b20 <__fini_array_start>:
   81b20:	000800f5 	.word	0x000800f5
