/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire [3:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_3z[0] ? celloutsig_1_4z[2] : celloutsig_1_4z[9]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 13'h0000;
    else _00_ <= { in_data[148:141], celloutsig_1_0z, celloutsig_1_2z };
  reg [6:0] _03_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= in_data[44:38];
  assign out_data[6:0] = _03_;
  assign celloutsig_0_0z = in_data[33:27] / { 1'h1, in_data[89:84] };
  assign celloutsig_1_4z = { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, in_data[125:117] };
  assign celloutsig_1_1z = in_data[148:129] == in_data[125:106];
  assign celloutsig_1_13z = { _00_[12:1], celloutsig_1_0z } && { in_data[137:135], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_10z[12:7], celloutsig_1_3z, celloutsig_1_15z } && in_data[162:151];
  assign celloutsig_1_11z = - { celloutsig_1_4z[9:1], celloutsig_1_3z };
  assign celloutsig_1_18z = ~ { celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_2z = in_data[105] & in_data[155];
  assign celloutsig_1_7z = celloutsig_1_3z[0] & celloutsig_1_6z;
  assign celloutsig_1_3z = { in_data[118], celloutsig_1_2z, celloutsig_1_1z } >> { in_data[121:120], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z } >> { in_data[138:128], celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_8z = { celloutsig_1_4z[6:5], celloutsig_1_7z } >> celloutsig_1_3z;
  assign celloutsig_1_0z = in_data[184:181] >> in_data[115:112];
  assign celloutsig_1_15z = _00_[7:5] >>> celloutsig_1_12z[7:5];
  assign celloutsig_1_12z = celloutsig_1_11z[9:2] ~^ celloutsig_1_4z[9:2];
  assign { out_data[138:128], out_data[96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z };
endmodule
