// Seed: 4149351449
module module_0;
  logic id_1;
  ;
  wire id_2;
  tri  id_3 = id_1 - id_2;
  parameter id_4 = -1 & 1;
  wire id_5;
  ;
  always @(posedge -1) $signed(27);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout uwire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
  ;
  wire [-1 : -1] id_7;
  wire id_8;
  ;
  assign id_5 = 1;
  module_0 modCall_1 ();
  wire id_9;
endmodule
