

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Thu Nov 20 16:57:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.592 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      134|      134|  1.340 us|  1.340 us|  133|  133|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |      132|      132|         3|          2|          1|    66|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1046|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        4|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|     77|    -|
|Register         |        -|   -|    605|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   0|    605|   1123|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|   0|      1|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |circ_table_arctan_1289_U  |applyCost_hls_3_s_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                    |        4|  0|   0|    0|   128|  126|     1|        16128|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln61_fu_150_p2   |         +|   0|  0|   14|           7|           1|
    |add_ln76_fu_203_p2   |         +|   0|  0|   73|          66|          66|
    |add_ln78_fu_248_p2   |         +|   0|  0|   73|          66|          66|
    |add_ln82_fu_215_p2   |         +|   0|  0|   73|          66|          66|
    |sub_ln77_fu_207_p2   |         -|   0|  0|   73|          66|          66|
    |sub_ln81_fu_211_p2   |         -|   0|  0|   73|          66|          66|
    |sub_ln83_fu_253_p2   |         -|   0|  0|   73|          66|          66|
    |x_s_fu_165_p2        |      ashr|   0|  0|  190|          66|          66|
    |y_s_fu_171_p2        |      ashr|   0|  0|  190|          66|          66|
    |icmp_ln61_fu_144_p2  |      icmp|   0|  0|   14|           7|           7|
    |tx_fu_219_p3         |    select|   0|  0|   66|           1|          66|
    |ty_fu_227_p3         |    select|   0|  0|   66|           1|          66|
    |tz_fu_258_p3         |    select|   0|  0|   66|           1|          66|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0| 1046|         546|         736|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |empty_55_fu_56           |   9|          2|   66|        132|
    |empty_56_fu_60           |   9|          2|   66|        132|
    |empty_fu_52              |   9|          2|   66|        132|
    |n_fu_64                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  77|         17|  209|        419|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d_reg_337                    |   1|   0|    1|          0|
    |empty_55_fu_56               |  66|   0|   66|          0|
    |empty_56_fu_60               |  66|   0|   66|          0|
    |empty_fu_52                  |  66|   0|   66|          0|
    |icmp_ln61_reg_310            |   1|   0|    1|          0|
    |n_fu_64                      |   7|   0|    7|          0|
    |p_load6_reg_298              |  66|   0|   66|          0|
    |p_load7_reg_331              |  66|   0|   66|          0|
    |p_load_reg_304               |  66|   0|   66|          0|
    |tmp_s_reg_342                |  63|   0|   63|          0|
    |x_s_reg_314                  |  66|   0|   66|          0|
    |y_s_reg_320                  |  66|   0|   66|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 605|   0|  605|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1|  return value|
|sext_ln61      |   in|   65|     ap_none|                                   sext_ln61|        scalar|
|p_out          |  out|   65|      ap_vld|                                       p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                       p_out|       pointer|
|p_out1         |  out|   65|      ap_vld|                                      p_out1|       pointer|
|p_out1_ap_vld  |  out|    1|      ap_vld|                                      p_out1|       pointer|
+---------------+-----+-----+------------+--------------------------------------------+--------------+

