
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.83

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     5    0.02    0.20    0.63    0.83 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.20    0.00    0.83 ^ input_buffer_valid[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.35    0.35   library removal time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: north_in_data[0] (input port clocked by core_clock)
Endpoint: input_buffer[0][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ north_in_data[0] (in)
                                         north_in_data[0] (net)
                  0.00    0.00    0.20 ^ input_buffer[0][0]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer[0][0]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                         -0.10   -0.10   library hold time
                                 -0.10   data required time
-----------------------------------------------------------------------------
                                 -0.10   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     5    0.02    0.20    0.63    0.83 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.20    0.00    0.83 ^ input_buffer_valid[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.18    5.18   library recovery time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: input_buffer[1][29]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: east_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][29]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     4    0.01    0.11    0.39    0.39 v input_buffer[1][29]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dest_id[1][5] (net)
                  0.11    0.00    0.39 v _1271_/A (sky130_fd_sc_hd__nor4_2)
     4    0.01    0.31    0.37    0.75 ^ _1271_/Y (sky130_fd_sc_hd__nor4_2)
                                         _0679_ (net)
                  0.31    0.00    0.75 ^ _1276_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.13    0.24    0.99 ^ _1276_/X (sky130_fd_sc_hd__buf_2)
                                         _0683_ (net)
                  0.13    0.00    0.99 ^ _1277_/A (sky130_fd_sc_hd__buf_1)
    10    0.02    0.30    0.28    1.27 ^ _1277_/X (sky130_fd_sc_hd__buf_1)
                                         _0684_ (net)
                  0.30    0.00    1.27 ^ _1280_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.13    0.17    1.44 v _1280_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1106_ (net)
                  0.13    0.00    1.44 v _1322_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.10    1.54 ^ _1322_/Y (sky130_fd_sc_hd__inv_1)
                                         _1103_ (net)
                  0.07    0.00    1.54 ^ _2438_/B (sky130_fd_sc_hd__ha_1)
     6    0.01    0.15    0.22    1.76 ^ _2438_/COUT (sky130_fd_sc_hd__ha_1)
                                         _1104_ (net)
                  0.15    0.00    1.76 ^ _1328_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    1.89 ^ _1328_/X (sky130_fd_sc_hd__and2_1)
                                         _0722_ (net)
                  0.04    0.00    1.89 ^ _1329_/A (sky130_fd_sc_hd__clkbuf_1)
     7    0.02    0.20    0.19    2.08 ^ _1329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0723_ (net)
                  0.20    0.00    2.08 ^ _1330_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.00    0.06    0.18    2.27 ^ _1330_/X (sky130_fd_sc_hd__o211a_1)
                                         _0724_ (net)
                  0.06    0.00    2.27 ^ _1331_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.11    0.16    2.43 ^ _1331_/X (sky130_fd_sc_hd__buf_2)
                                         _0725_ (net)
                  0.11    0.00    2.43 ^ _1332_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.12    0.19    2.61 ^ _1332_/X (sky130_fd_sc_hd__buf_2)
                                         _0726_ (net)
                  0.12    0.00    2.61 ^ _1508_/A_N (sky130_fd_sc_hd__nand4b_1)
     1    0.00    0.07    0.12    2.73 ^ _1508_/Y (sky130_fd_sc_hd__nand4b_1)
                                         _0883_ (net)
                  0.07    0.00    2.73 ^ _1510_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.09    0.08    2.81 v _1510_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _0885_ (net)
                  0.09    0.00    2.81 v _1514_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.02    0.16    2.97 v _1514_/X (sky130_fd_sc_hd__o21a_1)
                                         east_out_data[27] (net)
                  0.02    0.00    2.97 v east_out_data[27] (out)
                                  2.97   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     5    0.02    0.20    0.63    0.83 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.20    0.00    0.83 ^ input_buffer_valid[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.83   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.18    5.18   library recovery time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  4.35   slack (MET)


Startpoint: input_buffer[1][29]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: east_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][29]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
     4    0.01    0.11    0.39    0.39 v input_buffer[1][29]$_DFFE_PP_/Q (sky130_fd_sc_hd__edfxtp_1)
                                         dest_id[1][5] (net)
                  0.11    0.00    0.39 v _1271_/A (sky130_fd_sc_hd__nor4_2)
     4    0.01    0.31    0.37    0.75 ^ _1271_/Y (sky130_fd_sc_hd__nor4_2)
                                         _0679_ (net)
                  0.31    0.00    0.75 ^ _1276_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.13    0.24    0.99 ^ _1276_/X (sky130_fd_sc_hd__buf_2)
                                         _0683_ (net)
                  0.13    0.00    0.99 ^ _1277_/A (sky130_fd_sc_hd__buf_1)
    10    0.02    0.30    0.28    1.27 ^ _1277_/X (sky130_fd_sc_hd__buf_1)
                                         _0684_ (net)
                  0.30    0.00    1.27 ^ _1280_/A (sky130_fd_sc_hd__nand2_1)
     4    0.01    0.13    0.17    1.44 v _1280_/Y (sky130_fd_sc_hd__nand2_1)
                                         _1106_ (net)
                  0.13    0.00    1.44 v _1322_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.10    1.54 ^ _1322_/Y (sky130_fd_sc_hd__inv_1)
                                         _1103_ (net)
                  0.07    0.00    1.54 ^ _2438_/B (sky130_fd_sc_hd__ha_1)
     6    0.01    0.15    0.22    1.76 ^ _2438_/COUT (sky130_fd_sc_hd__ha_1)
                                         _1104_ (net)
                  0.15    0.00    1.76 ^ _1328_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.14    1.89 ^ _1328_/X (sky130_fd_sc_hd__and2_1)
                                         _0722_ (net)
                  0.04    0.00    1.89 ^ _1329_/A (sky130_fd_sc_hd__clkbuf_1)
     7    0.02    0.20    0.19    2.08 ^ _1329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0723_ (net)
                  0.20    0.00    2.08 ^ _1330_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.00    0.06    0.18    2.27 ^ _1330_/X (sky130_fd_sc_hd__o211a_1)
                                         _0724_ (net)
                  0.06    0.00    2.27 ^ _1331_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.11    0.16    2.43 ^ _1331_/X (sky130_fd_sc_hd__buf_2)
                                         _0725_ (net)
                  0.11    0.00    2.43 ^ _1332_/A (sky130_fd_sc_hd__buf_2)
    10    0.02    0.12    0.19    2.61 ^ _1332_/X (sky130_fd_sc_hd__buf_2)
                                         _0726_ (net)
                  0.12    0.00    2.61 ^ _1508_/A_N (sky130_fd_sc_hd__nand4b_1)
     1    0.00    0.07    0.12    2.73 ^ _1508_/Y (sky130_fd_sc_hd__nand4b_1)
                                         _0883_ (net)
                  0.07    0.00    2.73 ^ _1510_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.09    0.08    2.81 v _1510_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _0885_ (net)
                  0.09    0.00    2.81 v _1514_/A2 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.02    0.16    2.97 v _1514_/X (sky130_fd_sc_hd__o21a_1)
                                         east_out_data[27] (net)
                  0.02    0.00    2.97 v east_out_data[27] (out)
                                  2.97   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                  1.83   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.63e-03   3.92e-05   1.52e-09   1.66e-03  83.1%
Combinational          1.44e-04   1.94e-04   2.71e-09   3.38e-04  16.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.77e-03   2.33e-04   4.23e-09   2.00e-03 100.0%
                          88.3%      11.7%       0.0%
