// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VMul_32_Hybrid_64_BK0_KL6_Fanout4.h for the primary calling header

#ifndef VERILATED_VMUL_32_HYBRID_64_BK0_KL6_FANOUT4___024ROOT_H_
#define VERILATED_VMUL_32_HYBRID_64_BK0_KL6_FANOUT4___024ROOT_H_  // guard

#include "verilated.h"
class VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4;


class VMul_32_Hybrid_64_BK0_KL6_Fanout4__Syms;

class alignas(VL_CACHE_LINE_BYTES) VMul_32_Hybrid_64_BK0_KL6_Fanout4___024root final : public VerilatedModule {
  public:
    // CELLS
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Hybrid_64_BK0_KL6_Fanout4_top__DOT__u0;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_0;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_1;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_2;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_3;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_4;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_5;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_6;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_7;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_8;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_9;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_10;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_11;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_12;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_13;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_14;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_15;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_16;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_17;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_18;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_19;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_20;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_21;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_22;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_23;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_24;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_25;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_26;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_27;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_28;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_29;
    VMul_32_Hybrid_64_BK0_KL6_Fanout4_Hybrid_64_BK0_KL6_Fanout4* __PVT__Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT__Hybrid_64_BK0_KL6_Fanout4_30;

    // DESIGN SPECIFIC STATE
    VL_IN8(clk,0,0);
    VL_IN8(cin,0,0);
    VL_OUT8(cout,0,0);
    VL_IN8(rst,0,0);
    CData/*0:0*/ Hybrid_64_BK0_KL6_Fanout4_top__DOT__cin_r;
    CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
    CData/*0:0*/ __VactContinue;
    VL_IN(Mul_32_Hybrid_64_BK0_KL6_Fanout4__02Ea,31,0);
    VL_IN(Mul_32_Hybrid_64_BK0_KL6_Fanout4__02Eb,31,0);
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VicoIterCount;
    IData/*31:0*/ __VactIterCount;
    VL_IN64(Hybrid_64_BK0_KL6_Fanout4_top__02Ea,63,0);
    VL_IN64(Hybrid_64_BK0_KL6_Fanout4_top__02Eb,63,0);
    VL_OUT64(sum,63,0);
    VL_OUT64(out,63,0);
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_0____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_0____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_1____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_1____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_2____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_2____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_3____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_3____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_4____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_4____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_5____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_5____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_6____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_6____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_7____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_7____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_8____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_8____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_9____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_9____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_10____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_10____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_11____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_11____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_12____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_12____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_13____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_13____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_14____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_14____pinNumber1;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_15____pinNumber2;
    QData/*63:0*/ Mul_32_Hybrid_64_BK0_KL6_Fanout4__DOT____Vcellinp__Hybrid_64_BK0_KL6_Fanout4_15____pinNumber1;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    VMul_32_Hybrid_64_BK0_KL6_Fanout4__Syms* const vlSymsp;

    // CONSTRUCTORS
    VMul_32_Hybrid_64_BK0_KL6_Fanout4___024root(VMul_32_Hybrid_64_BK0_KL6_Fanout4__Syms* symsp, const char* v__name);
    ~VMul_32_Hybrid_64_BK0_KL6_Fanout4___024root();
    VL_UNCOPYABLE(VMul_32_Hybrid_64_BK0_KL6_Fanout4___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
