{
  "student": "chengchengdecheng",
  "assignment_id": "CPU-week-1",
  "timestamp": 1729780385,
  "assignment_repo": "Loongson-neuq/cpu-verilog-chengchengdecheng",
  "repo_sha": "5c8eb56155b6b86155be8cdd6820be8df7fb426e",
  "info_branch": null,
  "info_commit": null,
  "steps": null
}