timestamp 1729370620
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_UPT43B sky130_fd_pr__nfet_01v8_UPT43B_3 1 0 -145 0 -1 157
use sky130_fd_pr__nfet_01v8_UPT43B sky130_fd_pr__nfet_01v8_UPT43B_2 1 0 1401 0 1 637
use sky130_fd_pr__nfet_01v8_UPT43B sky130_fd_pr__nfet_01v8_UPT43B_1 1 0 -127 0 1 637
use sky130_fd_pr__nfet_01v8_UPT43B sky130_fd_pr__nfet_01v8_UPT43B_0 1 0 1417 0 -1 157
use sky130_fd_pr__nfet_01v8_C77M8X sky130_fd_pr__nfet_01v8_C77M8X_0 1 0 636 0 1 397
port "D9" 2 914 550 914 550 v
port "D8" 1 262 516 262 516 m1
port "GND" 0 948 996 948 996 v0
node "m1_843_326#" 0 0 843 326 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_981_434#" 0 0 981 434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_330_254#" 0 0 330 254 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D9" 0 0 914 550 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D8" 0 0 262 516 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_56_326#" 0 0 56 326 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "GND" 0 0 948 996 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_246_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n304_n309#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n304_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_418_n397#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_418_n397#" "m1_843_326#"
merge "m1_843_326#" "m1_330_254#"
merge "m1_330_254#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_360_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_360_109#" "m1_981_434#"
merge "m1_981_434#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n418_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n418_109#" "D8"
merge "D8" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_86_n397#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_86_n397#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n246_n397#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n246_n397#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n578_n397#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n578_n397#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_418_21#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_418_21#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_86_21#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_86_21#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n246_21#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n246_21#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n578_21#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n578_21#" "a_56_326#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_578_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_578_109#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_578_109#" "sky130_fd_pr__nfet_01v8_UPT43B_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_UPT43B_0/VSUBS" "sky130_fd_pr__nfet_01v8_UPT43B_0/a_n33_91#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_0/a_n33_91#" "sky130_fd_pr__nfet_01v8_UPT43B_0/a_15_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_0/a_15_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_0/a_n73_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_0/a_n73_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_2/VSUBS"
merge "sky130_fd_pr__nfet_01v8_UPT43B_2/VSUBS" "sky130_fd_pr__nfet_01v8_UPT43B_2/a_15_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_2/a_15_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_2/a_n73_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_2/a_n73_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_2/a_n33_91#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_2/a_n33_91#" "sky130_fd_pr__nfet_01v8_C77M8X_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/VSUBS" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_28_n309#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_28_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n86_n309#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n86_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n636_n309#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n636_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_28_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_28_109#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n86_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n86_109#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n636_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n636_109#" "sky130_fd_pr__nfet_01v8_UPT43B_1/VSUBS"
merge "sky130_fd_pr__nfet_01v8_UPT43B_1/VSUBS" "sky130_fd_pr__nfet_01v8_UPT43B_1/a_15_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_1/a_15_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_1/a_n73_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_1/a_n73_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_1/a_n33_91#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_1/a_n33_91#" "sky130_fd_pr__nfet_01v8_UPT43B_3/VSUBS"
merge "sky130_fd_pr__nfet_01v8_UPT43B_3/VSUBS" "sky130_fd_pr__nfet_01v8_UPT43B_3/a_n33_91#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_3/a_n33_91#" "sky130_fd_pr__nfet_01v8_UPT43B_3/a_15_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_3/a_15_n131#" "sky130_fd_pr__nfet_01v8_UPT43B_3/a_n73_n131#"
merge "sky130_fd_pr__nfet_01v8_UPT43B_3/a_n73_n131#" "GND"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_360_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n418_n309#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n418_n309#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_246_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_246_109#" "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n304_109#"
merge "sky130_fd_pr__nfet_01v8_C77M8X_0/a_n304_109#" "D9"
