$version Generated by VerilatedVcd $end
$date Wed Jul 24 16:39:24 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  4 $ i_a [3:0] $end
  $var wire  4 % i_b [3:0] $end
  $var wire  1 & i_clk $end
  $var wire  1 ' i_rstn $end
  $var wire  4 # o_y [3:0] $end
  $scope module dut $end
   $var wire 32 ( BW_DATA [31:0] $end
   $var wire  4 $ i_a [3:0] $end
   $var wire  4 % i_b [3:0] $end
   $var wire  1 & i_clk $end
   $var wire  1 ' i_rstn $end
   $var wire  4 # o_y [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1111 #
b0001 $
b0100 %
0&
0'
b00000000000000000000000000000100 (
#1
b0000 #
1&
#2
b0000 $
b0011 %
0&
#3
1&
#4
b0101 $
b0010 %
0&
#5
1&
#6
b0000 $
b0101 %
0&
#7
1&
#8
b0010 $
b0100 %
0&
#9
1&
#10
b0000 %
0&
#11
b0010 #
1&
1'
#12
b0000 $
0&
#13
b0000 #
1&
#14
b0001 $
b0100 %
0&
#15
b0101 #
1&
#16
b0010 $
b0000 %
0&
#17
b0010 #
1&
#18
b0011 $
b0001 %
0&
#19
b0100 #
1&
#20
b0010 $
b0011 %
0&
#21
b0101 #
1&
#22
b0001 $
b0100 %
0&
#23
1&
#24
b0010 $
b0011 %
0&
#25
1&
#26
0&
#27
1&
#28
b0100 $
b0010 %
0&
#29
b0110 #
1&
#30
b0010 $
b0101 %
0&
#31
b0111 #
1&
#32
b0001 $
b0011 %
0&
#33
b0100 #
1&
#34
b0000 $
b0100 %
0&
#35
1&
#36
b0011 $
b0000 %
0&
#37
b0011 #
1&
#38
b0001 $
b0100 %
0&
#39
b0101 #
1&
#40
b0010 $
b0011 %
0&
#41
1&
#42
b0100 $
b0001 %
0&
#43
1&
#44
b0011 %
0&
#45
b0111 #
1&
#46
b0101 $
b0100 %
0&
#47
b1001 #
1&
#48
b0011 $
b0000 %
0&
#49
b0011 #
1&
