<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:61:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" OldID="load-store-loop14.load.3," ID="axi00_ptr0seq" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:61:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:69:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="load-store-loop11.store.5," ID="axi00_ptr0seq31" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:69:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:82:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" OldID="load-store-loop8.load.3," ID="axi01_ptr0seq" BundleName="m01_axi" VarName="axi01_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:82:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:90:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="load-store-loop5.store.5," ID="axi01_ptr0seq32" BundleName="m01_axi" VarName="axi01_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:90:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:103:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4096 has been inferred" OldID="load-store-loop2.load.3," ID="axi02_ptr0seq" BundleName="m02_axi" VarName="axi02_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:103:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../w4a8_gemm_cmodel.cpp:111:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" OldID="load-store-loop.store.5," ID="axi02_ptr0seq33" BundleName="m02_axi" VarName="axi02_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:111:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:111:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi02_ptr0seq33," ID="wseq" BundleName="m02_axi" VarName="axi02_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:111:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:103:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi02_ptr0seq," ID="wseq34" BundleName="m02_axi" VarName="axi02_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:103:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:90:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi01_ptr0seq32," ID="wseq36" BundleName="m01_axi" VarName="axi01_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:90:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:82:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi01_ptr0seq," ID="wseq38" BundleName="m01_axi" VarName="axi01_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:82:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:69:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0seq31," ID="wseq40" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:69:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="../w4a8_gemm_cmodel.cpp:61:5" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 4096 x 32bit words has been widened by 16: 256 x 512bit words" OldID="axi00_ptr0seq," ID="wseq42" BundleName="m00_axi" VarName="axi00_ptr0" LoopLoc="../w4a8_gemm_cmodel.cpp:61:5" LoopName="anonymous" ParentFunc="w4a8_gemm" Length="256" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:61:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m00_axi" Length="256" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:69:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m00_axi" Length="256" Width="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:82:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m01_axi" Length="256" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:90:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m01_axi" Length="256" Width="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:103:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m02_axi" Length="256" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../w4a8_gemm_cmodel.cpp:111:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="m02_axi" Length="256" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

