// Seed: 1952515451
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  assign id_0 = ~id_1;
  type_9 id_6 (
      .id_0(1 || 1'h0),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1)
  );
  always @(posedge 1) begin
    id_0#(
        .id_4(1'b0),
        .id_5(1),
        .id_4(1)
    ) <= 1;
    id_3 = id_4;
  end
  type_10(
      1, 1'h0, 1, id_2
  );
endmodule
