$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/crc/crc_pkg.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/lib/auk_dspip_math_pkg.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/auk_dspip_ctc_lib_pkg.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/lib/auk_dspip_lib_pkg.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/auk_dspip_ctc_decoder_top.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_wrblkmem.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_rotleft.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_pto1mux.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_output_b.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_out_mem.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_maskgen.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_getbits.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_cntl.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/output/auk_dspip_ctc_blkmem.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/ast/auk_dspip_ctc_ast_block_sink.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/interleaver/auk_dspip_ctc_lte_intlvr_load.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/interleaver/auk_dspip_ctc_lte_intlvr1.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/interleaver/auk_dspip_ctc_lte_intlvr0.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/interleaver/auk_dspip_ctc_lte_intlvr.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/blk_info/auk_dspip_ctc_lte_blk_info.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/crc/auk_dspip_crc24ab.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_maxlogmap_pipelined.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_maxlogmap.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_logmap.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_llr.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_gamma.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_constlogmap_pipelined.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_constlogmap.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_beta.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_map_alpha.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/map/auk_dspip_ctc_input.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/decoder/auk_dspip_ctc_siso_out.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/decoder/auk_dspip_ctc_siso_debug.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/decoder/auk_dspip_ctc_siso.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/decoder/auk_dspip_ctc_output.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/decoder/auk_dspip_ctc_map_decoder.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/wrapper/auk_dspip_memory_simple_dual.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/wrapper/auk_dspip_ctc_et_ast_source.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/wrapper/auk_dspip_ctc_decoder_et_top.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/auk_dspip_ctc_ram.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/turbo/auk_dspip_ctc_input_ram.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/lib/auk_dspip_roundsat.vhd
$QUARTUS_HOME/ip/altera/dsp/intel_fpga_turbov/src/intelfpga/rtl/lib/auk_dspip_delay.vhd