

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Thu Aug 31 04:03:54 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       19|       19| 0.190 us | 0.190 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 21 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 22 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 23 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 24 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i64 %p_Val2_s to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 25 'trunc' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.89ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_7, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 26 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.89ns)   --->   "%icmp_ln833_6 = icmp eq i52 %tmp_V_7, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 27 'icmp' 'icmp_ln833_6' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_7)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:252]   --->   Operation 28 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.26ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 29 'sub' 'e_frac_V' <Predicate = true> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %p_Result_64, i54 %e_frac_V, i54 %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 30 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 31 [1/1] (1.88ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 31 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 32 'and' 'and_ln209' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 33 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 34 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 35 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %select_ln253, i7 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 36 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i61 %m_frac_l_V to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 37 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 38 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 39 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 40 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 41 'select' 'm_exp_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %m_exp_2 to i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 42 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 43 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i61" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 44 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%r_V = ashr i61 %m_frac_l_V, %zext_ln1285" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 45 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%sext_ln1287 = sext i61 %r_V to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 46 'sext' 'sext_ln1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%r_V_37 = shl i71 %sext_ln682, %zext_ln1287" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 47 'shl' 'r_V_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_49 = select i1 %isNeg, i71 %sext_ln1287, i71 %r_V_37" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 48 'select' 'r_V_49' <Predicate = true> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_49, i32 7, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 49 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_49, i32 55, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:264]   --->   Operation 50 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_65 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_49, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:269]   --->   Operation 51 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp sgt i12 %m_exp, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 52 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_1 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 53 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_39 = shl i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 54 'shl' 'r_V_39' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_40 = ashr i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 55 'ashr' 'r_V_40' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_41 = sext i16 %m_fix_hi_V to i31" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 56 'sext' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_50 = mul i31 23637, %r_V_41" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 57 'mul' 'r_V_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_65, i18 -131072)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 58 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i19 %rhs_V to i31" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 59 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_24 = add i31 %r_V_50, %sext_ln682_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 60 'add' 'ret_V_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_24, i32 18, i32 30)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 61 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_6)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_24, i32 30)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 62 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_24 to i18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 63 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp eq i18 %trunc_ln805, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 64 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.67ns)   --->   "%add_ln805 = add i13 1, %tmp_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 65 'add' 'add_ln805' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_6)   --->   "%select_ln805 = select i1 %icmp_ln805, i13 %tmp_6, i13 %add_ln805" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 66 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V_6 = select i1 %p_Result_56, i13 %select_ln805, i13 %tmp_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 67 'select' 'r_exp_V_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_39, i64 %r_V_40" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 68 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %select_ln1322, i7 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i71 %shl_ln, %sext_ln682" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 70 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_43 = sext i13 %r_exp_V_6 to i84" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 71 'sext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [5/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 72 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 73 [4/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 73 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 74 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 75 [2/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 75 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 76 [1/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 76 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_51, i32 13, i32 83)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_49 to i73" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 78 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_16 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_s, i1 false)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 79 'bitconcatenate' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln682_2 = sext i72 %rhs_V_16 to i73" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 80 'sext' 'sext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (3.74ns)   --->   "%ret_V_25 = sub nsw i73 %lhs_V, %sext_ln682_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 81 'sub' 'ret_V_25' <Predicate = true> <Delay = 3.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 51, i32 58)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:315]   --->   Operation 82 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 43, i32 50)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:125->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 83 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 35, i32 42)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:127->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 84 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_25 to i35" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:128->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 85 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 27, i32 34)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 86 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln498_10 = zext i8 %Z4_ind_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 87 'zext' 'zext_ln498_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_10" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 88 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 89 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln498_11 = zext i8 %Z3_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 90 'zext' 'zext_ln498_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 91 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (3.25ns)   --->   "%p_Val2_112 = load i26* %table_f_Z3_array_V_2, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 92 'load' 'p_Val2_112' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 93 [1/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 93 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 94 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_19 = zext i35 %Z4_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 95 'zext' 'lhs_V_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_17 = zext i10 %f_Z4_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 96 'zext' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (2.67ns)   --->   "%ret_V_26 = add i36 %rhs_V_17, %lhs_V_19" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 97 'add' 'ret_V_26' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%p_Val2_112 = load i26* %table_f_Z3_array_V_2, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 98 'load' 'p_Val2_112' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 8.05>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_112) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 99 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i43 %tmp_i to i79" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 100 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1072_10 = zext i36 %ret_V_26 to i79" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 101 'zext' 'zext_ln1072_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (8.05ns)   --->   "%r_V_52 = mul i79 %zext_ln1072_10, %zext_ln1070" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 102 'mul' 'r_V_52' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.05>
ST_12 : Operation 103 [1/2] (8.05ns)   --->   "%r_V_52 = mul i79 %zext_ln1072_10, %zext_ln1070" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 103 'mul' 'r_V_52' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_52, i32 59, i32 78)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 104 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln498_12 = zext i8 %Z2_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 105 'zext' 'zext_ln498_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %zext_ln498_12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 106 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (3.25ns)   --->   "%p_Val2_119 = load i42* %table_f_Z2_array_V_s, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 107 'load' 'p_Val2_119' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 5.67>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%ret_V_27 = zext i43 %tmp_i to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 108 'zext' 'ret_V_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i20 %tmp_12 to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 109 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %zext_ln657, %ret_V_26" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 110 'add' 'add_ln657' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i36 %add_ln657 to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 111 'zext' 'zext_ln657_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_27, %zext_ln657_14" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 112 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/2] (3.25ns)   --->   "%p_Val2_119 = load i42* %table_f_Z2_array_V_s, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 113 'load' 'p_Val2_119' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_119, i32 2, i32 41)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 114 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln662_s = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_13)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 115 'bitconcatenate' 'lshr_ln662_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i49 %lshr_ln662_s to i93" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 116 'zext' 'zext_ln1070_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1072_11 = zext i44 %exp_Z2P_m_1_V to i93" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 117 'zext' 'zext_ln1072_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [2/2] (8.62ns)   --->   "%r_V_53 = mul i93 %zext_ln1072_11, %zext_ln1070_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 118 'mul' 'r_V_53' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %m_diff_hi_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 119 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 120 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 121 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 122 [1/2] (8.62ns)   --->   "%r_V_53 = mul i93 %zext_ln1072_11, %zext_ln1070_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 122 'mul' 'r_V_53' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_14 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_53, i32 57, i32 92)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 123 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.17>
ST_16 : Operation 124 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 124 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_V_20 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_13, i2 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 125 'bitconcatenate' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i51 %lhs_V_20 to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 126 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i36 %tmp_14 to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 127 'zext' 'zext_ln657_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (2.98ns)   --->   "%add_ln657_12 = add i44 %zext_ln657_15, %exp_Z2P_m_1_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 128 'add' 'add_ln657_12' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln657_16 = zext i44 %add_ln657_12 to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 129 'zext' 'zext_ln657_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln682, %zext_ln657_16" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 130 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:178->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 131 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:323]   --->   Operation 132 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_47 = zext i50 %exp_Z1_hi_V to i100" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 133 'zext' 'r_V_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V to i100" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 134 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (8.62ns)   --->   "%r_V_54 = mul i100 %zext_ln1072, %r_V_47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 135 'mul' 'r_V_54' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 136 [1/2] (8.62ns)   --->   "%r_V_54 = mul i100 %zext_ln1072, %r_V_47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 136 'mul' 'r_V_54' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.11>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_21 = zext i58 %exp_Z1_V to i59" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 137 'zext' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (3.36ns)   --->   "%ret_V_28 = add i59 16, %lhs_V_21" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 138 'add' 'ret_V_28' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i100 %r_V_54 to i107" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 139 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i59 %ret_V_28 to i58" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 140 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %trunc_ln1146, i49 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 141 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (4.75ns)   --->   "%add_ln1146_2 = add i107 %trunc_ln, %zext_ln1146" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 142 'add' 'add_ln1146_2' <Predicate = true> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %add_ln1146_2, i32 106)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 143 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.42>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_64, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 145 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 146 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 147 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, double 0x7FFFFFFFFFFFFFFF, double 0x7FF0000000000000" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 148 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 149 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, double %select_ln214, double 0.000000e+00" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 150 'select' 'select_ln214_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_V_22 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_28, i49 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 151 'bitconcatenate' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln657_18 = zext i100 %r_V_54 to i108" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 152 'zext' 'zext_ln657_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (4.77ns)   --->   "%ret_V_29 = add i108 %zext_ln657_18, %lhs_V_22" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 153 'add' 'ret_V_29' <Predicate = true> <Delay = 4.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334]   --->   Operation 154 'add' 'r_exp_V' <Predicate = (!tmp_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.69ns)   --->   "%r_exp_V_5 = select i1 %tmp_24, i13 %r_exp_V_6, i13 %r_exp_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 155 'select' 'r_exp_V_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_5, i32 10, i32 12)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 156 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_25, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 157 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 158 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln253, i32 53)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 159 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_26, double 0.000000e+00, double 0x7FF0000000000000" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 160 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (2.09ns)   --->   "%icmp_ln853 = icmp slt i13 %r_exp_V_5, -1022" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:355]   --->   Operation 161 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_29, i32 54, i32 105)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 162 'partselect' 'tmp' <Predicate = (tmp_24)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_7 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_29, i32 53, i32 104)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 163 'partselect' 'tmp_7' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_8 = select i1 %tmp_24, i52 %tmp, i52 %tmp_7" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 164 'select' 'tmp_V_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %r_exp_V_5 to i11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 165 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 1023, %trunc_ln168" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 166 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_66 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_8) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 167 'bitconcatenate' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_66 to double" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 168 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.97ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 169 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 170 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 171 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 172 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 173 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 174 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (1.48ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, double %select_ln339, double %bitcast_ln512" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 175 'select' 'sel_tmp6' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, double %select_ln214_1, double %sel_tmp6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 176 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 177 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 178 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 179 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 180 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 181 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln849_2, %xor_ln214" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 182 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, %icmp_ln853" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 183 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (1.48ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, double 0.000000e+00, double %select_ln214_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 184 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 185 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.21ns
The critical path consists of the following:
	wire read on port 'x' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185) [8]  (0 ns)
	'sub' operation ('e_frac.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253) [28]  (3.26 ns)
	'select' operation ('select_ln253', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253) [29]  (0.948 ns)

 <State 2>: 6.94ns
The critical path consists of the following:
	'add' operation ('m_exp', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) [26]  (1.64 ns)
	'select' operation ('m_exp', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [35]  (0.697 ns)
	'ashr' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [39]  (0 ns)
	'select' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258) [42]  (4.6 ns)

 <State 3>: 9.51ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [53]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [59]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [60]  (0.7 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [62]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [62]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [62]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [62]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278) [62]  (6.98 ns)

 <State 9>: 7ns
The critical path consists of the following:
	'sub' operation ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284) [67]  (3.75 ns)
	'getelementptr' operation ('table_f_Z3_array_V_s', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [77]  (0 ns)
	'load' operation ('table_f_Z3_array_V_1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) on array 'table_f_Z3_array_V' [78]  (3.25 ns)

 <State 10>: 5.93ns
The critical path consists of the following:
	'load' operation ('table_f_Z3_array_V_1', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) on array 'table_f_Z3_array_V' [78]  (3.25 ns)
	'add' operation ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [82]  (2.67 ns)

 <State 11>: 8.06ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [90]  (8.06 ns)

 <State 12>: 8.06ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [90]  (8.06 ns)

 <State 13>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln657', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [93]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [95]  (2.96 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [103]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [103]  (8.62 ns)

 <State 16>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln657_12', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [108]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) [110]  (3.18 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [117]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [117]  (8.62 ns)

 <State 19>: 8.12ns
The critical path consists of the following:
	'add' operation ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [114]  (3.37 ns)
	'add' operation ('add_ln1146_2', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326) [124]  (4.75 ns)

 <State 20>: 8.43ns
The critical path consists of the following:
	'add' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334) [126]  (1.68 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332) [127]  (0.7 ns)
	'icmp' operation ('icmp_ln849', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [133]  (1.13 ns)
	'or' operation ('or_ln338', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [134]  (0.978 ns)
	'and' operation ('and_ln338', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [146]  (0 ns)
	'or' operation ('or_ln849', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [149]  (0 ns)
	'and' operation ('sel_tmp5', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [150]  (0.978 ns)
	'select' operation ('sel_tmp6', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [151]  (1.48 ns)
	'select' operation ('select_ln214_2', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214) [152]  (0 ns)
	'select' operation ('UnifiedRetVal', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338) [160]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
