TimeQuest Timing Analyzer report for sobel
Thu Mar 21 19:43:33 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; sobel                                                              ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 117.4 MHz  ; 117.4 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 128.58 MHz ; 128.58 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.223 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.160 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.405 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.720  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.719 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 12.223 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.700      ;
; 12.253 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.670      ;
; 12.336 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.587      ;
; 12.359 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 7.565      ;
; 12.366 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.557      ;
; 12.369 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.554      ;
; 12.389 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 7.535      ;
; 12.399 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.524      ;
; 12.482 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.441      ;
; 12.512 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 7.411      ;
; 12.628 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 7.296      ;
; 12.852 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 7.073      ;
; 12.872 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 7.052      ;
; 12.882 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 7.043      ;
; 12.902 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 7.022      ;
; 12.926 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.993      ;
; 12.956 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.963      ;
; 13.026 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.897      ;
; 13.029 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.891      ;
; 13.059 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.861      ;
; 13.071 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.848      ;
; 13.072 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.847      ;
; 13.101 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.823      ;
; 13.101 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.818      ;
; 13.101 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.819      ;
; 13.102 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.822      ;
; 13.102 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.817      ;
; 13.107 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.818      ;
; 13.107 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.813      ;
; 13.131 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.789      ;
; 13.132 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.792      ;
; 13.137 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.783      ;
; 13.139 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.784      ;
; 13.141 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.783      ;
; 13.150 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.769      ;
; 13.158 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.761      ;
; 13.175 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.745      ;
; 13.180 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.739      ;
; 13.188 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.731      ;
; 13.188 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.725      ;
; 13.205 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.715      ;
; 13.217 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.702      ;
; 13.224 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.696      ;
; 13.247 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.672      ;
; 13.247 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.673      ;
; 13.253 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.667      ;
; 13.254 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.666      ;
; 13.255 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.658      ;
; 13.270 ; sobel_ctrl:sobel_ctrl_inst|a1[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.653      ;
; 13.277 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.643      ;
; 13.283 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.637      ;
; 13.296 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.623      ;
; 13.296 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.627      ;
; 13.300 ; sobel_ctrl:sobel_ctrl_inst|a1[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.623      ;
; 13.304 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.615      ;
; 13.315 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.608      ;
; 13.318 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.606      ;
; 13.326 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.593      ;
; 13.326 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.597      ;
; 13.334 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.585      ;
; 13.343 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.581      ;
; 13.347 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.566      ;
; 13.350 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.574      ;
; 13.370 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.550      ;
; 13.371 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.553      ;
; 13.373 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.551      ;
; 13.380 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.544      ;
; 13.400 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.520      ;
; 13.402 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.511      ;
; 13.425 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.492      ;
; 13.442 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.481      ;
; 13.455 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.462      ;
; 13.472 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.451      ;
; 13.493 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.420      ;
; 13.515 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.409      ;
; 13.530 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.395      ;
; 13.536 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.381      ;
; 13.545 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.379      ;
; 13.548 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.365      ;
; 13.566 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.351      ;
; 13.571 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.346      ;
; 13.601 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.316      ;
; 13.612 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.312      ;
; 13.614 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.310      ;
; 13.619 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.305      ;
; 13.638 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.286      ;
; 13.639 ; sobel_ctrl:sobel_ctrl_inst|a2[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 6.284      ;
; 13.682 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.235      ;
; 13.707 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.213      ;
; 13.707 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.213      ;
; 13.708 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.212      ;
; 13.712 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.205      ;
; 13.717 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.200      ;
; 13.729 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.190      ;
; 13.734 ; sobel_ctrl:sobel_ctrl_inst|b3[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.191      ;
; 13.737 ; sobel_ctrl:sobel_ctrl_inst|a1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 6.176      ;
; 13.746 ; sobel_ctrl:sobel_ctrl_inst|b3[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.179      ;
; 13.747 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 6.170      ;
; 13.748 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.176      ;
; 13.772 ; sobel_ctrl:sobel_ctrl_inst|a1[3]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 6.147      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 16.160 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 3.476      ;
; 16.161 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 3.476      ;
; 16.172 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 3.476      ;
; 16.173 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.476      ;
; 16.173 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.476      ;
; 16.173 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.476      ;
; 16.173 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 16.174 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 3.476      ;
; 18.712 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0]                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 1.093      ;
; 31.482 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.435      ;
; 31.482 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.435      ;
; 31.483 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.434      ;
; 31.484 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.433      ;
; 31.484 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.433      ;
; 31.487 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.430      ;
; 31.488 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.429      ;
; 31.488 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.429      ;
; 31.489 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.428      ;
; 31.490 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.427      ;
; 31.491 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.426      ;
; 31.491 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.426      ;
; 31.612 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.304      ;
; 31.645 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.272      ;
; 31.645 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.272      ;
; 31.646 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.271      ;
; 31.647 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.270      ;
; 31.647 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.270      ;
; 31.650 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.267      ;
; 31.651 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.266      ;
; 31.651 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.266      ;
; 31.652 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.265      ;
; 31.653 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.264      ;
; 31.654 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.263      ;
; 31.654 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.263      ;
; 31.775 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 8.141      ;
; 31.928 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.989      ;
; 31.928 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.989      ;
; 31.929 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.988      ;
; 31.930 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.987      ;
; 31.930 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.987      ;
; 31.933 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.984      ;
; 31.934 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.983      ;
; 31.934 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.983      ;
; 31.935 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.982      ;
; 31.936 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.981      ;
; 31.937 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.980      ;
; 31.937 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.980      ;
; 31.961 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.956      ;
; 31.961 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.956      ;
; 31.962 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.955      ;
; 31.963 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.954      ;
; 31.963 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.954      ;
; 31.966 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.951      ;
; 31.967 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.950      ;
; 31.967 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.950      ;
; 31.968 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.949      ;
; 31.969 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.948      ;
; 31.970 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.947      ;
; 31.970 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.947      ;
; 31.992 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.925      ;
; 31.992 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.925      ;
; 31.993 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.924      ;
; 31.994 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.923      ;
; 31.994 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.923      ;
; 31.997 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.920      ;
; 31.998 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.919      ;
; 31.998 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.919      ;
; 31.999 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.918      ;
; 32.000 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.917      ;
; 32.001 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.916      ;
; 32.001 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.916      ;
; 32.018 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.899      ;
; 32.018 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.899      ;
; 32.019 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.898      ;
; 32.020 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.897      ;
; 32.020 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.897      ;
; 32.023 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.894      ;
; 32.024 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.893      ;
; 32.024 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.893      ;
; 32.025 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.892      ;
; 32.026 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.891      ;
; 32.027 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.890      ;
; 32.027 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.890      ;
; 32.042 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.878      ;
; 32.058 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.858      ;
; 32.091 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.825      ;
; 32.122 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.794      ;
; 32.148 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.768      ;
; 32.162 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.755      ;
; 32.162 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.755      ;
; 32.163 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.754      ;
; 32.164 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.753      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.405 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.139      ;
; 0.408 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.142      ;
; 0.412 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.146      ;
; 0.412 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.146      ;
; 0.413 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.147      ;
; 0.417 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.151      ;
; 0.418 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.153      ;
; 0.426 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.159      ;
; 0.432 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.166      ;
; 0.441 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.175      ;
; 0.447 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.181      ;
; 0.449 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.183      ;
; 0.450 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.183      ;
; 0.452 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.186      ;
; 0.452 ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|work_en                                                                                                                                 ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_inst|tx                                                                                                                                      ; uart_tx:uart_tx_inst|tx                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.460 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.194      ;
; 0.464 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.198      ;
; 0.466 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.201      ;
; 0.470 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.204      ;
; 0.473 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.208      ;
; 0.476 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.211      ;
; 0.483 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.218      ;
; 0.485 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.218      ;
; 0.487 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.220      ;
; 0.501 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[1]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[5]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[5]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.504 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.239      ;
; 0.507 ; sobel_ctrl:sobel_ctrl_inst|b3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.509 ; sobel_ctrl:sobel_ctrl_inst|b3[2]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[2]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.245      ;
; 0.514 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.247      ;
; 0.516 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.166      ;
; 0.519 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.169      ;
; 0.525 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; sobel_ctrl:sobel_ctrl_inst|b3[6]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[6]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sobel_ctrl:sobel_ctrl_inst|b3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.821      ;
; 0.531 ; sobel_ctrl:sobel_ctrl_inst|a3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.826      ;
; 0.533 ; sobel_ctrl:sobel_ctrl_inst|a3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.828      ;
; 0.541 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.276      ;
; 0.568 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.218      ;
; 0.569 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.219      ;
; 0.579 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.229      ;
; 0.583 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.265      ;
; 0.589 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.239      ;
; 0.592 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.242      ;
; 0.597 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.247      ;
; 0.602 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 1.252      ;
; 0.609 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.291      ;
; 0.617 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 1.487      ;
; 0.618 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.300      ;
; 0.623 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.492      ;
; 0.630 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.924      ;
; 0.641 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.643 ; sobel_ctrl:sobel_ctrl_inst|dout_flag                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|wr_en_1                                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 1.514      ;
; 0.649 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[6]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.943      ;
; 0.650 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[2]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.944      ;
; 0.657 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.602      ; 1.533      ;
; 0.660 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.954      ;
; 0.663 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 1.533      ;
; 0.664 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.346      ;
; 0.666 ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.960      ;
; 0.667 ; sobel_ctrl:sobel_ctrl_inst|wr_en_2                                                                                                                           ; sobel_ctrl:sobel_ctrl_inst|dout_flag                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; uart_rx:uart_rx_inst|po_data[5]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; uart_rx:uart_rx_inst|po_data[1]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.961      ;
; 0.667 ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; uart_rx:uart_rx_inst|po_data[6]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.962      ;
; 0.670 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.539      ;
; 0.672 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 1.546      ;
; 0.672 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.541      ;
; 0.673 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 1.542      ;
; 0.675 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 1.545      ;
; 0.677 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.600      ; 1.551      ;
; 0.683 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~porta_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.418      ;
; 0.687 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.601      ; 1.562      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.596 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0] ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 0.993      ;
; 0.769 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.781 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.787 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.795 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.949 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.242      ;
; 1.123 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.131 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.140 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.140 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.151 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.191 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.484      ;
; 1.194 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.487      ;
; 1.254 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.547      ;
; 1.263 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.556      ;
; 1.266 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.271 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.564      ;
; 1.279 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.572      ;
; 1.280 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.573      ;
; 1.281 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.303 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.596      ;
; 1.304 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.597      ;
; 1.305 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.598      ;
; 1.306 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.306 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.307 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.307 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.361 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.399 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.692      ;
; 1.399 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.692      ;
; 1.403 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.412 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
; 1.420 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.713      ;
; 1.443 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.736      ;
; 1.528 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.807      ;
; 1.530 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.809      ;
; 1.531 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.810      ;
; 1.534 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.813      ;
; 1.534 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.827      ;
; 1.537 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.816      ;
; 1.538 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.817      ;
; 1.539 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.818      ;
; 1.540 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.819      ;
; 1.541 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.820      ;
; 1.542 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.821      ;
; 1.546 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.839      ;
; 1.551 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.844      ;
; 1.559 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.852      ;
; 1.568 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.875      ;
; 1.580 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.873      ;
; 1.616 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 1.923      ;
; 1.692 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.985      ;
; 1.702 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.995      ;
; 1.702 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.981      ;
; 1.703 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.982      ;
; 1.704 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.983      ;
; 1.704 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.983      ;
; 1.705 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.984      ;
; 1.705 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.984      ;
; 1.706 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.985      ;
; 1.706 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.985      ;
; 1.707 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.986      ;
; 1.710 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.989      ;
; 1.720 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.013      ;
; 1.806 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.099      ;
; 1.816 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.109      ;
; 1.823 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.116      ;
; 1.823 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.116      ;
; 1.825 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.104      ;
; 1.830 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.123      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8] ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9] ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[1]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[3]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[5]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[7]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[0]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[1]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[2]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[3]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[4]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[5]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[6]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[2]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[4]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[7]                                                                                                                ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[13]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[14]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[15]                                                                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                                       ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[1]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[2]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[4]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[5]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[6]                                                                                                                        ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|po_data[7]                                                                                                                        ;
; 9.721 ; 9.956        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[1]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[3]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[5]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[7]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[0]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[1]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[2]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[3]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[4]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[5]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[6]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[7]                                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[0]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[1]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[2]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[3]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[4]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[5]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[6]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[7]                                                                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_flag                                                                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_flag                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|start_flag                                                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|work_en                                                                                                                           ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c3[1]                                                                                                                       ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c3[3]                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.728 ; 19.948       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.739 ; 19.974       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.740 ; 19.975       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.741 ; 19.976       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.742 ; 19.977       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.743 ; 19.978       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.745 ; 19.980       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.786 ; 20.021       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.787 ; 20.022       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.789 ; 20.024       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.790 ; 20.025       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.863 ; 20.051       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.765 ; 6.023 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -4.905 ; -5.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.953  ; 7.120  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.324 ; 11.057 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.063 ; 10.824 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.873 ; 10.622 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.074 ; 10.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.740 ; 10.447 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.010 ; 10.782 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.751 ; 10.489 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.013 ; 10.677 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.324 ; 11.057 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 8.318  ; 8.532  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 6.859  ; 7.110  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.908 ; 6.015 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.416 ; 5.187 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.770 ; 5.547 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.503 ; 5.327 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.469 ; 5.259 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.698 ; 5.519 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.416 ; 5.187 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.724 ; 5.568 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.960 ; 5.740 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.015 ; 5.767 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 6.434 ; 6.601 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 6.204 ; 6.447 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 126.39 MHz ; 126.39 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 137.36 MHz ; 137.36 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.720 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.524 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.390 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.717  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 12.720 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.214      ;
; 12.759 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.175      ;
; 12.814 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.120      ;
; 12.824 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 7.106      ;
; 12.846 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.088      ;
; 12.853 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.081      ;
; 12.863 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 7.067      ;
; 12.885 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 7.049      ;
; 12.940 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.994      ;
; 12.979 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.955      ;
; 13.195 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.735      ;
; 13.284 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.648      ;
; 13.323 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.609      ;
; 13.395 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.535      ;
; 13.426 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.508      ;
; 13.434 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.496      ;
; 13.446 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.486      ;
; 13.485 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.447      ;
; 13.486 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.444      ;
; 13.488 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.444      ;
; 13.520 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.414      ;
; 13.527 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.405      ;
; 13.572 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.360      ;
; 13.572 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.360      ;
; 13.594 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.336      ;
; 13.597 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.335      ;
; 13.611 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.321      ;
; 13.611 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.321      ;
; 13.614 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.318      ;
; 13.617 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.315      ;
; 13.633 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.297      ;
; 13.636 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.296      ;
; 13.645 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.287      ;
; 13.651 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.281      ;
; 13.653 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.279      ;
; 13.655 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.277      ;
; 13.656 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.276      ;
; 13.662 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.261      ;
; 13.684 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.248      ;
; 13.690 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.242      ;
; 13.698 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.234      ;
; 13.698 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.236      ;
; 13.699 ; sobel_ctrl:sobel_ctrl_inst|a1[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.235      ;
; 13.700 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.232      ;
; 13.701 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.222      ;
; 13.723 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.209      ;
; 13.737 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.195      ;
; 13.737 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.197      ;
; 13.738 ; sobel_ctrl:sobel_ctrl_inst|a1[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.196      ;
; 13.739 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.193      ;
; 13.743 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.189      ;
; 13.762 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.170      ;
; 13.766 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.164      ;
; 13.771 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.163      ;
; 13.771 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.161      ;
; 13.777 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.155      ;
; 13.782 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.150      ;
; 13.788 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.142      ;
; 13.788 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.135      ;
; 13.806 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.124      ;
; 13.810 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.122      ;
; 13.816 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.116      ;
; 13.824 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.110      ;
; 13.826 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.106      ;
; 13.827 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.103      ;
; 13.827 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.096      ;
; 13.845 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.085      ;
; 13.863 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 6.071      ;
; 13.865 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 6.067      ;
; 13.883 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.047      ;
; 13.914 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 6.009      ;
; 13.915 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 6.010      ;
; 13.921 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.009      ;
; 13.922 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 6.008      ;
; 13.946 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.986      ;
; 13.953 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.970      ;
; 13.954 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.971      ;
; 13.959 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.970      ;
; 13.959 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.970      ;
; 13.960 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.969      ;
; 13.965 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.965      ;
; 13.991 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.939      ;
; 13.991 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.934      ;
; 14.030 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.895      ;
; 14.041 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.884      ;
; 14.057 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.873      ;
; 14.080 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.845      ;
; 14.117 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.808      ;
; 14.152 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.780      ;
; 14.156 ; sobel_ctrl:sobel_ctrl_inst|a3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.769      ;
; 14.159 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.771      ;
; 14.160 ; sobel_ctrl:sobel_ctrl_inst|b3[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.772      ;
; 14.167 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[3]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.758      ;
; 14.177 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 5.753      ;
; 14.194 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.738      ;
; 14.196 ; sobel_ctrl:sobel_ctrl_inst|a1[3]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.736      ;
; 14.199 ; sobel_ctrl:sobel_ctrl_inst|b3[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.733      ;
; 14.206 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 5.719      ;
; 14.224 ; sobel_ctrl:sobel_ctrl_inst|a1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.699      ;
; 14.230 ; sobel_ctrl:sobel_ctrl_inst|c1[3]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.702      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 16.524 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 3.157      ;
; 16.525 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 3.157      ;
; 16.534 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 3.157      ;
; 16.534 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 3.157      ;
; 16.534 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 3.157      ;
; 16.534 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 16.535 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 3.157      ;
; 18.826 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0]                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 1.004      ;
; 32.088 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.838      ;
; 32.088 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.838      ;
; 32.089 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.837      ;
; 32.089 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.837      ;
; 32.090 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.836      ;
; 32.093 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.833      ;
; 32.094 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.832      ;
; 32.094 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.832      ;
; 32.095 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.831      ;
; 32.096 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.830      ;
; 32.097 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.829      ;
; 32.097 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.829      ;
; 32.200 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.725      ;
; 32.243 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.683      ;
; 32.243 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.683      ;
; 32.244 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.682      ;
; 32.244 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.682      ;
; 32.245 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.681      ;
; 32.248 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.678      ;
; 32.249 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.677      ;
; 32.249 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.677      ;
; 32.250 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.676      ;
; 32.251 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.675      ;
; 32.252 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.674      ;
; 32.252 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.674      ;
; 32.355 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.570      ;
; 32.503 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.422      ;
; 32.503 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.422      ;
; 32.504 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.421      ;
; 32.504 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.421      ;
; 32.505 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.420      ;
; 32.508 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.417      ;
; 32.509 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.416      ;
; 32.509 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.416      ;
; 32.510 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.415      ;
; 32.511 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.414      ;
; 32.512 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.413      ;
; 32.512 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.413      ;
; 32.544 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.382      ;
; 32.544 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.382      ;
; 32.545 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.381      ;
; 32.545 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.381      ;
; 32.546 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.380      ;
; 32.549 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.377      ;
; 32.550 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.376      ;
; 32.550 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.376      ;
; 32.551 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.375      ;
; 32.552 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.374      ;
; 32.553 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.373      ;
; 32.553 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.373      ;
; 32.576 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.349      ;
; 32.576 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.349      ;
; 32.577 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.348      ;
; 32.577 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.348      ;
; 32.578 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.347      ;
; 32.581 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.344      ;
; 32.582 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.343      ;
; 32.582 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.343      ;
; 32.583 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.342      ;
; 32.584 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.341      ;
; 32.585 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.340      ;
; 32.585 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.340      ;
; 32.598 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 7.332      ;
; 32.610 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.315      ;
; 32.610 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.315      ;
; 32.611 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.314      ;
; 32.611 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.314      ;
; 32.612 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.313      ;
; 32.615 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.310      ;
; 32.615 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.309      ;
; 32.616 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.309      ;
; 32.616 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.309      ;
; 32.617 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.308      ;
; 32.618 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.307      ;
; 32.619 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.306      ;
; 32.619 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.306      ;
; 32.656 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.269      ;
; 32.688 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 7.236      ;
; 32.697 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.228      ;
; 32.697 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.228      ;
; 32.698 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.227      ;
; 32.698 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.227      ;
; 32.699 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 7.226      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.390 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.042      ;
; 0.394 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.046      ;
; 0.397 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.049      ;
; 0.397 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.049      ;
; 0.398 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.050      ;
; 0.400 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.055      ;
; 0.400 ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|work_en                                                                                                                                 ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_inst|tx                                                                                                                                      ; uart_tx:uart_tx_inst|tx                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.055      ;
; 0.405 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.059      ;
; 0.413 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.068      ;
; 0.415 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.418 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.073      ;
; 0.428 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.083      ;
; 0.430 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.084      ;
; 0.431 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.083      ;
; 0.432 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.087      ;
; 0.439 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.422      ; 1.091      ;
; 0.441 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.095      ;
; 0.444 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.099      ;
; 0.445 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.100      ;
; 0.449 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.104      ;
; 0.451 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.106      ;
; 0.458 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.113      ;
; 0.460 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.114      ;
; 0.460 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.114      ;
; 0.470 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[1]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[5]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[5]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.740      ;
; 0.473 ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.741      ;
; 0.477 ; sobel_ctrl:sobel_ctrl_inst|b3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.745      ;
; 0.479 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.134      ;
; 0.479 ; sobel_ctrl:sobel_ctrl_inst|b3[2]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[2]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.747      ;
; 0.482 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.137      ;
; 0.484 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.138      ;
; 0.487 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.065      ;
; 0.490 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.068      ;
; 0.490 ; sobel_ctrl:sobel_ctrl_inst|b3[6]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[6]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sobel_ctrl:sobel_ctrl_inst|b3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.761      ;
; 0.497 ; sobel_ctrl:sobel_ctrl_inst|a3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.766      ;
; 0.499 ; sobel_ctrl:sobel_ctrl_inst|a3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.768      ;
; 0.508 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.163      ;
; 0.534 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.112      ;
; 0.534 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.112      ;
; 0.543 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.121      ;
; 0.551 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.159      ;
; 0.552 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.130      ;
; 0.552 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.130      ;
; 0.557 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.135      ;
; 0.564 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.142      ;
; 0.572 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.525      ; 1.347      ;
; 0.572 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 1.345      ;
; 0.572 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.180      ;
; 0.583 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.378      ; 1.191      ;
; 0.584 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.852      ;
; 0.596 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 1.373      ;
; 0.597 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.600 ; sobel_ctrl:sobel_ctrl_inst|dout_flag                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|wr_en_1                                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.604 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[6]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.873      ;
; 0.605 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[2]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.874      ;
; 0.609 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.523      ; 1.382      ;
; 0.613 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 1.394      ;
; 0.616 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[0]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.887      ;
; 0.619 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                              ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.525      ; 1.395      ;
; 0.620 ; sobel_ctrl:sobel_ctrl_inst|wr_en_2                                                                                                                           ; sobel_ctrl:sobel_ctrl_inst|dout_flag                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.397      ;
; 0.621 ; uart_rx:uart_rx_inst|po_data[5]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; uart_rx:uart_rx_inst|po_data[1]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; uart_rx:uart_rx_inst|po_data[0]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; uart_rx:uart_rx_inst|po_data[6]                                                                                                                              ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.625 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.526      ; 1.401      ;
; 0.627 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 1.405      ;
; 0.627 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.527      ; 1.404      ;
; 0.629 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~porta_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.286      ;
; 0.630 ; sobel_ctrl:sobel_ctrl_inst|b3[5]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[5]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.901      ;
; 0.633 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 1.411      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.554 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0] ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 0.915      ;
; 0.713 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.725 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.735 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.737 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.870 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.138      ;
; 1.032 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.038 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.044 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.047 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.048 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.048 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.060 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.085 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.102 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.369      ;
; 1.135 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.155 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.160 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.428      ;
; 1.162 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.167 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.169 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.170 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.438      ;
; 1.179 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.186 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.454      ;
; 1.186 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.454      ;
; 1.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.455      ;
; 1.188 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.456      ;
; 1.188 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.456      ;
; 1.189 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.457      ;
; 1.224 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.492      ;
; 1.241 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.508      ;
; 1.276 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.544      ;
; 1.282 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.292 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.560      ;
; 1.309 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.577      ;
; 1.346 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.614      ;
; 1.379 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.647      ;
; 1.379 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.647      ;
; 1.381 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.633      ;
; 1.384 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.636      ;
; 1.385 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.637      ;
; 1.388 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.640      ;
; 1.391 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.644      ;
; 1.392 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.645      ;
; 1.393 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.646      ;
; 1.394 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.647      ;
; 1.395 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.648      ;
; 1.396 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.649      ;
; 1.399 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.667      ;
; 1.414 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.681      ;
; 1.426 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.709      ;
; 1.427 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.695      ;
; 1.441 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.724      ;
; 1.545 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.812      ;
; 1.562 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.829      ;
; 1.568 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.820      ;
; 1.568 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.836      ;
; 1.571 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.823      ;
; 1.572 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.824      ;
; 1.575 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.827      ;
; 1.578 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.831      ;
; 1.579 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.832      ;
; 1.580 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.833      ;
; 1.581 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.834      ;
; 1.582 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.835      ;
; 1.583 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.836      ;
; 1.643 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.895      ;
; 1.657 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.924      ;
; 1.659 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.926      ;
; 1.660 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.928      ;
; 1.660 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.928      ;
; 1.661 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.929      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[6]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[1]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[3]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[5]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[6]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[7]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[1]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[3]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[5]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a3[7]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[1]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[3]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[5]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[6]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b1[7]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[3]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b2[5]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b3[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|b3[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[7]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[0]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[1]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[2]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[3]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[4]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[5]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[6]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[7]                                                                                                                                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[0]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[1]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[2]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[3]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[4]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[5]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[6]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|cnt_col[7]                                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]                                                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]                                                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]                                                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]                                                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]                                                                                                                                             ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.793 ; 20.023       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.793 ; 20.023       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.122 ; 5.182 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -4.357 ; -4.426 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.360  ; 6.701  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 10.685 ; 10.101 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 10.451 ; 9.887  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.249 ; 9.707  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 10.439 ; 9.904  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.136 ; 9.558  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 10.381 ; 9.859  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.144 ; 9.593  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 10.410 ; 9.753  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 10.685 ; 10.101 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.608  ; 8.002  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 6.258  ; 6.704  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.389 ; 5.688 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.099 ; 4.767 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 5.442 ; 5.087 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 5.140 ; 4.857 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 5.139 ; 4.829 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 5.353 ; 5.079 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 5.099 ; 4.767 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 5.378 ; 5.110 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.616 ; 5.265 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.662 ; 5.289 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.843 ; 6.213 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 5.657 ; 6.086 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.679 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 18.571 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.143 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 16.679 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.272      ;
; 16.772 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.179      ;
; 16.776 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.175      ;
; 16.782 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.173      ;
; 16.795 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.157      ;
; 16.821 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.130      ;
; 16.840 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.115      ;
; 16.846 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.109      ;
; 16.850 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.105      ;
; 16.888 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.064      ;
; 16.892 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.060      ;
; 16.904 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.051      ;
; 16.908 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.047      ;
; 16.914 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 3.041      ;
; 16.914 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.037      ;
; 16.918 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.033      ;
; 16.937 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.014      ;
; 16.972 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.983      ;
; 17.010 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.944      ;
; 17.018 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.935      ;
; 17.024 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.930      ;
; 17.030 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.921      ;
; 17.034 ; sobel_ctrl:sobel_ctrl_inst|b1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.917      ;
; 17.049 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.902      ;
; 17.060 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.891      ;
; 17.073 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.878      ;
; 17.074 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.880      ;
; 17.075 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.871      ;
; 17.078 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.876      ;
; 17.082 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.871      ;
; 17.083 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.868      ;
; 17.085 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.868      ;
; 17.086 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.867      ;
; 17.088 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.866      ;
; 17.092 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.862      ;
; 17.092 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.862      ;
; 17.096 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.859      ;
; 17.097 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.854      ;
; 17.097 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.854      ;
; 17.098 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.853      ;
; 17.106 ; sobel_ctrl:sobel_ctrl_inst|b3[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.845      ;
; 17.107 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.846      ;
; 17.130 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.823      ;
; 17.142 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.809      ;
; 17.142 ; sobel_ctrl:sobel_ctrl_inst|c2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.812      ;
; 17.145 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.801      ;
; 17.146 ; sobel_ctrl:sobel_ctrl_inst|b1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.805      ;
; 17.147 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.808      ;
; 17.149 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.804      ;
; 17.149 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.797      ;
; 17.150 ; sobel_ctrl:sobel_ctrl_inst|c1[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.803      ;
; 17.153 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.800      ;
; 17.154 ; sobel_ctrl:sobel_ctrl_inst|a1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.801      ;
; 17.156 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.798      ;
; 17.156 ; sobel_ctrl:sobel_ctrl_inst|a2[0]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.798      ;
; 17.160 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.794      ;
; 17.166 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.785      ;
; 17.168 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.786      ;
; 17.170 ; sobel_ctrl:sobel_ctrl_inst|b3[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.781      ;
; 17.171 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.782      ;
; 17.175 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.778      ;
; 17.176 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.775      ;
; 17.176 ; sobel_ctrl:sobel_ctrl_inst|b3[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.776      ;
; 17.180 ; sobel_ctrl:sobel_ctrl_inst|b1[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.771      ;
; 17.194 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.759      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[7]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[6]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.763      ;
; 17.198 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.755      ;
; 17.202 ; sobel_ctrl:sobel_ctrl_inst|b1[2]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.749      ;
; 17.208 ; sobel_ctrl:sobel_ctrl_inst|a1[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.747      ;
; 17.211 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.744      ;
; 17.213 ; sobel_ctrl:sobel_ctrl_inst|b3[3]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 2.739      ;
; 17.213 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.733      ;
; 17.215 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.740      ;
; 17.217 ; sobel_ctrl:sobel_ctrl_inst|c1[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.736      ;
; 17.217 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gx[4]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 2.729      ;
; 17.224 ; sobel_ctrl:sobel_ctrl_inst|a2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.730      ;
; 17.232 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[7]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.722      ;
; 17.236 ; sobel_ctrl:sobel_ctrl_inst|c2[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[6]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 2.718      ;
; 17.238 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.713      ;
; 17.239 ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[13] ; vga:vga_inst|vga_pic:vga_pic_inst|wr_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.712      ;
; 17.239 ; sobel_ctrl:sobel_ctrl_inst|a1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.714      ;
; 17.250 ; sobel_ctrl:sobel_ctrl_inst|a2[4]              ; sobel_ctrl:sobel_ctrl_inst|gy[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.705      ;
; 17.262 ; sobel_ctrl:sobel_ctrl_inst|c1[1]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 2.691      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[7]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[6]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.269 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]         ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.026     ; 2.692      ;
; 17.276 ; sobel_ctrl:sobel_ctrl_inst|a1[0]              ; sobel_ctrl:sobel_ctrl_inst|gx[8]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 2.672      ;
; 17.279 ; sobel_ctrl:sobel_ctrl_inst|a2[2]              ; sobel_ctrl:sobel_ctrl_inst|gy[5]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 2.676      ;
+--------+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 18.571 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 1.248      ;
; 18.572 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.577 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 1.248      ;
; 18.578 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 1.248      ;
; 18.578 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0  ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 1.248      ;
; 18.578 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 1.248      ;
; 18.578 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~portb_address_reg0 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 1.248      ;
; 19.453 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0]                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 0.440      ;
; 36.420 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.527      ;
; 36.421 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.526      ;
; 36.422 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.525      ;
; 36.422 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.525      ;
; 36.423 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.524      ;
; 36.426 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.521      ;
; 36.427 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.520      ;
; 36.427 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.520      ;
; 36.428 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.519      ;
; 36.429 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.518      ;
; 36.430 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.517      ;
; 36.430 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.517      ;
; 36.433 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.514      ;
; 36.434 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.513      ;
; 36.435 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.512      ;
; 36.435 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.512      ;
; 36.436 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.511      ;
; 36.439 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.508      ;
; 36.440 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.507      ;
; 36.440 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.507      ;
; 36.441 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.506      ;
; 36.442 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.505      ;
; 36.443 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.504      ;
; 36.443 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.504      ;
; 36.483 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.464      ;
; 36.484 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.463      ;
; 36.564 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.383      ;
; 36.565 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.382      ;
; 36.566 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.381      ;
; 36.566 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.381      ;
; 36.567 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.380      ;
; 36.570 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.377      ;
; 36.571 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.376      ;
; 36.571 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.376      ;
; 36.572 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.375      ;
; 36.573 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.374      ;
; 36.574 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.373      ;
; 36.574 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.373      ;
; 36.584 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.363      ;
; 36.585 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.362      ;
; 36.586 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.361      ;
; 36.586 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.361      ;
; 36.587 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.360      ;
; 36.590 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.357      ;
; 36.591 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.356      ;
; 36.591 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.356      ;
; 36.592 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.355      ;
; 36.593 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.354      ;
; 36.594 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.353      ;
; 36.594 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.353      ;
; 36.608 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.339      ;
; 36.609 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.338      ;
; 36.610 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.337      ;
; 36.610 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.337      ;
; 36.611 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.336      ;
; 36.614 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.333      ;
; 36.615 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.332      ;
; 36.615 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.332      ;
; 36.616 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.331      ;
; 36.617 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.330      ;
; 36.618 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.329      ;
; 36.618 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.329      ;
; 36.628 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.319      ;
; 36.648 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.299      ;
; 36.658 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.289      ;
; 36.658 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.289      ;
; 36.659 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.288      ;
; 36.660 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.287      ;
; 36.660 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.287      ;
; 36.661 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.286      ;
; 36.664 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.283      ;
; 36.665 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.282      ;
; 36.665 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.282      ;
; 36.666 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.281      ;
; 36.667 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.280      ;
; 36.668 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.279      ;
; 36.668 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.279      ;
; 36.697 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.254      ;
; 36.698 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 3.253      ;
; 36.708 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.239      ;
; 36.730 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.217      ;
; 36.731 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.216      ;
; 36.732 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.215      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.143 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.148 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[3]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.484      ;
; 0.154 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.484      ;
; 0.157 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.487      ;
; 0.161 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.491      ;
; 0.165 ; sobel_ctrl:sobel_ctrl_inst|wr_data_2[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.490      ;
; 0.167 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.497      ;
; 0.169 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.499      ;
; 0.170 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[0]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[7]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[2]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[6]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.176 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.506      ;
; 0.183 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[4]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.508      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full           ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[2]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                              ; uart_tx:uart_tx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|work_en                                                                                                                                 ; uart_tx:uart_tx_inst|work_en                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_inst|tx                                                                                                                                      ; uart_tx:uart_tx_inst|tx                                                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[5]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.513      ;
; 0.192 ; sobel_ctrl:sobel_ctrl_inst|wr_data_1[1]                                                                                                                      ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.517      ;
; 0.193 ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                 ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                              ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[1]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sobel_ctrl:sobel_ctrl_inst|dout_2_reg[5]                                                                                                                     ; sobel_ctrl:sobel_ctrl_inst|b3[5]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.479      ;
; 0.197 ; sobel_ctrl:sobel_ctrl_inst|b3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.481      ;
; 0.199 ; sobel_ctrl:sobel_ctrl_inst|b3[2]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[2]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.205 ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|b3[6]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[6]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel_ctrl:sobel_ctrl_inst|b3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                              ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|b2[1]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sobel_ctrl:sobel_ctrl_inst|a3[4]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[4]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; uart_tx:uart_tx_inst|bit_flag                                                                                                                                ; uart_tx:uart_tx_inst|bit_cnt[0]                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; sobel_ctrl:sobel_ctrl_inst|a3[7]                                                                                                                             ; sobel_ctrl:sobel_ctrl_inst|a2[7]                                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.617      ;
; 0.214 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 0.622      ;
; 0.217 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.499      ;
; 0.219 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.501      ;
; 0.226 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.632      ;
; 0.226 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.636      ;
; 0.228 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 0.636      ;
; 0.228 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.510      ;
; 0.229 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.511      ;
; 0.231 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.513      ;
; 0.231 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.513      ;
; 0.231 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.513      ;
; 0.232 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.641      ;
; 0.232 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.534      ;
; 0.233 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.289      ; 0.646      ;
; 0.240 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.542      ;
; 0.241 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.650      ;
; 0.243 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.652      ;
; 0.245 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.284      ; 0.653      ;
; 0.246 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.656      ;
; 0.246 ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4] ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 0.548      ;
; 0.247 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 0.659      ;
; 0.247 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.657      ;
; 0.248 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.658      ;
; 0.249 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.659      ;
; 0.249 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.285      ; 0.658      ;
; 0.251 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.289      ; 0.664      ;
; 0.253 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.657      ;
; 0.253 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                                                ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.659      ;
; 0.253 ; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                        ; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.289      ; 0.667      ;
; 0.254 ; sobel_ctrl:sobel_ctrl_inst|dout_flag                                                                                                                         ; sobel_ctrl:sobel_ctrl_inst|wr_en_1                                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.289      ; 0.668      ;
; 0.256 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.666      ;
; 0.256 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                                                 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.286      ; 0.666      ;
; 0.256 ; uart_rx:uart_rx_inst|work_en                                                                                                                                 ; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                          ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.209 ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|address_reg_b[0] ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.389      ;
; 0.309 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.315 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.370 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.459 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.467 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.477 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.518 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.534 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.540 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.552 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.558 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.559 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.560 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.680      ;
; 0.561 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.561 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.681      ;
; 0.569 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.689      ;
; 0.571 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.585 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.591 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.594 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.599 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.603 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.614 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.734      ;
; 0.615 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.745      ;
; 0.648 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.768      ;
; 0.654 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.664 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.775      ;
; 0.666 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.667 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.777      ;
; 0.668 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.778      ;
; 0.668 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.778      ;
; 0.669 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.779      ;
; 0.669 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.779      ;
; 0.670 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.780      ;
; 0.670 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.780      ;
; 0.671 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.781      ;
; 0.671 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.781      ;
; 0.677 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.787      ;
; 0.678 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.808      ;
; 0.679 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.789      ;
; 0.680 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.790      ;
; 0.680 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.790      ;
; 0.681 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.791      ;
; 0.681 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.791      ;
; 0.682 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.792      ;
; 0.682 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.792      ;
; 0.683 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.793      ;
; 0.683 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.793      ;
; 0.688 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.808      ;
; 0.689 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.809      ;
; 0.702 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.729 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                           ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.849      ;
; 0.732 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.852      ;
; 0.740 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.860      ;
; 0.745 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.754 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.874      ;
; 0.756 ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                           ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.876      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~porta_address_reg0                                              ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~porta_we_reg                                                    ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~porta_address_reg0                                              ;
; 9.732 ; 9.962        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~porta_we_reg                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~porta_address_reg0                                             ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~porta_we_reg                                                   ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~portb_address_reg0                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~porta_address_reg0                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~porta_we_reg                                                    ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~portb_address_reg0                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~porta_address_reg0                                              ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~portb_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~porta_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~porta_we_reg                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~porta_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~porta_we_reg                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~porta_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~porta_we_reg                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~porta_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~porta_we_reg                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~porta_address_reg0                                             ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~porta_we_reg                                                   ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4~porta_datain_reg0                                               ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~porta_we_reg                                                    ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~portb_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7~porta_datain_reg0                                               ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~portb_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~porta_address_reg0                                              ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~porta_we_reg                                                    ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[0]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[1]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[2]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[3]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[4]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[5]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[6]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|dout_1_reg[7]                                                                                                                                                           ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~portb_address_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10~porta_datain_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~portb_address_reg0                                             ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~portb_address_reg0                                             ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~portb_address_reg0                                             ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~portb_address_reg0                                             ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~portb_address_reg0                                             ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~portb_address_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~portb_address_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~portb_address_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~portb_address_reg0                                              ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6~porta_datain_reg0                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8~porta_datain_reg0                                               ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~portb_address_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_1|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|fifo:fifo_inst_2|scfifo:scfifo_component|scfifo_m521:auto_generated|a_dpfifo_tb21:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0~porta_datain_reg0                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11~porta_datain_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12~porta_datain_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13~porta_datain_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14~porta_datain_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15~porta_datain_reg0                                              ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1~porta_datain_reg0                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2~porta_datain_reg0                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3~porta_datain_reg0                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5~porta_datain_reg0                                               ;
; 9.736 ; 9.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9~porta_datain_reg0                                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[1]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[3]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[5]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a1[7]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[1]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[3]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|a2[5]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[0]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[1]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[2]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[3]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[4]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[5]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[6]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c1[7]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[0]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[1]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[2]                                                                                                                                                                   ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sobel_ctrl:sobel_ctrl_inst|c2[3]                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a2         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a0         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a1         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a11        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a12        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a13        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a14        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a15        ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a3         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a5         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a9         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[6]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[7]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[8]                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[9]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                               ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|pic_valid                                                                                                ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a10        ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a6         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[10]                                                                                              ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[13]                                                                                              ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|out_address_reg_b[0] ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a4         ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a7         ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_8co1:auto_generated|ram_block1a8         ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[0]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[11]                                                                                              ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[12]                                                                                              ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[1]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[2]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[3]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[4]                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga:vga_inst|vga_pic:vga_pic_inst|rd_addr[5]                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 2.750 ; 3.418 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.358 ; -3.022 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.317 ; 3.136 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.864 ; 5.130 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 4.739 ; 4.993 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 4.653 ; 4.891 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 4.763 ; 5.008 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 4.609 ; 4.840 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 4.729 ; 4.978 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 4.605 ; 4.836 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.709 ; 4.944 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.864 ; 5.130 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.874 ; 3.729 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 3.332 ; 3.138 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.838 ; 2.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.394 ; 2.471 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.531 ; 2.614 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.413 ; 2.515 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.422 ; 2.508 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.509 ; 2.608 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.394 ; 2.471 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.505 ; 2.607 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.604 ; 2.707 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.647 ; 2.741 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.085 ; 2.861 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 3.019 ; 2.833 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 12.223 ; 0.143 ; N/A      ; N/A     ; 9.594               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.160 ; 0.186 ; N/A      ; N/A     ; 19.716              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.223 ; 0.143 ; N/A      ; N/A     ; 9.717               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; 5.765 ; 6.023 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; rx        ; sys_clk    ; -2.358 ; -3.022 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.953  ; 7.120  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 11.324 ; 11.057 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 11.063 ; 10.824 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 10.873 ; 10.622 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 11.074 ; 10.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 10.740 ; 10.447 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 11.010 ; 10.782 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 10.751 ; 10.489 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 11.013 ; 10.677 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 11.324 ; 11.057 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 8.318  ; 8.532  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 6.859  ; 7.110  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.838 ; 2.651 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.394 ; 2.471 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk    ; 2.531 ; 2.614 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk    ; 2.413 ; 2.515 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk    ; 2.422 ; 2.508 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk    ; 2.509 ; 2.608 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk    ; 2.394 ; 2.471 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk    ; 2.505 ; 2.607 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 2.604 ; 2.707 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.647 ; 2.741 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.085 ; 2.861 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx        ; sys_clk    ; 3.019 ; 2.833 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 5833     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 209      ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 7630     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 5833     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 209      ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 7630     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 291   ; 291  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 175   ; 175  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 21 19:43:26 2024
Info: Command: quartus_sta sobel -c sobel
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.223         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.160         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.405
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.405         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.720         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934         0.000 sys_clk 
    Info (332119):    19.719         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.720         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.524         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.390
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.390         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.717         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943         0.000 sys_clk 
    Info (332119):    19.716         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.679
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.679         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.571         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.143         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.594         0.000 sys_clk 
    Info (332119):     9.732         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.734         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Thu Mar 21 19:43:33 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


