<html><body><samp><pre>
<!@TC:1409667160>
#Build: Synplify Pro I-2013.09M-SP1 , Build 034R, Jan 17 2014
#install: C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1
#OS: Windows 7 6.1
#Hostname: MIKE-PC

#Implementation: synthesis

<a name=compilerReport1>$ Start of Compile</a>
#Tue Sep 02 15:12:40 2014

Synopsys VHDL Compiler, version comp201309rcp1, Build 078R, built Jan 14 2014
@N: : <!@TM:1409667162> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1409667162> | Setting time resolution to ns
@N: : <a href="C:\Actelprj\repo_test\component\work\repo_test\repo_test.vhd:17:7:17:16:@N::@XP_MSG">repo_test.vhd(17)</a><!@TM:1409667162> | Top entity is set to repo_test.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test\repo_test.vhd:17:7:17:16:@N:CD630:@XP_MSG">repo_test.vhd(17)</a><!@TM:1409667162> | Synthesizing work.repo_test.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\repo_test_MSS.vhd:17:7:17:20:@N:CD630:@XP_MSG">repo_test_MSS.vhd(17)</a><!@TM:1409667162> | Synthesizing work.repo_test_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:24:7:24:17:@N:CD630:@XP_MSG">mss_comps.vhd(24)</a><!@TM:1409667162> | Synthesizing work.outbuf_mss.def_arch 
Post processing for work.outbuf_mss.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:4:7:4:16:@N:CD630:@XP_MSG">mss_comps.vhd(4)</a><!@TM:1409667162> | Synthesizing work.inbuf_mss.def_arch 
Post processing for work.inbuf_mss.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:65:7:65:16:@N:CD630:@XP_MSG">mss_comps.vhd(65)</a><!@TM:1409667162> | Synthesizing work.bibuf_mss.def_arch 
Post processing for work.bibuf_mss.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:44:7:44:18:@N:CD630:@XP_MSG">mss_comps.vhd(44)</a><!@TM:1409667162> | Synthesizing work.tribuff_mss.def_arch 
Post processing for work.tribuff_mss.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:87:7:87:22:@N:CD630:@XP_MSG">mss_comps.vhd(87)</a><!@TM:1409667162> | Synthesizing work.bibuf_opend_mss.def_arch 
Post processing for work.bibuf_opend_mss.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:8:7:8:42:@N:CD630:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(8)</a><!@TM:1409667162> | Synthesizing work.repo_test_mss_tmp_mss_ccc_0_mss_ccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1\lib\proasic\smartfusion.vhd:2812:10:2812:13:@N:CD630:@XP_MSG">smartfusion.vhd(2812)</a><!@TM:1409667162> | Synthesizing smartfusion.vcc.syn_black_box 
Post processing for smartfusion.vcc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1\lib\proasic\smartfusion.vhd:1796:10:1796:13:@N:CD630:@XP_MSG">smartfusion.vhd(1796)</a><!@TM:1409667162> | Synthesizing smartfusion.gnd.syn_black_box 
Post processing for smartfusion.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1\lib\proasic\smartfusion.vhd:3773:10:3773:15:@N:CD630:@XP_MSG">smartfusion.vhd(3773)</a><!@TM:1409667162> | Synthesizing smartfusion.rcosc.syn_black_box 
Post processing for smartfusion.rcosc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.vhd:472:7:472:14:@N:CD630:@XP_MSG">mss_comps.vhd(472)</a><!@TM:1409667162> | Synthesizing work.mss_ccc.def_arch 
Post processing for work.mss_ccc.def_arch
Post processing for work.repo_test_mss_tmp_mss_ccc_0_mss_ccc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:38:10:38:22:@W:CL240:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(38)</a><!@TM:1409667162> | LPXIN_CLKOUT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:37:10:37:24:@W:CL240:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(37)</a><!@TM:1409667162> | MAINXIN_CLKOUT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:36:10:36:22:@W:CL240:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(36)</a><!@TM:1409667162> | RCOSC_CLKOUT is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\mss_tshell.vhd:4:7:4:14:@N:CD630:@XP_MSG">mss_tshell.vhd(4)</a><!@TM:1409667162> | Synthesizing work.mss_apb.def_arch 
Post processing for work.mss_apb.def_arch
Post processing for work.repo_test_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\hdl\Counter.vhd:34:7:34:14:@N:CD630:@XP_MSG">Counter.vhd(34)</a><!@TM:1409667162> | Synthesizing work.counter.synth 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Actelprj\repo_test\hdl\Counter.vhd:85:6:85:16:@N:CD364:@XP_MSG">Counter.vhd(85)</a><!@TM:1409667162> | Removed redundant assignment
Post processing for work.counter.synth
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.3\Synopsys\synplify_I201309MSP1\lib\proasic\smartfusion.vhd:2949:10:2949:16:@N:CD630:@XP_MSG">smartfusion.vhd(2949)</a><!@TM:1409667162> | Synthesizing smartfusion.clkint.syn_black_box 
Post processing for smartfusion.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Actelprj\repo_test\hdl\clkdiv.vhd:27:7:27:13:@N:CD630:@XP_MSG">clkdiv.vhd(27)</a><!@TM:1409667162> | Synthesizing work.clkdiv.synth 
Post processing for work.clkdiv.synth
Post processing for work.repo_test.rtl
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:10:10:10:14:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(10)</a><!@TM:1409667162> | Input CLKA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:11:10:11:18:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(11)</a><!@TM:1409667162> | Input CLKA_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:12:10:12:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(12)</a><!@TM:1409667162> | Input CLKA_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:13:10:13:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(13)</a><!@TM:1409667162> | Input CLKA_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:14:10:14:14:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(14)</a><!@TM:1409667162> | Input CLKB is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:15:10:15:18:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(15)</a><!@TM:1409667162> | Input CLKB_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:16:10:16:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(16)</a><!@TM:1409667162> | Input CLKB_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:17:10:17:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(17)</a><!@TM:1409667162> | Input CLKB_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:18:10:18:14:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(18)</a><!@TM:1409667162> | Input CLKC is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:19:10:19:18:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(19)</a><!@TM:1409667162> | Input CLKC_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:20:10:20:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(20)</a><!@TM:1409667162> | Input CLKC_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:21:10:21:19:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(21)</a><!@TM:1409667162> | Input CLKC_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:22:10:22:17:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(22)</a><!@TM:1409667162> | Input MAINXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:23:10:23:15:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(23)</a><!@TM:1409667162> | Input LPXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Actelprj\repo_test\component\work\repo_test_MSS\MSS_CCC_0\repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd:24:10:24:17:@W:CL159:@XP_MSG">repo_test_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(24)</a><!@TM:1409667162> | Input MAC_CLK is unused</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 02 15:12:42 2014

###########################################################]
Pre-mapping Report

<a name=mapperReport2>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1154R, Built Jan 20 2014 10:14:08</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Actelprj\repo_test\component\work\repo_test_MSS\mss_tshell_syn.sdc
Linked File: <a href="C:\Actelprj\repo_test\synthesis\repo_test_scck.rpt:@XP_FILE">repo_test_scck.rpt</a>
Printing clock  summary report in "C:\Actelprj\repo_test\synthesis\repo_test_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1409667166> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1409667166> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



<a name=mapperReport3>Clock Summary</a>
**************

Start       Requested     Requested     Clock        Clock      
Clock       Frequency     Period        Type         Group      
----------------------------------------------------------------
FAB_CLK     50.0 MHz      20.000        declared     clk_group_0
FCLK        50.0 MHz      20.000        declared     clk_group_0
================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\actelprj\repo_test\hdl\counter.vhd:82:3:82:5:@W:MT532:@XP_MSG">counter.vhd(82)</a><!@TM:1409667166> | Found signal identified as System clock which controls 15 sequential elements including Counter_0.UpDown_sig.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1409667166> | Writing default property annotation file C:\Actelprj\repo_test\synthesis\repo_test.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 02 15:12:46 2014

###########################################################]
Map & Optimize Report

<a name=mapperReport4>Synopsys Microsemi Technology Mapper, Version mapact, Build 1154R, Built Jan 20 2014 10:14:08</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1409667170> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1409667170> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\actelprj\repo_test\hdl\clkdiv.vhd:53:20:53:37:@N:MF238:@XP_MSG">clkdiv.vhd(53)</a><!@TM:1409667170> | Found 14-bit incrementor, 'un3_counter12k5_1[13:0]'

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                 
-------------------------------------------------------------
CLKINT_1 / Y                   30 : 30 asynchronous set/reset
=============================================================

<font color=#A52A2A>@W:<a href="@W:FP157:@XP_HELP">FP157</a> : <a href="c:\actelprj\repo_test\component\work\repo_test\repo_test.vhd:227:0:227:8:@W:FP157:@XP_MSG">repo_test.vhd(227)</a><!@TM:1409667170> | Found instantiated global clock buffer in clock path for net clkdiv_0_CLK10H. Cannot promote clock net with multiple global clock buffers in series.</font>

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 instances converted, 15 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
<a href="@|S:repo_test_MSS_0@|E:clkdiv_0.counter12k5[13]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       repo_test_MSS_0     hierarchy              15         clkdiv_0.counter12k5[13]
================================================================================================
========================================================================== Gated/Generated Clocks ==========================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance         Explanation                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:clkdiv_0.clk10h_sig@|E:Counter_0.SW2_rt[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clkdiv_0.clk10h_sig     DFN1C0                 15         Counter_0.SW2_rt[2]     No generated or derived clock directive on output of sequential instance
============================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Actelprj\repo_test\synthesis\repo_test.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)

Writing EDIF Netlist and constraint files
I-2013.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 112MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\actelprj\repo_test\component\work\repo_test_mss\repo_test_mss.vhd:1967:0:1967:12:@W:MT246:@XP_MSG">repo_test_mss.vhd(1967)</a><!@TM:1409667170> | Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
Found clock FAB_CLK with period 20.00ns 
Found clock FCLK with period 20.00ns 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1409667170> | Found inferred clock clkdiv|clk10h_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clkdiv_0.clk10h_sig"</font> 



<a name=timingReport6>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Sep 02 15:12:50 2014
#


Top view:               repo_test
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    50.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Actelprj\repo_test\component\work\repo_test_MSS\mss_tshell_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1409667170> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1409667170> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: 5.038

                                     Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              50.0 MHz      139.3 MHz     20.000        7.178         12.822     declared     clk_group_0        
FCLK                                 50.0 MHz      NA            20.000        NA            NA         declared     clk_group_0        
clkdiv|clk10h_sig_inferred_clock     100.0 MHz     305.8 MHz     10.000        3.270         6.730      inferred     Inferred_clkgroup_0
System                               100.0 MHz     201.5 MHz     10.000        4.962         5.038      system       system_clkgroup    
========================================================================================================================================





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  10.000      5.038   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  20.000      12.822  |  No paths    -      |  No paths    -      |  No paths    -    
clkdiv|clk10h_sig_inferred_clock  clkdiv|clk10h_sig_inferred_clock  |  10.000      6.730   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: FAB_CLK</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                             Starting                                             Arrival           
Instance                     Reference     Type       Pin     Net                 Time        Slack 
                             Clock                                                                  
----------------------------------------------------------------------------------------------------
clkdiv_0.counter12k5[1]      FAB_CLK       DFN1C0     Q       counter12k5[1]      0.627       12.822
clkdiv_0.counter12k5[2]      FAB_CLK       DFN1C0     Q       counter12k5[2]      0.627       12.873
clkdiv_0.counter12k5[0]      FAB_CLK       DFN1C0     Q       counter12k5[0]      0.627       12.943
clkdiv_0.counter12k5[3]      FAB_CLK       DFN1C0     Q       counter12k5[3]      0.627       12.990
clkdiv_0.counter12k5[4]      FAB_CLK       DFN1C0     Q       counter12k5[4]      0.627       12.992
clkdiv_0.counter12k5[5]      FAB_CLK       DFN1C0     Q       counter12k5[5]      0.627       13.043
clkdiv_0.counter12k5[8]      FAB_CLK       DFN1C0     Q       counter12k5[8]      0.627       13.256
clkdiv_0.counter12k5[7]      FAB_CLK       DFN1C0     Q       counter12k5[7]      0.627       13.777
clkdiv_0.counter12k5[6]      FAB_CLK       DFN1C0     Q       counter12k5[6]      0.627       13.817
clkdiv_0.counter12k5[10]     FAB_CLK       DFN1C0     Q       counter12k5[10]     0.627       14.059
====================================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                             Starting                                               Required           
Instance                     Reference     Type       Pin     Net                   Time         Slack 
                             Clock                                                                     
-------------------------------------------------------------------------------------------------------
clkdiv_0.counter12k5[12]     FAB_CLK       DFN1C0     D       counter12k5_3[12]     19.542       12.822
clkdiv_0.counter12k5[13]     FAB_CLK       DFN1C0     D       counter12k5_3[13]     19.542       12.961
clkdiv_0.clk10h_sig          FAB_CLK       DFN1C0     D       clk10h_sig_RNO        19.542       13.138
clkdiv_0.counter12k5[2]      FAB_CLK       DFN1C0     D       counter12k5_3[2]      19.512       13.392
clkdiv_0.counter12k5[4]      FAB_CLK       DFN1C0     D       counter12k5_3[4]      19.512       13.392
clkdiv_0.counter12k5[6]      FAB_CLK       DFN1C0     D       counter12k5_3[6]      19.512       13.392
clkdiv_0.counter12k5[7]      FAB_CLK       DFN1C0     D       counter12k5_3[7]      19.512       13.392
clkdiv_0.counter12k5[0]      FAB_CLK       DFN1C0     D       counter12k5_3[0]      19.512       13.418
clkdiv_0.counter12k5[11]     FAB_CLK       DFN1C0     D       I_32                  19.542       13.573
clkdiv_0.counter12k5[9]      FAB_CLK       DFN1C0     D       I_26                  19.542       13.792
=======================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="C:\Actelprj\repo_test\synthesis\repo_test.srr:srsfC:\Actelprj\repo_test\synthesis\repo_test.srs:fp:23733:25497:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.542

    - Propagation time:                      6.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 12.821

    Number of logic level(s):                5
    Starting point:                          clkdiv_0.counter12k5[1] / Q
    Ending point:                            clkdiv_0.counter12k5[12] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
clkdiv_0.counter12k5[1]             DFN1C0     Q        Out     0.627     0.627       -         
counter12k5[1]                      Net        -        -       1.089     -           5         
clkdiv_0.un3_counter12k5_1.I_10     AND3       B        In      -         1.716       -         
clkdiv_0.un3_counter12k5_1.I_10     AND3       Y        Out     0.516     2.232       -         
DWACT_FINC_E[0]                     Net        -        -       1.299     -           7         
clkdiv_0.un3_counter12k5_1.I_30     AND3       A        In      -         3.530       -         
clkdiv_0.un3_counter12k5_1.I_30     AND3       Y        Out     0.395     3.925       -         
DWACT_FINC_E[6]                     Net        -        -       0.686     -           3         
clkdiv_0.un3_counter12k5_1.I_34     NOR2B      B        In      -         4.611       -         
clkdiv_0.un3_counter12k5_1.I_34     NOR2B      Y        Out     0.534     5.145       -         
N_3                                 Net        -        -       0.274     -           1         
clkdiv_0.un3_counter12k5_1.I_35     XOR2       A        In      -         5.419       -         
clkdiv_0.un3_counter12k5_1.I_35     XOR2       Y        Out     0.415     5.834       -         
I_35                                Net        -        -       0.274     -           1         
clkdiv_0.counter12k5_RNO[12]        AOI1B      C        In      -         6.108       -         
clkdiv_0.counter12k5_RNO[12]        AOI1B      Y        Out     0.339     6.447       -         
counter12k5_3[12]                   Net        -        -       0.274     -           1         
clkdiv_0.counter12k5[12]            DFN1C0     D        In      -         6.720       -         
================================================================================================
Total path delay (propagation time + setup) of 7.179 is 3.284(45.8%) logic and 3.894(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport14>Detailed Report for Clock: clkdiv|clk10h_sig_inferred_clock</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                           Starting                                                                 Arrival          
Instance                   Reference                            Type         Pin     Net            Time        Slack
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
Counter_0.SW1_rt[2]        clkdiv|clk10h_sig_inferred_clock     DFN1P0       Q       SW1_rt[2]      0.627       6.730
Counter_0.SW2_rt[1]        clkdiv|clk10h_sig_inferred_clock     DFN1P0       Q       SW2_rt[1]      0.627       6.743
Counter_0.UpDown_sig       clkdiv|clk10h_sig_inferred_clock     DFN1E0C0     Q       UpDown_sig     0.627       6.838
Counter_0.SW2_rt[2]        clkdiv|clk10h_sig_inferred_clock     DFN1P0       Q       SW2_rt[2]      0.627       6.848
Counter_0.count_sig[1]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     Q       COUNT_c[1]     0.627       7.433
Counter_0.count_sig[7]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     Q       COUNT_c[7]     0.627       7.439
Counter_0.count_sig[0]     clkdiv|clk10h_sig_inferred_clock     DFN1E1P0     Q       COUNT_c[0]     0.627       7.492
Counter_0.count_sig[2]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     Q       COUNT_c[2]     0.627       7.492
Counter_0.count_sig[3]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     Q       COUNT_c[3]     0.627       7.492
Counter_0.count_sig[4]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     Q       COUNT_c[4]     0.627       7.492
=====================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                           Starting                                                                          Required          
Instance                   Reference                            Type         Pin     Net                     Time         Slack
                           Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------
Counter_0.count_sig[0]     clkdiv|clk10h_sig_inferred_clock     DFN1E1P0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[1]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[2]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[3]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[4]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[5]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[6]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.count_sig[7]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     E       un2_enable_sig          9.630        6.730
Counter_0.UpDown_sig       clkdiv|clk10h_sig_inferred_clock     DFN1E0C0     E       UpDown_sig_1_sqmuxa     9.630        6.743
Counter_0.count_sig[1]     clkdiv|clk10h_sig_inferred_clock     DFN1E1C0     D       count_sig_5[1]          9.542        6.838
===============================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="C:\Actelprj\repo_test\synthesis\repo_test.srr:srsfC:\Actelprj\repo_test\synthesis\repo_test.srs:fp:30990:31566:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.370
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.630

    - Propagation time:                      2.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.730

    Number of logic level(s):                1
    Starting point:                          Counter_0.SW1_rt[2] / Q
    Ending point:                            Counter_0.count_sig[0] / E
    The start point is clocked by            clkdiv|clk10h_sig_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkdiv|clk10h_sig_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Counter_0.SW1_rt[2]             DFN1P0       Q        Out     0.627     0.627       -         
SW1_rt[2]                       Net          -        -       0.328     -           2         
Counter_0.SW1_rt_RNIFIKD[2]     NOR2         B        In      -         0.955       -         
Counter_0.SW1_rt_RNIFIKD[2]     NOR2         Y        Out     0.550     1.505       -         
un2_enable_sig                  Net          -        -       1.395     -           8         
Counter_0.count_sig[0]          DFN1E1P0     E        In      -         2.900       -         
==============================================================================================
Total path delay (propagation time + setup) of 3.270 is 1.547(47.3%) logic and 1.723(52.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack19>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                  Arrival          
Instance                              Reference     Type        Pin         Net                 Time        Slack
                                      Clock                                                                      
-----------------------------------------------------------------------------------------------------------------
repo_test_MSS_0.MSS_CCC_0.I_RCOSC     System        RCOSC       CLKOUT      N_CLKA_RCOSC        0.000       5.038
repo_test_MSS_0.MSS_ADLIB_INST        System        MSS_APB     EMCCLK      MSS_EMI_0_CLK_D     0.000       9.672
repo_test_MSS_0.MSS_ADLIB_INST        System        MSS_APB     SPI0DO      MSS_SPI_0_DO_D      0.000       9.726
repo_test_MSS_0.MSS_ADLIB_INST        System        MSS_APB     SPI0DOE     MSS_SPI_0_DO_E      0.000       9.726
repo_test_MSS_0.MSS_ADLIB_INST        System        MSS_APB     SPI1DO      MSS_SPI_1_DO_D      0.000       9.726
repo_test_MSS_0.MSS_ADLIB_INST        System        MSS_APB     SPI1DOE     MSS_SPI_1_DO_E      0.000       9.726
=================================================================================================================


<a name=endingSlack20>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                                 Required          
Instance                           Reference     Type            Pin           Net                          Time         Slack
                                   Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------
repo_test_MSS_0.MSS_ADLIB_INST     System        MSS_APB         PLLLOCK       MSS_ADLIB_INST_PLLLOCK       10.000       5.038
repo_test_MSS_0.MSS_ADLIB_INST     System        MSS_APB         MACCLKCCC     MSS_ADLIB_INST_MACCLKCCC     10.000       5.312
repo_test_MSS_0.MSS_ADLIB_INST     System        MSS_APB         EMCCLKRTN     MSS_EMI_0_CLK_D              10.000       9.672
repo_test_MSS_0.MSS_SPI_0_DO       System        TRIBUFF_MSS     D             MSS_SPI_0_DO_D               10.000       9.726
repo_test_MSS_0.MSS_SPI_0_DO       System        TRIBUFF_MSS     E             MSS_SPI_0_DO_E               10.000       9.726
repo_test_MSS_0.MSS_SPI_1_DO       System        TRIBUFF_MSS     D             MSS_SPI_1_DO_D               10.000       9.726
repo_test_MSS_0.MSS_SPI_1_DO       System        TRIBUFF_MSS     E             MSS_SPI_1_DO_E               10.000       9.726
==============================================================================================================================



<a name=worstPaths21>Worst Path Information</a>
<a href="C:\Actelprj\repo_test\synthesis\repo_test.srr:srsfC:\Actelprj\repo_test\synthesis\repo_test.srs:fp:36204:36834:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      4.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     5.038

    Number of logic level(s):                1
    Starting point:                          repo_test_MSS_0.MSS_CCC_0.I_RCOSC / CLKOUT
    Ending point:                            repo_test_MSS_0.MSS_ADLIB_INST / PLLLOCK
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin         Pin               Arrival     No. of    
Name                                   Type        Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
repo_test_MSS_0.MSS_CCC_0.I_RCOSC      RCOSC       CLKOUT      Out     0.000     0.000       -         
N_CLKA_RCOSC                           Net         -           -       0.274     -           1         
repo_test_MSS_0.MSS_CCC_0.I_MSSCCC     MSS_CCC     CLKA        In      -         0.274       -         
repo_test_MSS_0.MSS_CCC_0.I_MSSCCC     MSS_CCC     LOCKMSS     Out     4.415     4.688       -         
MSS_ADLIB_INST_PLLLOCK                 Net         -           -       0.274     -           1         
repo_test_MSS_0.MSS_ADLIB_INST         MSS_APB     PLLLOCK     In      -         4.962       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.962 is 4.415(89.0%) logic and 0.547(11.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
<a name=cellReport22>Report for cell repo_test.rtl</a>
  Core Cell usage:
              cell count     area count*area
              AND2     2      1.0        2.0
              AND3    14      1.0       14.0
              AOI1     1      1.0        1.0
             AOI1B     6      1.0        6.0
              AX1C     1      1.0        1.0
            CLKINT     2      0.0        0.0
               GND     5      0.0        0.0
               INV     1      1.0        1.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2     8      1.0        8.0
              MX2C     1      1.0        1.0
              NOR2     3      1.0        3.0
             NOR2A     2      1.0        2.0
             NOR2B     5      1.0        5.0
             NOR3B     2      1.0        2.0
             NOR3C     2      1.0        2.0
             RCOSC     1      0.0        0.0
               VCC     5      0.0        0.0
              XOR2    13      1.0       13.0


            DFN1C0    15      1.0       15.0
          DFN1E0C0     1      1.0        1.0
          DFN1E1C0     7      1.0        7.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     6      1.0        6.0
                   -----          ----------
             TOTAL   106                91.0


  IO Cell usage:
              cell count
         BIBUF_MSS    21
   BIBUF_OPEND_MSS     4
             INBUF     2
         INBUF_MSS     9
            OUTBUF     8
        OUTBUF_MSS    40
       TRIBUFF_MSS     2
                   -----
             TOTAL    86


Core Cells         : 91 of 4608 (2%)
IO Cells           : 86

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 48MB peak: 112MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Sep 02 15:12:50 2014

###########################################################]

</pre></samp></body></html>
