//-----------------------------------------------------------------------------
//
// Title       : mixer_to_iq_zero
// Design      : list1
// Author      : imk
// Company     : nasa
//
//-----------------------------------------------------------------------------
//
// File        : c:\My_Designs\Z1\list1\src\mixer_to_iq_zero.v
// Generated   : Mon Dec  3 17:00:07 2018
// From        : interface description file
// By          : Itf2Vhdl ver. 1.22
//
//-----------------------------------------------------------------------------
//
// Description : 
//
//-----------------------------------------------------------------------------
`timescale 1 ns / 1 ps

//{{ Section below this comment is automatically maintained
//   and may be overwritten
//{module {mixer_to_iq_zero}}
module mixer_to_iq (
	output wire  [19:0] o_i,
	output wire  [19:0] o_q,
	input wire clk,
	input wire rst,
	input wire signed [15:0] in,
	input wire signed [17:0] nco_i,
	input wire signed [17:0] nco_q
);


reg signed [33:0] data_i=0;
reg signed [33:0] data_q=0;

always @(posedge clk)
	if (rst) 
		begin
			data_i<=0;
			data_q<=0;
		end
	else
		begin
		    data_i<=in*nco_i;
			data_q<=in*nco_q;			
		end
		
 		assign  o_i=data_i[33:14];
		assign  o_q=data_q[33:14];
		
endmodule
