<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>About Lattice Synthesis Engine</title><link rel="Prev" href="setting_options_for_synthesis_and_simulation.htm" title="Previous" /><link rel="Next" href="Switching_to_LSE.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/manage_project.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pX08W8C6_002fNHTM_002bqVkDTjLQQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Managing%20Projects/about_LSE.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="managing_projects.htm#1203240">Managing Projects</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="setting_options_for_synthesis_and_simulation.htm#1203240">Setting Options for Synthesis and Simulation</a> &gt; About Lattice Synthesis Engine</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1203240" class="Heading2"><span></span>About Lattice Synthesis Engine</h3><p id="ww1203241" class="BodyAfterHead"><span></span>For most devices, you have the option of using Lattice Synthesis Engine (LSE) as your synthesis tool instead of Synplify Pro for Lattice or another third-party synthesis tool.</p><p id="ww1196142" class="Body"><span></span>LSE is a synthesis tool custom-built for Lattice products and fully integrated with Diamond. Depending on the design, LSE may lead to a more compact or faster placement of the design than another synthesis tool would do. LSE can be run from the Diamond main window or through the command line, similar to the other integrated synthesis tools.</p><p id="ww1196144" class="Body"><span></span>Also, LSE offers the following advantages:</p><div id="ww1196146" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Enhanced RAM and ROM inference and mapping, including:</div><div id="ww1196147" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>multiple reads</div><div id="ww1196148" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>dual-port RAM in write-through, normal, and read-before-write modes mapped to EBR</div><div id="ww1196149" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>clock enable and read enable packing</div><div id="ww1196150" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>mapping for the minimal number of EBR blocks</div><div id="ww1196151" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>EBR mapping for minimal power</div><div id="ww1196152" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>better support for wide-mode mapping</div><div id="ww1196153" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Comprehensive GSR inference for area and timing</div><div id="ww1196154" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Simpler flow to get an .ngd file: no ngdbuild command or Translate Design process required</div><div id="ww1196155" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Post-synthesis Verilog netlist suitable for simulation</div><p id="ww1203224" class="BodyAfterHead"><span></span>When considering LSE, note the following limitations:</p><div id="ww1203225" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Not available with LatticeEC, LatticeECP, LatticeSC/M, or LatticeXP.</div><div id="ww1203227" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>IP must be generated with a synthesis tool other than LSE. So the synthesis of IP won't be affected by a change to LSE.</div><div id="ww1196161" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Design code may need to be modified. Modifications may involve some VHDL requirements and inferring RAM, ROM, and I/O.</div><div id="ww1251858" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>SystemVerilog features are not supported.</div><div id="ww1298566" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Does not include interclock domain paths in timing analysis.</div><h5 id="ww1300000" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1300005" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/selecting_a_synthesis_tool.htm#ww1299558" title="Selecting a Synthesis Tool">Selecting a Synthesis Tool</a></span></div><div id="ww1336868" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../../../manuals/lse_ug.pdf" target="_blank">Lattice Synthesis Engine for Diamond User Guide</a></div><div id="ww1336870" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../../../tutorial/LSE_tutor.pdf" target="_blank">Lattice Synthesis Engine Tutorial </a></div><div id="ww1300009" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>&nbsp;</div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>