initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fbeccfdca00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfdcc00,80
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1200,124
launching memcpy command : MemcpyHtoD,0x00007fbeccfe1400,124
launching memcpy command : MemcpyHtoD,0x00007fbed9600210,520
launching memcpy command : MemcpyHtoD,0x00007fbed9600418,8160
launching memcpy command : MemcpyHtoD,0x00007fbecce00000,1952256
launching memcpy command : MemcpyHtoD,0x00007fbed9600200,16
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fbeed000000
-local mem base_addr = 0x00007fbeeb000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1-ctx_0x55f2a06e8540.traceg.xz
launching kernel name: _Z6kernelv uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6kernelv'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6kernelv'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6kernelv'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6kernelv'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6kernelv'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6kernelv'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6kernelv'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6kernelv'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10433
gpu_sim_insn = 5712510
gpu_ipc =     547.5424
gpu_tot_sim_cycle = 10433
gpu_tot_sim_insn = 5712510
gpu_tot_ipc =     547.5424
gpu_tot_issued_cta = 51
gpu_occupancy = 33.0859% 
gpu_tot_occupancy = 33.0859% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7664
partiton_level_parallism_total  =       3.7664
partiton_level_parallism_util =       9.9330
partiton_level_parallism_util_total  =       9.9330
L2_BW  =     136.4346 GB/Sec
L2_BW_total  =     136.4346 GB/Sec
gpu_total_sim_rate=1904170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1987, Miss = 1425, Miss_rate = 0.717, Pending_hits = 129, Reservation_fails = 2
	L1D_cache_core[1]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 136, Reservation_fails = 7
	L1D_cache_core[2]: Access = 2068, Miss = 1425, Miss_rate = 0.689, Pending_hits = 133, Reservation_fails = 6
	L1D_cache_core[3]: Access = 2020, Miss = 1374, Miss_rate = 0.680, Pending_hits = 127, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2070, Miss = 1425, Miss_rate = 0.688, Pending_hits = 125, Reservation_fails = 34
	L1D_cache_core[5]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 88, Reservation_fails = 63
	L1D_cache_core[6]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 84, Reservation_fails = 75
	L1D_cache_core[7]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 84, Reservation_fails = 84
	L1D_cache_core[8]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 86, Reservation_fails = 90
	L1D_cache_core[9]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 90, Reservation_fails = 68
	L1D_cache_core[10]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 94, Reservation_fails = 61
	L1D_cache_core[11]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 90, Reservation_fails = 63
	L1D_cache_core[12]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 92, Reservation_fails = 78
	L1D_cache_core[13]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 92, Reservation_fails = 59
	L1D_cache_core[14]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 81, Reservation_fails = 64
	L1D_cache_core[15]: Access = 1005, Miss = 687, Miss_rate = 0.684, Pending_hits = 84, Reservation_fails = 68
	L1D_cache_core[16]: Access = 928, Miss = 687, Miss_rate = 0.740, Pending_hits = 88, Reservation_fails = 65
	L1D_cache_core[17]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 83, Reservation_fails = 63
	L1D_cache_core[18]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 126
	L1D_cache_core[19]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 90, Reservation_fails = 70
	L1D_cache_core[20]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 99, Reservation_fails = 62
	L1D_cache_core[21]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 93, Reservation_fails = 65
	L1D_cache_core[22]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 89, Reservation_fails = 133
	L1D_cache_core[23]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 64
	L1D_cache_core[24]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 92, Reservation_fails = 62
	L1D_cache_core[25]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 91, Reservation_fails = 64
	L1D_cache_core[26]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 92, Reservation_fails = 70
	L1D_cache_core[27]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 88, Reservation_fails = 64
	L1D_cache_core[28]: Access = 929, Miss = 687, Miss_rate = 0.740, Pending_hits = 85, Reservation_fails = 64
	L1D_cache_core[29]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 89, Reservation_fails = 64
	L1D_cache_core[30]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 87, Reservation_fails = 77
	L1D_cache_core[31]: Access = 1010, Miss = 687, Miss_rate = 0.680, Pending_hits = 88, Reservation_fails = 62
	L1D_cache_core[32]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 91, Reservation_fails = 73
	L1D_cache_core[33]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 87, Reservation_fails = 64
	L1D_cache_core[34]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 90, Reservation_fails = 63
	L1D_cache_core[35]: Access = 1008, Miss = 687, Miss_rate = 0.682, Pending_hits = 97, Reservation_fails = 99
	L1D_cache_core[36]: Access = 978, Miss = 738, Miss_rate = 0.755, Pending_hits = 86, Reservation_fails = 80
	L1D_cache_core[37]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 88, Reservation_fails = 62
	L1D_cache_core[38]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 90, Reservation_fails = 63
	L1D_cache_core[39]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 62
	L1D_cache_core[40]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 86, Reservation_fails = 60
	L1D_cache_core[41]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 89, Reservation_fails = 76
	L1D_cache_core[42]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 82, Reservation_fails = 85
	L1D_cache_core[43]: Access = 1007, Miss = 687, Miss_rate = 0.682, Pending_hits = 90, Reservation_fails = 70
	L1D_cache_core[44]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 86, Reservation_fails = 60
	L1D_cache_core[45]: Access = 1059, Miss = 738, Miss_rate = 0.697, Pending_hits = 83, Reservation_fails = 98
	L1D_total_cache_accesses = 51416
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6914
	L1D_total_cache_pending_hits = 4278
	L1D_total_cache_reservation_fails = 3012
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.088
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7843
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4278
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20476

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2757
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 255
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 293, 294, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 
gpgpu_n_tot_thrd_icount = 6807072
gpgpu_n_tot_w_icount = 212721
gpgpu_n_stall_shd_mem = 7728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20476
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2078
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2078
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5650
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89231	W0_Idle:85912	W0_Scoreboard:490214	W1:5712	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:1734	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:51	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:175338
single_issue_nums: WS0:54111	WS1:54162	WS2:52224	WS3:52224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 819040 {40:20476,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163808 {8:20476,}
maxmflatency = 610 
max_icnt2mem_latency = 133 
maxmrqlatency = 54 
max_icnt2sh_latency = 33 
averagemflatency = 307 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:9460 	205 	438 	96 	18 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26363 	11434 	1498 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35927 	3346 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32666 	5100 	1105 	422 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         3         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         0 
dram[16]:         0         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         4         0         0         0         0         0         0         0         3         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         4         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6300      6531      6296      6354      6377      7138      6293      6335      8329      6347      6304      6291      6352      7173      6287      6295 
dram[1]:      6600      6328      6360      6603      7016      7189      6295      6336      9020      6288      6283      7086      5597      6287      6314      6329 
dram[2]:      6296      6318      6281      6313      7687      8277      6351      6304      6297      6305      6322      6285      6298      6342      6333      6380 
dram[3]:      6282      6288      6278      6503      6365      7756      6337      6292      6293      6345      6300      6304      6353      6287      6303      6326 
dram[4]:      6287      6294      6326      6643      7081      7737      6300      6294      6334      6312      6343      6308      6303      6324      6310      6315 
dram[5]:      6648      6313      6302      6511      7107      8394      6314      6316      6303      6288      6307      6334      6289      6283      7070      6320 
dram[6]:      6528      6330      6286      6367      7607      6959      6360      6287      6315      6323      6311      6287      6289      6301      6356      7141 
dram[7]:      6322      6336      6632      6295      7747      6352      6301      6305      6327      6337      6281      6314      6288      6296      6292      6297 
dram[8]:      6349      6337      6281      6308         0      8324      6322      6306      6366      6289      6540      6302      6280      6297      6345      6306 
dram[9]:      6291      6299      6604      6602      7655      6351      6308      6349      6316      6339      6283      6288      6560      6281      6300      7108 
dram[10]:      6319      6297      6296      7110      7736      6315      6295      6343      6323      6303      6296      6281      6291      6303      7178      6328 
dram[11]:      6285      6288      6374      6328      8617      7785      6320      6313      6292      7234      6331      6277      6299      6343      6326      6304 
dram[12]:      6285      6308      6280      6329      7721      7145      6344      6551      6323      6322      6305      6296      6279      7170      7170      6283 
dram[13]:      6303      6399      6327      6283      8068      6299      7177      6305      6284      6293      6295      6321      6291      6312      6298      6329 
dram[14]:      6305      6289      6335      6359      7700      7835      6288      6290      6296      6303      6291      6320      6319      6307      6298      6537 
dram[15]:      6342      6297      6361      6310      7087      7017      6346      7105      6364      6340      6292      6289      6322      6304      5597      6344 
dram[16]:      6285      6305      6247      6221      6236      8858      6254      6229      6241      6266      6232      6251      6249      6272      6248      6255 
dram[17]:      6272      6412      7695      6260      6983      7523      6247      6283      6282      6284      6246      6480      6273      6239      7022      6254 
dram[18]:      6565      6242      6258      6212      7440      6998      7653      6228      6294      6244      6220      6227      7029      6219      6262      6280 
dram[19]:      6261      6268      6236      6227      6235      8278      6280      6228      6217      6246      6223      6274      5742      6266      6267      6225 
dram[20]:      6289      6265      6299      6216      7107      7027      7020      6491      6235      6229      6252      6215      6264      6230      6227      6288 
dram[21]:      6238      6227      6256      6288      6286      7029      6253      6231      6237      6242      6235      6222      6221      7103      6270      7025 
dram[22]:      6216      6241      6369      6254      7660      7365      6241      6266      6233      6252      6301      6219      7108      6249      6236      6221 
dram[23]:      6249      6282      6243      6246      6483         0      6229      6241      6236      6215      6259      6231      6230      7550      6243      6237 
dram[24]:      6231      6227      6224      6213      7754      7005      6255      6239      7634      6238      6274      6240      6236      7116      6263      6316 
dram[25]:      6238      6216      6239      6249      6945      8337      6233      6270      6242      6228      6220      6268      6283      6229      5742      6229 
dram[26]:      6238      6236      6609      6230      8344      8256      6269      6263      7006      6248      6241      6288      6222      6212      6252      6999 
dram[27]:      6230      6465      6211      6247      7098      6295      6255      6286      6221      6300      6269      6250      6218      6228      6268      6235 
dram[28]:      6601      6261      6247      6214      8299      6245      6224      6284      6227      7749      6234      6235      6278      6226      6240      6243 
dram[29]:      6252      6287      7018      6215      8643      8038      6232      6277      6219      6261      6298      6255      6240      6258      6217      6475 
dram[30]:      6271      6237      6245      6245      7080      6801      6269         0      6263      7102      6254      6259      6269      6220      6253      6299 
dram[31]:      6291      6215      6385      6230      8277      7124      6273      6273      6287      7156      6232      6231      6242      7152      6296      6245 
average row accesses per activate:
dram[0]: 49.000000 20.000000 20.000000 11.000000  7.500000 17.000000 18.000000  8.000000  5.000000 19.000000 35.000000 34.000000 12.000000  9.000000 22.000000 16.000000 
dram[1]:  8.000000 28.000000 16.000000 21.000000 29.000000 11.000000  7.000000  8.000000  2.000000 14.000000 16.000000 10.000000 12.000000 21.000000  6.000000 26.000000 
dram[2]: 20.000000 20.000000 28.000000 12.000000  7.000000 18.000000  9.000000 21.000000 36.000000 28.000000 38.000000 39.000000 20.000000 16.000000 20.000000 19.000000 
dram[3]: 11.000000 18.000000 12.000000 16.000000 28.000000  4.000000  4.000000 38.000000 37.000000 18.000000 14.000000 24.000000 17.000000 18.000000 25.000000 34.000000 
dram[4]: 25.000000 36.000000 21.000000 39.000000 19.000000 20.000000 15.000000 20.000000 20.000000 18.000000 19.000000 40.000000 29.000000 18.000000 32.000000 23.000000 
dram[5]:  8.000000 23.000000 20.000000 18.000000 16.000000  5.000000 16.000000 31.000000 12.000000 21.000000 16.000000 30.000000 20.000000 12.000000 18.000000 34.000000 
dram[6]: 12.000000 23.000000 20.000000 12.000000 16.000000 18.000000  8.000000 25.000000  7.000000 12.000000 26.000000 15.000000 17.000000 24.000000 13.000000  4.000000 
dram[7]: 22.000000 12.000000 27.000000 18.000000 11.000000  5.000000 31.000000 13.000000 11.000000 12.000000 34.000000 26.000000 22.000000 32.000000 18.000000 12.000000 
dram[8]: 15.000000 19.000000 17.000000 21.000000      -nan 16.000000 21.000000 16.000000 15.000000 28.000000 20.000000 22.000000 37.000000 21.000000 14.000000  9.000000 
dram[9]: 28.000000 22.000000 25.000000 27.000000 14.000000 10.000000 18.000000 14.000000 12.000000 16.000000 19.000000 26.000000 11.000000 32.000000 16.000000 16.000000 
dram[10]: 26.000000 31.000000 23.000000  8.000000  6.000000  6.000000 24.000000 15.000000 21.000000 12.000000 20.000000 26.000000 12.000000 12.000000  8.000000 25.000000 
dram[11]: 23.000000 25.000000 17.000000 28.000000 10.000000 11.000000 14.000000  6.000000 15.000000 13.000000 23.000000 21.000000 27.000000 27.000000 21.000000 15.000000 
dram[12]: 29.000000 20.000000 18.000000 20.000000  9.000000 20.000000 28.000000 16.000000 25.000000 22.000000 44.000000 31.000000 34.000000 11.000000  1.000000 24.000000 
dram[13]: 31.000000 12.000000 43.000000 38.000000  9.000000  6.500000 12.000000  9.000000 30.000000 39.000000 26.000000 34.000000 15.000000 19.000000 21.000000 20.000000 
dram[14]: 17.000000 48.000000 19.000000 21.000000 16.000000 14.000000 20.000000 35.000000 26.000000 15.000000 28.000000 28.000000 25.000000 22.000000 16.000000 22.000000 
dram[15]: 22.000000 28.000000 26.000000 37.000000  8.000000 16.000000  8.000000  9.000000 14.000000 37.000000 19.000000 18.000000 13.000000 13.000000  5.500000 10.000000 
dram[16]: 13.000000 11.000000 45.000000 24.000000 14.000000  7.000000 16.000000  7.000000 23.000000 21.000000 55.000000 38.000000 20.000000 15.000000 28.000000 26.000000 
dram[17]: 36.000000 12.000000  8.000000 22.000000 22.000000 25.000000 17.000000 15.000000 16.000000 13.000000 24.000000 12.000000 16.000000 37.000000  6.000000  8.000000 
dram[18]:  7.000000 15.000000 23.000000 25.000000 21.000000 11.000000  8.000000  4.000000 15.000000 10.000000 48.000000 23.000000 12.000000 18.000000  4.000000 30.000000 
dram[19]: 19.000000 10.000000 28.000000 24.000000 12.000000  7.000000 12.000000 27.000000 15.000000 16.000000 51.000000 22.000000  9.000000 39.000000 20.000000 15.000000 
dram[20]: 20.000000 17.000000 25.000000 16.000000 11.000000 30.000000 10.000000 17.000000 14.000000 18.000000 17.000000 35.000000 17.000000 21.000000 22.000000  9.000000 
dram[21]: 16.000000 37.000000 25.000000 28.000000 20.000000 16.000000 23.000000 20.000000 16.000000 11.000000 23.000000 43.000000 29.000000 12.000000 20.000000  8.000000 
dram[22]: 33.000000 14.000000 22.000000 35.000000 20.000000 23.000000 14.000000 14.000000  9.000000 15.000000 20.000000 29.000000 18.000000 21.000000 24.000000 14.000000 
dram[23]: 38.000000 12.000000 34.000000 30.000000  8.000000      -nan 12.000000  8.000000 25.000000 33.000000 17.000000 24.000000  9.000000  5.000000 19.000000 12.000000 
dram[24]: 19.000000 19.000000 53.000000 36.000000  8.000000 37.000000 13.000000  7.000000  7.000000  3.000000 19.000000 33.000000 25.000000  5.000000 22.000000  4.000000 
dram[25]: 24.000000 28.000000 18.000000 21.000000 20.000000  8.000000 16.000000 16.000000 24.000000 39.000000 32.000000 20.000000 18.000000 28.000000 10.500000 31.000000 
dram[26]: 30.000000 38.000000 20.000000 28.000000 12.000000 14.000000 13.000000  9.000000  8.000000 10.000000 21.000000 35.000000 18.000000 23.000000 18.000000 11.000000 
dram[27]: 26.000000 18.000000 29.000000 21.000000 18.000000 28.000000 13.000000 17.000000 16.000000 16.000000 27.000000 23.000000 24.000000 38.000000 21.000000 24.000000 
dram[28]: 11.000000 33.000000 25.000000 28.000000  1.000000  6.000000 16.000000  4.000000 21.000000 12.000000 21.000000 48.000000 20.000000 24.000000 13.000000 24.000000 
dram[29]: 31.000000 17.000000 19.000000 33.000000  7.000000  6.000000 18.000000 18.000000 21.000000 16.000000 20.000000 10.000000 25.000000 22.000000 16.000000  7.000000 
dram[30]: 14.000000 24.000000 28.000000 25.000000 33.000000 20.000000 20.000000      -nan 30.000000 14.000000 31.000000 21.000000 21.000000 19.000000 20.000000  8.000000 
dram[31]: 36.000000 21.000000 24.000000 37.000000 15.000000 20.000000 11.000000 16.000000 36.000000  9.000000 43.000000 23.000000 27.000000 15.000000 14.000000  8.000000 
average row locality = 10226/522 = 19.590038
number of bytes read:
dram[0]:      1568       640       640       352       480       544       576       256       160       608      1120      1088       384       288       704       512 
dram[1]:       256       896       512       672       928       352       224       256        64       448       512       320       768       672       192       832 
dram[2]:       640       640       896       384       224       576       288       672      1152       896      1216      1248       640       512       640       608 
dram[3]:       352       576       384       512       896       128       128      1216      1184       576       448       768       544       576       800      1088 
dram[4]:       800      1152       672      1248       608       640       480       640       640       576       608      1280       928       576      1024       736 
dram[5]:       256       736       640       576       512       160       512       992       384       672       512       960       640       384       576      1088 
dram[6]:       384       736       640       384       512       576       256       800       224       384       832       480       544       768       416       128 
dram[7]:       704       384       864       576       352       320       992       416       352       384      1088       832       704      1024       576       384 
dram[8]:       480       608       544       672         0       512       672       512       480       896       640       704      1184       672       448       288 
dram[9]:       896       704       800       864       448       640       576       448       384       512       608       832       352      1024       512       512 
dram[10]:       832       992       736       256       192       384       768       480       672       384       640       832       384       384       256       800 
dram[11]:       736       800       544       896       320       352       448       192       480       416       736       672       864       864       672       480 
dram[12]:       928       640       576       640       288       640       896       512       800       704      1408       992      1088       352        32       768 
dram[13]:       992       384      1376      1216       288       416       384       288       960      1248       832      1088       480       608       672       640 
dram[14]:       544      1536       608       672       512       448       640      1120       832       480       896       896       800       704       512       704 
dram[15]:       704       896       832      1184       256       512       256       288       448      1184       608       576       416       416       352       320 
dram[16]:       416       352      1440       768       896       224       512       224       736       672      1760      1216       640       480       896       832 
dram[17]:      1152       384       256       704       704       800       544       480       512       416       768       384       512      1184       192       256 
dram[18]:       224       480       736       800       672       352       256       128       480       320      1536       736       384       576       128       960 
dram[19]:       608       320       896       768       768       224       384       864       480       512      1632       704       576      1248       640       480 
dram[20]:       640       544       800       512       352       960       320       544       448       576       544      1120       544       672       704       288 
dram[21]:       512      1184       800       896       640       512       736       640       512       352       736      1376       928       384       640       256 
dram[22]:      1056       448       704      1120       640       736       448       448       288       480       640       928       576       672       768       448 
dram[23]:      1216       384      1088       960       512         0       384       256       800      1056       544       768       288       160       608       384 
dram[24]:       608       608      1696      1152       256      1184       416       224       224        96       608      1056       800       160       704       128 
dram[25]:       768       896       576       672       640       256       512       512       768      1248      1024       640       576       896       672       992 
dram[26]:       960      1216       640       896       384       448       416       288       256       320       672      1120       576       736       576       352 
dram[27]:       832       576       928       672       576       896       416       544       512       512       864       736       768      1216       672       768 
dram[28]:       352      1056       800       896        32       384       512       128       672       384       672      1536       640       768       416       768 
dram[29]:       992       544       608      1056       224       192       576       576       672       512       640       320       800       704       512       224 
dram[30]:       448       768       896       800      1056       640       640         0       960       448       992       672       672       608       640       256 
dram[31]:      1152       672       768      1184       480       640       352       512      1152       288      1376       736       864       480       448       256 
total bytes read: 327232
Bmin_bank_accesses = 0!
chip skew: 12608/7904 = 1.60
number of bytes accessed:
dram[0]:      1568       640       640       352       480       544       576       256       160       608      1120      1088       384       288       704       512 
dram[1]:       256       896       512       672       928       352       224       256        64       448       512       320       768       672       192       832 
dram[2]:       640       640       896       384       224       576       288       672      1152       896      1216      1248       640       512       640       608 
dram[3]:       352       576       384       512       896       128       128      1216      1184       576       448       768       544       576       800      1088 
dram[4]:       800      1152       672      1248       608       640       480       640       640       576       608      1280       928       576      1024       736 
dram[5]:       256       736       640       576       512       160       512       992       384       672       512       960       640       384       576      1088 
dram[6]:       384       736       640       384       512       576       256       800       224       384       832       480       544       768       416       128 
dram[7]:       704       384       864       576       352       320       992       416       352       384      1088       832       704      1024       576       384 
dram[8]:       480       608       544       672         0       512       672       512       480       896       640       704      1184       672       448       288 
dram[9]:       896       704       800       864       448       640       576       448       384       512       608       832       352      1024       512       512 
dram[10]:       832       992       736       256       192       384       768       480       672       384       640       832       384       384       256       800 
dram[11]:       736       800       544       896       320       352       448       192       480       416       736       672       864       864       672       480 
dram[12]:       928       640       576       640       288       640       896       512       800       704      1408       992      1088       352        32       768 
dram[13]:       992       384      1376      1216       288       416       384       288       960      1248       832      1088       480       608       672       640 
dram[14]:       544      1536       608       672       512       448       640      1120       832       480       896       896       800       704       512       704 
dram[15]:       704       896       832      1184       256       512       256       288       448      1184       608       576       416       416       352       320 
dram[16]:       416       352      1440       768       896       224       512       224       736       672      1760      1216       640       480       896       832 
dram[17]:      1152       384       256       704       704       800       544       480       512       416       768       384       512      1184       192       256 
dram[18]:       224       480       736       800       672       352       256       128       480       320      1536       736       384       576       128       960 
dram[19]:       608       320       896       768       768       224       384       864       480       512      1632       704       576      1248       640       480 
dram[20]:       640       544       800       512       352       960       320       544       448       576       544      1120       544       672       704       288 
dram[21]:       512      1184       800       896       640       512       736       640       512       352       736      1376       928       384       640       256 
dram[22]:      1056       448       704      1120       640       736       448       448       288       480       640       928       576       672       768       448 
dram[23]:      1216       384      1088       960       512         0       384       256       800      1056       544       768       288       160       608       384 
dram[24]:       608       608      1696      1152       256      1184       416       224       224        96       608      1056       800       160       704       128 
dram[25]:       768       896       576       672       640       256       512       512       768      1248      1024       640       576       896       672       992 
dram[26]:       960      1216       640       896       384       448       416       288       256       320       672      1120       576       736       576       352 
dram[27]:       832       576       928       672       576       896       416       544       512       512       864       736       768      1216       672       768 
dram[28]:       352      1056       800       896        32       384       512       128       672       384       672      1536       640       768       416       768 
dram[29]:       992       544       608      1056       224       192       576       576       672       512       640       320       800       704       512       224 
dram[30]:       448       768       896       800      1056       640       640         0       960       448       992       672       672       608       640       256 
dram[31]:      1152       672       768      1184       480       640       352       512      1152       288      1376       736       864       480       448       256 
total dram bytes accesed = 327232
min_bank_accesses = 0!
chip skew: 12608/7904 = 1.60
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         35        46        47        88        51        63        63        85        25        20        23        23        27        16        23        23
dram[1]:         91        40        73        65        44        60       100       103        16        23        20        22        30        18        38        26
dram[2]:         70        51        53        73       127        54        95        56        23        23        22        23        25        24        25        26
dram[3]:         63        51        56        66        52       214       205        32        19        23        20        20        24        22        23        21
dram[4]:         45        50        53        43        53        40        51        56        27        23        20        21        24        20        26        29
dram[5]:         96        50        43        66        59       102        46        30        25        20        23        22        30        29        25        21
dram[6]:         88        47        52        83        58        46        82        46        27        23        22        24        20        22        22        37
dram[7]:         48        91        46        66        52        81        42        59        23        23        22        21        26        26        22        25
dram[8]:         69        66        56        53    none          59        50        76        25        24        24        21        23        25        25        29
dram[9]:         45        54        58        44        66        51        45        61        18        30        18        23        19        22        22        19
dram[10]:         46        41        50        87        93        84        49        61        19        18        20        23        21        26        17        21
dram[11]:         38        49        64        48        62        58        56       123        26        22        20        22        24        21        28        26
dram[12]:         47        43        64        55        80        50        44        48        19        19        22        20        19        26        23        25
dram[13]:         49        73        36        33        77        69        99       111        21        21        23        23        22        21        26        27
dram[14]:         63        37        58        44        62        63        37        39        25        20        20        23        21        22        22        21
dram[15]:         41        48        40        38       117        62        88        80        23        21        17        20        24        21        55        23
dram[16]:         90        89        40        42        39        83        58       149        21        18        21        20        21        24        23        20
dram[17]:         36        57        99        36        59        49        58        53        24        23        21        17        29        20        21        20
dram[18]:         95        62        37        36        63        43        97       232        18        18        19        18        19        21        38        22
dram[19]:         46       102        40        48        41       128        83        39        20        22        18        18        31        23        19        22
dram[20]:         41        41        47        51        77        44        80        61        17        23        18        18        19        20        28        20
dram[21]:         50        32        44        38        48        69        43        47        24        16        21        20        18        29        19        25
dram[22]:         40        64        48        34        53        38        65        73        16        18        20        20        22        19        24        28
dram[23]:         39        67        36        43        38    none          84        99        22        20        21        17        20        15        24        22
dram[24]:         54        47        35        38        99        33        67        73        14        26        21        21        19        21        29        19
dram[25]:         28        44        50        49        43       108        61        61        21        20        19        23        17        21        37        26
dram[26]:         38        36        60        38        90        67        84       101        21        18        20        19        22        19        19        26
dram[27]:         47        44        41        60        38        30        62        41        15        24        17        21        20        20        19        25
dram[28]:         67        36        41        43       625        55        41       223        18        20        18        19        23        16        28        30
dram[29]:         40        40        61        50       109       178        59        52        20        23        20        16        18        19        21        19
dram[30]:         61        38        39        53        26        49        56    none          18        18        19        18        21        18        21        18
dram[31]:         35        52        49        39        58        53        49        37        20        17        21        19        19        19        20        25
maximum mf latency per bank:
dram[0]:        537       506       585       563       580       509       570       585       501       578       545       569       559       506       566       571
dram[1]:        525       562       571       530       507       511       554       528       513       522       551       505       582       545       547       533
dram[2]:        591       587       510       578       516       512       586       544       584       590       583       582       536       589       584       570
dram[3]:        508       526       562       511       576       512       568       578       583       544       567       585       560       570       554       564
dram[4]:        575       591       542       511       511       505       583       585       573       579       576       577       590       584       604       594
dram[5]:        505       561       564       518       511       534       516       573       564       514       535       577       569       573       508       572
dram[6]:        513       558       520       581       509       508       547       575       544       566       572       557       514       517       568       512
dram[7]:        557       555       525       544       503       540       582       569       533       533       587       570       515       566       524       526
dram[8]:        557       536       514       579       256       522       581       534       550       532       511       572       572       552       538       571
dram[9]:        557       515       521       522       510       582       574       538       535       563       530       539       513       579       570       505
dram[10]:        569       565       551       513       508       530       560       569       539       523       585       567       510       531       517       561
dram[11]:        528       561       585       532       509       506       560       530       573       510       564       574       574       575       555       565
dram[12]:        560       554       513       546       520       507       575       526       568       563       574       580       567       533       505       539
dram[13]:        545       510       525       563       512       513       517       527       524       565       572       564       565       546       571       564
dram[14]:        575       582       589       562       518       509       580       599       590       569       578       610       573       599       533       522
dram[15]:        561       561       558       556       507       509       541       507       558       555       539       511       556       559       525       571
dram[16]:        504       512       496       454       498       453       490       498       460       507       519       515       513       507       507       497
dram[17]:        512       450       446       458       451       448       520       520       502       509       511       443       513       512       443       503
dram[18]:        445       500       498       491       444       449       447       495       518       518       506       487       448       491       461       495
dram[19]:        509       469       462       495       452       437       475       507       451       499       507       522       504       500       501       495
dram[20]:        499       504       519       486       467       456       466       443       517       512       500       473       507       477       492       505
dram[21]:        500       472       499       500       518       441       511       501       493       456       513       511       476       450       503       457
dram[22]:        492       460       452       488       440       445       450       506       441       463       509       505       446       507       500       494
dram[23]:        511       506       489       505       443       263       521       500       506       508       513       512       452       438       473       464
dram[24]:        449       455       488       501       452       455       518       510       449       450       513       513       493       443       494       507
dram[25]:        496       504       458       476       450       442       486       507       505       518       491       501       489       509       510       507
dram[26]:        503       465       448       482       446       451       510       499       444       464       522       509       510       508       508       445
dram[27]:        492       438       492       490       457       513       506       500       511       511       505       510       476       486       498       505
dram[28]:        457       507       494       500       457       456       448       497       515       449       519       512       506       461       491       496
dram[29]:        508       472       451       503       440       457       509       513       444       466       494       506       501       506       502       443
dram[30]:        474       490       500       480       446       446       510       263       512       442       510       511       494       486       494       449
dram[31]:        497       495       448       462       448       457       503       516       519       451       508       522       476       454       503       483
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45866 n_act=17 n_pre=1 n_ref_event=0 n_req=310 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02684
n_activity=3304 dram_eff=0.3753
bk0: 49a 46061i bk1: 20a 46126i bk2: 20a 46091i bk3: 11a 46132i bk4: 15a 46095i bk5: 17a 46147i bk6: 18a 46132i bk7: 8a 46162i bk8: 5a 46169i bk9: 19a 46145i bk10: 35a 46044i bk11: 34a 46081i bk12: 12a 46158i bk13: 9a 46159i bk14: 22a 46090i bk15: 16a 46095i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945161
Row_Buffer_Locality_read = 0.945161
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482387
Bank_Level_Parallism_Col = 1.446014
Bank_Level_Parallism_Ready = 1.093548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.265388 

BW Util details:
bwutil = 0.026843 
total_CMD = 46194 
util_bw = 1240 
Wasted_Col = 293 
Wasted_Row = 20 
Idle = 44641 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45866 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 310 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 310 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006711 
Either_Row_CoL_Bus_Util = 0.007100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0213231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45930 n_act=17 n_pre=1 n_ref_event=0 n_req=247 n_rd=247 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02139
n_activity=3156 dram_eff=0.3131
bk0: 8a 46138i bk1: 28a 46145i bk2: 16a 46127i bk3: 21a 46132i bk4: 29a 46128i bk5: 11a 46147i bk6: 7a 46156i bk7: 8a 46150i bk8: 2a 46166i bk9: 14a 46134i bk10: 16a 46074i bk11: 10a 46127i bk12: 24a 46082i bk13: 21a 46148i bk14: 6a 46157i bk15: 26a 46080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931174
Row_Buffer_Locality_read = 0.931174
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.310598
Bank_Level_Parallism_Col = 1.298150
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192601 

BW Util details:
bwutil = 0.021388 
total_CMD = 46194 
util_bw = 988 
Wasted_Col = 418 
Wasted_Row = 24 
Idle = 44764 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45930 
Read = 247 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 247 
total_req = 247 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 247 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.005347 
Either_Row_CoL_Bus_Util = 0.005715 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003788 
queue_avg = 0.012361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0123609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45828 n_act=16 n_pre=0 n_ref_event=0 n_req=351 n_rd=351 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03039
n_activity=3503 dram_eff=0.4008
bk0: 20a 46133i bk1: 20a 46072i bk2: 28a 46125i bk3: 12a 46159i bk4: 7a 46159i bk5: 18a 46143i bk6: 9a 46158i bk7: 21a 46115i bk8: 36a 46072i bk9: 28a 45986i bk10: 38a 46093i bk11: 39a 45999i bk12: 20a 46100i bk13: 16a 46134i bk14: 20a 46073i bk15: 19a 46141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954416
Row_Buffer_Locality_read = 0.954416
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.626253
Bank_Level_Parallism_Col = 1.583715
Bank_Level_Parallism_Ready = 1.181818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.381519 

BW Util details:
bwutil = 0.030394 
total_CMD = 46194 
util_bw = 1404 
Wasted_Col = 318 
Wasted_Row = 0 
Idle = 44472 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45828 
Read = 351 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 351 
total_req = 351 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 351 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007598 
Either_Row_CoL_Bus_Util = 0.007923 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002732 
queue_avg = 0.015500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0154998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45861 n_act=16 n_pre=0 n_ref_event=0 n_req=318 n_rd=318 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02754
n_activity=3294 dram_eff=0.3862
bk0: 11a 46155i bk1: 18a 46082i bk2: 12a 46091i bk3: 16a 46151i bk4: 28a 46119i bk5: 4a 46162i bk6: 4a 46130i bk7: 38a 46009i bk8: 37a 45979i bk9: 18a 46151i bk10: 14a 46050i bk11: 24a 46020i bk12: 17a 46136i bk13: 18a 46016i bk14: 25a 45974i bk15: 34a 46055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949686
Row_Buffer_Locality_read = 0.949686
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.284946
Bank_Level_Parallism_Col = 2.239482
Bank_Level_Parallism_Ready = 1.462264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.797195 

BW Util details:
bwutil = 0.027536 
total_CMD = 46194 
util_bw = 1272 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 44712 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45861 
Read = 318 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 318 
total_req = 318 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 318 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006884 
Either_Row_CoL_Bus_Util = 0.007209 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003003 
queue_avg = 0.026800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45785 n_act=16 n_pre=0 n_ref_event=0 n_req=394 n_rd=394 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03412
n_activity=3678 dram_eff=0.4285
bk0: 25a 46052i bk1: 36a 45734i bk2: 21a 46106i bk3: 39a 46096i bk4: 19a 46143i bk5: 20a 46144i bk6: 15a 46040i bk7: 20a 45974i bk8: 20a 46065i bk9: 18a 45993i bk10: 19a 46097i bk11: 40a 45903i bk12: 29a 45892i bk13: 18a 46042i bk14: 32a 45765i bk15: 23a 45852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959391
Row_Buffer_Locality_read = 0.959391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.974338
Bank_Level_Parallism_Col = 2.942691
Bank_Level_Parallism_Ready = 1.901015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.114618 

BW Util details:
bwutil = 0.034117 
total_CMD = 46194 
util_bw = 1576 
Wasted_Col = 236 
Wasted_Row = 0 
Idle = 44382 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 161 
rwq = 0 
CCDLc_limit_alone = 161 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45785 
Read = 394 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 394 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.008529 
Either_Row_CoL_Bus_Util = 0.008854 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002445 
queue_avg = 0.096982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0969823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45878 n_act=16 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02598
n_activity=3207 dram_eff=0.3742
bk0: 8a 46167i bk1: 23a 46147i bk2: 20a 46105i bk3: 18a 46145i bk4: 16a 46111i bk5: 5a 46159i bk6: 16a 46103i bk7: 31a 46082i bk8: 12a 46149i bk9: 21a 46140i bk10: 16a 46129i bk11: 30a 46071i bk12: 20a 46104i bk13: 12a 46144i bk14: 18a 46150i bk15: 34a 46018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946667
Row_Buffer_Locality_read = 0.946667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.450593
Bank_Level_Parallism_Col = 1.403980
Bank_Level_Parallism_Ready = 1.106312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.178109 

BW Util details:
bwutil = 0.025977 
total_CMD = 46194 
util_bw = 1200 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 44639 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45878 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 300 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006494 
Either_Row_CoL_Bus_Util = 0.006841 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0144608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45927 n_act=16 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02182
n_activity=3109 dram_eff=0.3242
bk0: 12a 46142i bk1: 23a 46135i bk2: 20a 46148i bk3: 12a 46158i bk4: 16a 46147i bk5: 18a 46160i bk6: 8a 46157i bk7: 25a 46115i bk8: 7a 46167i bk9: 12a 46159i bk10: 26a 46136i bk11: 15a 46126i bk12: 17a 46138i bk13: 24a 46135i bk14: 13a 46161i bk15: 4a 46144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936508
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242350
Bank_Level_Parallism_Col = 1.172840
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122222 

BW Util details:
bwutil = 0.021821 
total_CMD = 46194 
util_bw = 1008 
Wasted_Col = 369 
Wasted_Row = 0 
Idle = 44817 

BW Util Bottlenecks: 
RCDc_limit = 271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45927 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 252 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.005455 
Either_Row_CoL_Bus_Util = 0.005780 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003745 
queue_avg = 0.007447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00744685
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45865 n_act=17 n_pre=1 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02693
n_activity=3325 dram_eff=0.3741
bk0: 22a 46127i bk1: 12a 46146i bk2: 27a 46114i bk3: 18a 46134i bk4: 11a 46160i bk5: 10a 46117i bk6: 31a 46052i bk7: 13a 46088i bk8: 11a 46151i bk9: 12a 46145i bk10: 34a 46060i bk11: 26a 46034i bk12: 22a 46124i bk13: 32a 46079i bk14: 18a 46092i bk15: 12a 46069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945338
Row_Buffer_Locality_read = 0.945338
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776507
Bank_Level_Parallism_Col = 1.732334
Bank_Level_Parallism_Ready = 1.221865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447537 

BW Util details:
bwutil = 0.026930 
total_CMD = 46194 
util_bw = 1244 
Wasted_Col = 269 
Wasted_Row = 21 
Idle = 44660 

BW Util Bottlenecks: 
RCDc_limit = 154 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45865 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 311 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006732 
Either_Row_CoL_Bus_Util = 0.007122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0178595
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45888 n_act=15 n_pre=0 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0252
n_activity=3198 dram_eff=0.364
bk0: 15a 46130i bk1: 19a 46145i bk2: 17a 46141i bk3: 21a 46105i bk4: 0a 46193i bk5: 16a 46147i bk6: 21a 46145i bk7: 16a 46088i bk8: 15a 46161i bk9: 28a 46116i bk10: 20a 46152i bk11: 22a 46120i bk12: 37a 46085i bk13: 21a 46136i bk14: 14a 46154i bk15: 9a 46108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948454
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.438215
Bank_Level_Parallism_Col = 1.391705
Bank_Level_Parallism_Ready = 1.109966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.208525 

BW Util details:
bwutil = 0.025198 
total_CMD = 46194 
util_bw = 1164 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 44739 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45888 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 0 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 291 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.006300 
Either_Row_CoL_Bus_Util = 0.006624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00978482
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45860 n_act=17 n_pre=1 n_ref_event=0 n_req=316 n_rd=316 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02736
n_activity=3870 dram_eff=0.3266
bk0: 28a 46125i bk1: 22a 46123i bk2: 25a 46135i bk3: 27a 46130i bk4: 14a 46150i bk5: 20a 46105i bk6: 18a 46117i bk7: 14a 46166i bk8: 12a 46151i bk9: 16a 46143i bk10: 19a 46100i bk11: 26a 46077i bk12: 11a 46164i bk13: 32a 46132i bk14: 16a 46089i bk15: 16a 46142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946203
Row_Buffer_Locality_read = 0.946203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.519597
Bank_Level_Parallism_Col = 1.505214
Bank_Level_Parallism_Ready = 1.075949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.366165 

BW Util details:
bwutil = 0.027363 
total_CMD = 46194 
util_bw = 1264 
Wasted_Col = 292 
Wasted_Row = 16 
Idle = 44622 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45860 
Read = 316 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 316 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006841 
Either_Row_CoL_Bus_Util = 0.007230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0221241
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45895 n_act=17 n_pre=1 n_ref_event=0 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02433
n_activity=3237 dram_eff=0.3472
bk0: 26a 46140i bk1: 31a 46117i bk2: 23a 46094i bk3: 8a 46156i bk4: 6a 46168i bk5: 12a 46077i bk6: 24a 46057i bk7: 15a 46136i bk8: 21a 46136i bk9: 12a 46137i bk10: 20a 46102i bk11: 26a 46107i bk12: 12a 46145i bk13: 12a 46123i bk14: 8a 46156i bk15: 25a 46138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939502
Row_Buffer_Locality_read = 0.939502
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548712
Bank_Level_Parallism_Col = 1.448956
Bank_Level_Parallism_Ready = 1.103203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.267981 

BW Util details:
bwutil = 0.024332 
total_CMD = 46194 
util_bw = 1124 
Wasted_Col = 301 
Wasted_Row = 24 
Idle = 44745 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45895 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 281 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006083 
Either_Row_CoL_Bus_Util = 0.006473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0101745
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45884 n_act=16 n_pre=0 n_ref_event=0 n_req=296 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02563
n_activity=3409 dram_eff=0.3473
bk0: 23a 46121i bk1: 25a 46133i bk2: 17a 46154i bk3: 28a 46129i bk4: 10a 46159i bk5: 11a 46164i bk6: 14a 46146i bk7: 6a 46165i bk8: 15a 46127i bk9: 13a 46164i bk10: 23a 46134i bk11: 21a 46140i bk12: 27a 46114i bk13: 27a 46128i bk14: 21a 46123i bk15: 15a 46143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294451
Bank_Level_Parallism_Col = 1.278539
Bank_Level_Parallism_Ready = 1.023569
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192922 

BW Util details:
bwutil = 0.025631 
total_CMD = 46194 
util_bw = 1184 
Wasted_Col = 341 
Wasted_Row = 0 
Idle = 44669 

BW Util Bottlenecks: 
RCDc_limit = 235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45884 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 296 
total_req = 296 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 296 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006408 
Either_Row_CoL_Bus_Util = 0.006711 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.006452 
queue_avg = 0.010283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0102827
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45828 n_act=16 n_pre=0 n_ref_event=0 n_req=352 n_rd=352 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03048
n_activity=3646 dram_eff=0.3862
bk0: 29a 46076i bk1: 20a 46125i bk2: 18a 46103i bk3: 20a 46135i bk4: 9a 46164i bk5: 20a 46138i bk6: 28a 46136i bk7: 16a 46113i bk8: 25a 46113i bk9: 22a 46111i bk10: 44a 46099i bk11: 31a 46074i bk12: 34a 46069i bk13: 11a 46144i bk14: 1a 46155i bk15: 24a 46072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.523989
Bank_Level_Parallism_Col = 1.477273
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.400568 

BW Util details:
bwutil = 0.030480 
total_CMD = 46194 
util_bw = 1408 
Wasted_Col = 310 
Wasted_Row = 0 
Idle = 44476 

BW Util Bottlenecks: 
RCDc_limit = 159 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45828 
Read = 352 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 352 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007620 
Either_Row_CoL_Bus_Util = 0.007923 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005464 
queue_avg = 0.014028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140278
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45807 n_act=17 n_pre=1 n_ref_event=0 n_req=371 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03213
n_activity=4095 dram_eff=0.3624
bk0: 31a 46082i bk1: 12a 46147i bk2: 43a 46132i bk3: 38a 46100i bk4: 9a 46161i bk5: 13a 46093i bk6: 12a 46158i bk7: 9a 46130i bk8: 30a 46110i bk9: 39a 46093i bk10: 26a 46131i bk11: 34a 46117i bk12: 15a 46153i bk13: 19a 46144i bk14: 21a 46149i bk15: 20a 46127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954178
Row_Buffer_Locality_read = 0.954178
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.397661
Bank_Level_Parallism_Col = 1.339017
Bank_Level_Parallism_Ready = 1.051213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.264794 

BW Util details:
bwutil = 0.032125 
total_CMD = 46194 
util_bw = 1484 
Wasted_Col = 328 
Wasted_Row = 24 
Idle = 44358 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45807 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 371 
total_req = 371 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 371 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.008031 
Either_Row_CoL_Bus_Util = 0.008378 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005168 
queue_avg = 0.010369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0103693
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45806 n_act=16 n_pre=0 n_ref_event=0 n_req=372 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03221
n_activity=3562 dram_eff=0.4177
bk0: 17a 45990i bk1: 48a 45977i bk2: 19a 46065i bk3: 21a 46130i bk4: 16a 46155i bk5: 14a 46130i bk6: 20a 45980i bk7: 35a 45980i bk8: 26a 45924i bk9: 15a 46073i bk10: 28a 45920i bk11: 28a 45917i bk12: 25a 46021i bk13: 22a 45903i bk14: 16a 46064i bk15: 22a 46132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.956989
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.760676
Bank_Level_Parallism_Col = 2.653571
Bank_Level_Parallism_Ready = 1.768817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.991071 

BW Util details:
bwutil = 0.032212 
total_CMD = 46194 
util_bw = 1488 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 44457 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45806 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 372 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 372 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.008053 
Either_Row_CoL_Bus_Util = 0.008399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0422349
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=46194 n_nop=45887 n_act=17 n_pre=1 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02502
n_activity=3626 dram_eff=0.3188
bk0: 22a 46134i bk1: 28a 46152i bk2: 26a 46149i bk3: 37a 46114i bk4: 8a 46162i bk5: 16a 46146i bk6: 8a 46156i bk7: 9a 46161i bk8: 14a 46150i bk9: 37a 46123i bk10: 19a 46147i bk11: 18a 46151i bk12: 13a 46146i bk13: 13a 46143i bk14: 11a 46107i bk15: 10a 46152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188390
Bank_Level_Parallism_Col = 1.162500
Bank_Level_Parallism_Ready = 1.017301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129545 

BW Util details:
bwutil = 0.025025 
total_CMD = 46194 
util_bw = 1156 
Wasted_Col = 388 
Wasted_Row = 24 
Idle = 44626 

BW Util Bottlenecks: 
RCDc_limit = 288 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45887 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 289 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006256 
Either_Row_CoL_Bus_Util = 0.006646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478417
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45802 n_act=17 n_pre=1 n_ref_event=0 n_req=377 n_rd=377 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008161
n_activity=3629 dram_eff=0.1039
bk0: 13a 46170i bk1: 11a 46170i bk2: 45a 46169i bk3: 24a 46166i bk4: 28a 46118i bk5: 7a 46172i bk6: 16a 46166i bk7: 7a 46169i bk8: 23a 46168i bk9: 21a 46160i bk10: 55a 46150i bk11: 38a 46168i bk12: 20a 46166i bk13: 15a 46172i bk14: 28a 46160i bk15: 26a 46164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954907
Row_Buffer_Locality_read = 0.954907
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289513
Bank_Level_Parallism_Col = 1.265023
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.206471 

BW Util details:
bwutil = 0.008161 
total_CMD = 46194 
util_bw = 377 
Wasted_Col = 279 
Wasted_Row = 21 
Idle = 45517 

BW Util Bottlenecks: 
RCDc_limit = 316 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45802 
Read = 377 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 377 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.008161 
Either_Row_CoL_Bus_Util = 0.008486 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.007653 
queue_avg = 0.006061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00606139
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45891 n_act=16 n_pre=0 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006256
n_activity=3201 dram_eff=0.09028
bk0: 36a 46149i bk1: 12a 46169i bk2: 8a 46169i bk3: 22a 46169i bk4: 22a 46172i bk5: 25a 46172i bk6: 17a 46160i bk7: 15a 46166i bk8: 16a 46158i bk9: 13a 46168i bk10: 24a 46163i bk11: 12a 46163i bk12: 16a 46160i bk13: 37a 46162i bk14: 6a 46165i bk15: 8a 46169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944637
Row_Buffer_Locality_read = 0.944637
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.228155
Bank_Level_Parallism_Col = 1.202303
Bank_Level_Parallism_Ready = 1.034602
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097039 

BW Util details:
bwutil = 0.006256 
total_CMD = 46194 
util_bw = 289 
Wasted_Col = 329 
Wasted_Row = 0 
Idle = 45576 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45891 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 289 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006256 
Either_Row_CoL_Bus_Util = 0.006559 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.006601 
queue_avg = 0.003594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00359354
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45905 n_act=16 n_pre=0 n_ref_event=0 n_req=274 n_rd=274 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005932
n_activity=2989 dram_eff=0.09167
bk0: 7a 46163i bk1: 15a 46166i bk2: 23a 46170i bk3: 25a 46169i bk4: 21a 46169i bk5: 11a 46167i bk6: 8a 46169i bk7: 4a 46166i bk8: 15a 46172i bk9: 10a 46160i bk10: 48a 46156i bk11: 23a 46164i bk12: 12a 46172i bk13: 18a 46165i bk14: 4a 46163i bk15: 30a 46171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941606
Row_Buffer_Locality_read = 0.941606
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183471
Bank_Level_Parallism_Col = 1.166387
Bank_Level_Parallism_Ready = 1.010949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080672 

BW Util details:
bwutil = 0.005932 
total_CMD = 46194 
util_bw = 274 
Wasted_Col = 331 
Wasted_Row = 0 
Idle = 45589 

BW Util Bottlenecks: 
RCDc_limit = 321 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45905 
Read = 274 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 274 
total_req = 274 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 274 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.005932 
Either_Row_CoL_Bus_Util = 0.006256 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003460 
queue_avg = 0.007165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00716543
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45827 n_act=18 n_pre=2 n_ref_event=0 n_req=347 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007512
n_activity=3263 dram_eff=0.1063
bk0: 19a 46166i bk1: 10a 46166i bk2: 28a 46160i bk3: 24a 46159i bk4: 24a 46122i bk5: 7a 46172i bk6: 12a 46169i bk7: 27a 46162i bk8: 15a 46167i bk9: 16a 46153i bk10: 51a 46156i bk11: 22a 46172i bk12: 18a 46116i bk13: 39a 46162i bk14: 20a 46162i bk15: 15a 46168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948127
Row_Buffer_Locality_read = 0.948127
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.294366
Bank_Level_Parallism_Col = 1.278788
Bank_Level_Parallism_Ready = 1.025937
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186364 

BW Util details:
bwutil = 0.007512 
total_CMD = 46194 
util_bw = 347 
Wasted_Col = 323 
Wasted_Row = 40 
Idle = 45484 

BW Util Bottlenecks: 
RCDc_limit = 335 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45827 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 347 
Row_Bus_Util =  0.000433 
CoL_Bus_Util = 0.007512 
Either_Row_CoL_Bus_Util = 0.007945 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00703555
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45880 n_act=16 n_pre=0 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006473
n_activity=3282 dram_eff=0.0911
bk0: 20a 46166i bk1: 17a 46167i bk2: 25a 46172i bk3: 16a 46131i bk4: 11a 46172i bk5: 30a 46169i bk6: 10a 46169i bk7: 17a 46165i bk8: 14a 46166i bk9: 18a 46151i bk10: 17a 46169i bk11: 35a 46120i bk12: 17a 46168i bk13: 21a 46161i bk14: 22a 46169i bk15: 9a 46172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946488
Row_Buffer_Locality_read = 0.946488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.380711
Bank_Level_Parallism_Col = 1.359107
Bank_Level_Parallism_Ready = 1.056856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.187285 

BW Util details:
bwutil = 0.006473 
total_CMD = 46194 
util_bw = 299 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 45603 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45880 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 299 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006473 
Either_Row_CoL_Bus_Util = 0.006797 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003185 
queue_avg = 0.008443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00844266
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45832 n_act=16 n_pre=0 n_ref_event=0 n_req=347 n_rd=347 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007512
n_activity=3367 dram_eff=0.1031
bk0: 16a 46158i bk1: 37a 46166i bk2: 25a 46172i bk3: 28a 46172i bk4: 20a 46157i bk5: 16a 46160i bk6: 23a 46172i bk7: 20a 46168i bk8: 16a 46166i bk9: 11a 46167i bk10: 23a 46169i bk11: 43a 46164i bk12: 29a 46159i bk13: 12a 46161i bk14: 20a 46172i bk15: 8a 46166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953891
Row_Buffer_Locality_read = 0.953891
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.295638
Bank_Level_Parallism_Col = 1.274062
Bank_Level_Parallism_Ready = 1.023055
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.215334 

BW Util details:
bwutil = 0.007512 
total_CMD = 46194 
util_bw = 347 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 45575 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45832 
Read = 347 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 347 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007512 
Either_Row_CoL_Bus_Util = 0.007837 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002762 
queue_avg = 0.005672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00567173
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45856 n_act=16 n_pre=0 n_ref_event=0 n_req=325 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007036
n_activity=3359 dram_eff=0.09675
bk0: 33a 46162i bk1: 14a 46160i bk2: 22a 46168i bk3: 35a 46163i bk4: 20a 46168i bk5: 23a 46169i bk6: 14a 46166i bk7: 14a 46158i bk8: 9a 46160i bk9: 15a 46163i bk10: 20a 46168i bk11: 29a 46163i bk12: 18a 46167i bk13: 21a 46168i bk14: 24a 46172i bk15: 14a 46160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950769
Row_Buffer_Locality_read = 0.950769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229102
Bank_Level_Parallism_Col = 1.210031
Bank_Level_Parallism_Ready = 1.021538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156740 

BW Util details:
bwutil = 0.007036 
total_CMD = 46194 
util_bw = 325 
Wasted_Col = 321 
Wasted_Row = 0 
Idle = 45548 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 129 
rwq = 0 
CCDLc_limit_alone = 129 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45856 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 325 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007036 
Either_Row_CoL_Bus_Util = 0.007317 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.008876 
queue_avg = 0.007772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00777157
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45885 n_act=16 n_pre=1 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006364
n_activity=3339 dram_eff=0.08805
bk0: 38a 46166i bk1: 12a 46172i bk2: 34a 46148i bk3: 30a 46167i bk4: 16a 46110i bk5: 0a 46194i bk6: 12a 46158i bk7: 8a 46162i bk8: 25a 46168i bk9: 33a 46167i bk10: 17a 46169i bk11: 24a 46162i bk12: 9a 46158i bk13: 5a 46172i bk14: 19a 46156i bk15: 12a 46157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945578
Row_Buffer_Locality_read = 0.945578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.404844
Bank_Level_Parallism_Col = 1.380000
Bank_Level_Parallism_Ready = 1.040816
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.260000 

BW Util details:
bwutil = 0.006364 
total_CMD = 46194 
util_bw = 294 
Wasted_Col = 263 
Wasted_Row = 21 
Idle = 45616 

BW Util Bottlenecks: 
RCDc_limit = 298 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 128 
rwq = 0 
CCDLc_limit_alone = 128 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45885 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 1 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 294 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.006364 
Either_Row_CoL_Bus_Util = 0.006689 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.006472 
queue_avg = 0.008702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00870243
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45869 n_act=16 n_pre=0 n_ref_event=0 n_req=310 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006711
n_activity=3333 dram_eff=0.09301
bk0: 19a 46169i bk1: 19a 46172i bk2: 53a 46153i bk3: 36a 46160i bk4: 8a 46172i bk5: 37a 46163i bk6: 13a 46167i bk7: 7a 46161i bk8: 7a 46172i bk9: 3a 46172i bk10: 19a 46172i bk11: 33a 46154i bk12: 25a 46163i bk13: 5a 46163i bk14: 22a 46171i bk15: 4a 46172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948387
Row_Buffer_Locality_read = 0.948387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218650
Bank_Level_Parallism_Col = 1.199346
Bank_Level_Parallism_Ready = 1.012903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145425 

BW Util details:
bwutil = 0.006711 
total_CMD = 46194 
util_bw = 310 
Wasted_Col = 312 
Wasted_Row = 0 
Idle = 45572 

BW Util Bottlenecks: 
RCDc_limit = 317 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45869 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 310 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 310 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006711 
Either_Row_CoL_Bus_Util = 0.007036 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003077 
queue_avg = 0.008031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00803135
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45817 n_act=17 n_pre=1 n_ref_event=0 n_req=364 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00788
n_activity=3356 dram_eff=0.1085
bk0: 24a 46162i bk1: 28a 46162i bk2: 18a 46163i bk3: 21a 46159i bk4: 20a 46163i bk5: 8a 46172i bk6: 16a 46162i bk7: 16a 46163i bk8: 24a 46160i bk9: 39a 46138i bk10: 32a 46150i bk11: 20a 46169i bk12: 18a 46166i bk13: 28a 46160i bk14: 21a 46117i bk15: 31a 46145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953297
Row_Buffer_Locality_read = 0.953297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378963
Bank_Level_Parallism_Col = 1.345753
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.233979 

BW Util details:
bwutil = 0.007880 
total_CMD = 46194 
util_bw = 364 
Wasted_Col = 314 
Wasted_Row = 16 
Idle = 45500 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45817 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 364 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.007880 
Either_Row_CoL_Bus_Util = 0.008161 
Issued_on_Two_Bus_Simul_Util = 0.000108 
issued_two_Eff = 0.013263 
queue_avg = 0.008551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00855089
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45874 n_act=16 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006668
n_activity=3537 dram_eff=0.08708
bk0: 30a 46167i bk1: 38a 46160i bk2: 20a 46166i bk3: 28a 46159i bk4: 12a 46166i bk5: 14a 46169i bk6: 13a 46161i bk7: 9a 46166i bk8: 8a 46167i bk9: 10a 46166i bk10: 21a 46172i bk11: 35a 46172i bk12: 18a 46167i bk13: 23a 46166i bk14: 18a 46166i bk15: 11a 46163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150000
Bank_Level_Parallism_Col = 1.144838
Bank_Level_Parallism_Ready = 1.012987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137134 

BW Util details:
bwutil = 0.006668 
total_CMD = 46194 
util_bw = 308 
Wasted_Col = 352 
Wasted_Row = 0 
Idle = 45534 

BW Util Bottlenecks: 
RCDc_limit = 318 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45874 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 308 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006668 
Either_Row_CoL_Bus_Util = 0.006927 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.012500 
queue_avg = 0.008724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00872408
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45822 n_act=16 n_pre=0 n_ref_event=0 n_req=359 n_rd=359 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007772
n_activity=3463 dram_eff=0.1037
bk0: 26a 46158i bk1: 18a 46169i bk2: 29a 46161i bk3: 21a 46169i bk4: 18a 46170i bk5: 28a 46172i bk6: 13a 46169i bk7: 17a 46169i bk8: 16a 46156i bk9: 16a 46156i bk10: 27a 46165i bk11: 23a 46152i bk12: 24a 46159i bk13: 38a 46167i bk14: 21a 46158i bk15: 24a 46162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955432
Row_Buffer_Locality_read = 0.955432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198592
Bank_Level_Parallism_Col = 1.184922
Bank_Level_Parallism_Ready = 1.027855
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100996 

BW Util details:
bwutil = 0.007772 
total_CMD = 46194 
util_bw = 359 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 45484 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45822 
Read = 359 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 359 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007772 
Either_Row_CoL_Bus_Util = 0.008053 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.008065 
queue_avg = 0.004589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00458934
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45864 n_act=17 n_pre=1 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006776
n_activity=3017 dram_eff=0.1037
bk0: 11a 46162i bk1: 33a 46166i bk2: 25a 46168i bk3: 28a 46158i bk4: 1a 46172i bk5: 12a 46122i bk6: 16a 46151i bk7: 4a 46172i bk8: 21a 46164i bk9: 12a 46168i bk10: 21a 46172i bk11: 48a 46124i bk12: 20a 46164i bk13: 24a 46165i bk14: 13a 46169i bk15: 24a 46133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945687
Row_Buffer_Locality_read = 0.945687
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392465
Bank_Level_Parallism_Col = 1.387150
Bank_Level_Parallism_Ready = 1.054313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289951 

BW Util details:
bwutil = 0.006776 
total_CMD = 46194 
util_bw = 313 
Wasted_Col = 302 
Wasted_Row = 22 
Idle = 45557 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45864 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 313 
Row_Bus_Util =  0.000390 
CoL_Bus_Util = 0.006776 
Either_Row_CoL_Bus_Util = 0.007144 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003030 
queue_avg = 0.008205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00820453
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45894 n_act=16 n_pre=0 n_ref_event=0 n_req=286 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006191
n_activity=3293 dram_eff=0.08685
bk0: 31a 46165i bk1: 17a 46169i bk2: 19a 46166i bk3: 33a 46166i bk4: 7a 46172i bk5: 6a 46171i bk6: 18a 46157i bk7: 18a 46168i bk8: 21a 46161i bk9: 16a 46168i bk10: 20a 46165i bk11: 10a 46166i bk12: 25a 46166i bk13: 22a 46162i bk14: 16a 46166i bk15: 7a 46171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944056
Row_Buffer_Locality_read = 0.944056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200328
Bank_Level_Parallism_Col = 1.195652
Bank_Level_Parallism_Ready = 1.020979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.170569 

BW Util details:
bwutil = 0.006191 
total_CMD = 46194 
util_bw = 286 
Wasted_Col = 323 
Wasted_Row = 0 
Idle = 45585 

BW Util Bottlenecks: 
RCDc_limit = 309 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45894 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 286 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 286 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.006191 
Either_Row_CoL_Bus_Util = 0.006494 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.006667 
queue_avg = 0.006841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00684072
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45853 n_act=15 n_pre=0 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0071
n_activity=3537 dram_eff=0.09273
bk0: 14a 46165i bk1: 24a 46172i bk2: 28a 46169i bk3: 25a 46164i bk4: 33a 46161i bk5: 20a 46169i bk6: 20a 46167i bk7: 0a 46194i bk8: 30a 46169i bk9: 14a 46157i bk10: 31a 46161i bk11: 21a 46169i bk12: 21a 46151i bk13: 19a 46172i bk14: 20a 46170i bk15: 8a 46169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954268
Row_Buffer_Locality_read = 0.954268
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.216478
Bank_Level_Parallism_Col = 1.175123
Bank_Level_Parallism_Ready = 1.015244
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.007100 
total_CMD = 46194 
util_bw = 328 
Wasted_Col = 291 
Wasted_Row = 0 
Idle = 45575 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45853 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 0 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 328 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.007100 
Either_Row_CoL_Bus_Util = 0.007382 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005865 
queue_avg = 0.004568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00456769
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=46194 n_nop=45823 n_act=16 n_pre=0 n_ref_event=0 n_req=355 n_rd=355 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007685
n_activity=3723 dram_eff=0.09535
bk0: 36a 46169i bk1: 21a 46170i bk2: 24a 46166i bk3: 37a 46136i bk4: 15a 46169i bk5: 20a 46172i bk6: 11a 46163i bk7: 16a 46172i bk8: 36a 46165i bk9: 9a 46172i bk10: 43a 46157i bk11: 23a 46145i bk12: 27a 46163i bk13: 15a 46166i bk14: 14a 46172i bk15: 8a 46169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954930
Row_Buffer_Locality_read = 0.954930
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260212
Bank_Level_Parallism_Col = 1.231951
Bank_Level_Parallism_Ready = 1.036620
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112135 

BW Util details:
bwutil = 0.007685 
total_CMD = 46194 
util_bw = 355 
Wasted_Col = 306 
Wasted_Row = 0 
Idle = 45533 

BW Util Bottlenecks: 
RCDc_limit = 310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 46194 
n_nop = 45823 
Read = 355 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 355 
total_req = 355 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 355 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.007685 
Either_Row_CoL_Bus_Util = 0.008031 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00400485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 409, Miss_rate = 0.693, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[1]: Access = 603, Miss = 433, Miss_rate = 0.718, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 350, Miss_rate = 0.684, Pending_hits = 24, Reservation_fails = 259
L2_cache_bank[3]: Access = 616, Miss = 435, Miss_rate = 0.706, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[4]: Access = 716, Miss = 488, Miss_rate = 0.682, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[5]: Access = 683, Miss = 455, Miss_rate = 0.666, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[6]: Access = 601, Miss = 414, Miss_rate = 0.689, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 593, Miss = 417, Miss_rate = 0.703, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 714, Miss = 478, Miss_rate = 0.669, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 707, Miss = 455, Miss_rate = 0.644, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[10]: Access = 548, Miss = 366, Miss_rate = 0.668, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 561, Miss = 377, Miss_rate = 0.672, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[12]: Access = 594, Miss = 394, Miss_rate = 0.663, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 500, Miss = 371, Miss_rate = 0.742, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 631, Miss = 425, Miss_rate = 0.674, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[15]: Access = 602, Miss = 414, Miss_rate = 0.688, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[16]: Access = 663, Miss = 477, Miss_rate = 0.719, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[17]: Access = 621, Miss = 425, Miss_rate = 0.684, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[18]: Access = 526, Miss = 360, Miss_rate = 0.684, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[19]: Access = 704, Miss = 473, Miss_rate = 0.672, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[20]: Access = 532, Miss = 389, Miss_rate = 0.731, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[21]: Access = 591, Miss = 417, Miss_rate = 0.706, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 563, Miss = 393, Miss_rate = 0.698, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[23]: Access = 563, Miss = 380, Miss_rate = 0.675, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[24]: Access = 554, Miss = 412, Miss_rate = 0.744, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[25]: Access = 661, Miss = 436, Miss_rate = 0.660, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[26]: Access = 799, Miss = 543, Miss_rate = 0.680, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[27]: Access = 589, Miss = 388, Miss_rate = 0.659, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[28]: Access = 721, Miss = 501, Miss_rate = 0.695, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[29]: Access = 560, Miss = 389, Miss_rate = 0.695, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[30]: Access = 549, Miss = 383, Miss_rate = 0.698, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 604, Miss = 396, Miss_rate = 0.656, Pending_hits = 19, Reservation_fails = 254
L2_total_cache_accesses = 19571
L2_total_cache_misses = 13443
L2_total_cache_miss_rate = 0.6869
L2_total_cache_pending_hits = 632
L2_total_cache_reservation_fails = 513
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 632
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6254
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 513
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=39295
icnt_total_pkts_simt_to_mem=39295
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39295
Req_Network_cycles = 10433
Req_Network_injected_packets_per_cycle =       3.7664 
Req_Network_conflicts_per_cycle =       1.1232
Req_Network_conflicts_per_cycle_util =       2.9621
Req_Bank_Level_Parallism =       9.9330
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3098
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0589

Reply_Network_injected_packets_num = 39295
Reply_Network_cycles = 10433
Reply_Network_injected_packets_per_cycle =        3.7664
Reply_Network_conflicts_per_cycle =        0.8337
Reply_Network_conflicts_per_cycle_util =       2.2435
Reply_Bank_Level_Parallism =      10.1354
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0545
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0819
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 1904170 (inst/sec)
gpgpu_simulation_rate = 3477 (cycle/sec)
gpgpu_silicon_slowdown = 325568x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

