
*** Running vivado
    with args -log led_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source led_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_top.tcl -notrace
Command: open_checkpoint /home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1187.453 ; gain = 0.000 ; free physical = 286 ; free virtual = 4492
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 144 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 1850.195 ; gain = 662.742 ; free physical = 140 ; free virtual = 3896
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JB[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.211 ; gain = 32.016 ; free physical = 147 ; free virtual = 3890

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 120b5f0af

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1968.211 ; gain = 86.000 ; free physical = 142 ; free virtual = 3884

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/.Xil/Vivado-7269-badass/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2047.652 ; gain = 0.000 ; free physical = 1171 ; free virtual = 3570
Phase 1 Generate And Synthesize Debug Cores | Checksum: 67b3d390

Time (s): cpu = 00:01:26 ; elapsed = 00:03:05 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1170 ; free virtual = 3569

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bf2bace4

Time (s): cpu = 00:01:27 ; elapsed = 00:03:06 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1164 ; free virtual = 3560
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 181ffb7a2

Time (s): cpu = 00:01:27 ; elapsed = 00:03:06 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1164 ; free virtual = 3561
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 125de36bf

Time (s): cpu = 00:01:27 ; elapsed = 00:03:07 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1161 ; free virtual = 3559
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 125de36bf

Time (s): cpu = 00:01:27 ; elapsed = 00:03:07 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1160 ; free virtual = 3558
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 15f00b052

Time (s): cpu = 00:01:28 ; elapsed = 00:03:07 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1159 ; free virtual = 3559
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 15f00b052

Time (s): cpu = 00:01:28 ; elapsed = 00:03:07 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1155 ; free virtual = 3557
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2047.652 ; gain = 0.000 ; free physical = 1155 ; free virtual = 3557
Ending Logic Optimization Task | Checksum: 15f00b052

Time (s): cpu = 00:01:28 ; elapsed = 00:03:07 . Memory (MB): peak = 2047.652 ; gain = 79.441 ; free physical = 1155 ; free virtual = 3557

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=28.092 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1ad2654c0

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1066 ; free virtual = 3525
Ending Power Optimization Task | Checksum: 1ad2654c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.984 ; gain = 274.332 ; free physical = 1069 ; free virtual = 3533

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad2654c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1069 ; free virtual = 3533
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 3 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:35 ; elapsed = 00:03:17 . Memory (MB): peak = 2321.984 ; gain = 471.789 ; free physical = 1064 ; free virtual = 3534
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_top_drc_opted.rpt -pb led_top_drc_opted.pb -rpx led_top_drc_opted.rpx
Command: report_drc -file led_top_drc_opted.rpt -pb led_top_drc_opted.pb -rpx led_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JB[0] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1041 ; free virtual = 3549
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b55ac027

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1041 ; free virtual = 3549
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1041 ; free virtual = 3550

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c2b26ace

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1037 ; free virtual = 3537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182fa3038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1006 ; free virtual = 3527

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182fa3038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1006 ; free virtual = 3527
Phase 1 Placer Initialization | Checksum: 182fa3038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1006 ; free virtual = 3527

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15e35bdbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3525

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 996 ; free virtual = 3520

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13d02282a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 996 ; free virtual = 3520
Phase 2 Global Placement | Checksum: 1b21f10d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 997 ; free virtual = 3521

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b21f10d4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 997 ; free virtual = 3521

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17a78aa66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 995 ; free virtual = 3520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11fec986d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 995 ; free virtual = 3520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1784f0d8c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 995 ; free virtual = 3520

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 25dd3f4a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1013 ; free virtual = 3515

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23516345e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3516

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23516345e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3516
Phase 3 Detail Placement | Checksum: 23516345e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1014 ; free virtual = 3516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db58eb6e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db58eb6e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3514
INFO: [Place 30-746] Post Placement Timing Summary WNS=28.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b8bfc58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3514
Phase 4.1 Post Commit Optimization | Checksum: 1b8bfc58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3514

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8bfc58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1013 ; free virtual = 3515

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b8bfc58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1013 ; free virtual = 3515

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a8af92ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3515
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a8af92ec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1012 ; free virtual = 3515
Ending Placer Task | Checksum: 1702c2cb3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1017 ; free virtual = 3522
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 1017 ; free virtual = 3522
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 996 ; free virtual = 3518
INFO: [Common 17-1381] The checkpoint '/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 979 ; free virtual = 3520
INFO: [runtcl-4] Executing : report_utilization -file led_top_utilization_placed.rpt -pb led_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 985 ; free virtual = 3526
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 985 ; free virtual = 3526
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: abaa8b0f ConstDB: 0 ShapeSum: c481a1a4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1952e95d8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 778 ; free virtual = 3384
Post Restoration Checksum: NetGraph: b2889b75 NumContArr: e2a5fa63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1952e95d8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 777 ; free virtual = 3384

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1952e95d8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 759 ; free virtual = 3369

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1952e95d8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 759 ; free virtual = 3369
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db0af78d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 748 ; free virtual = 3358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=28.503 | TNS=0.000  | WHS=-0.204 | THS=-28.515|

Phase 2 Router Initialization | Checksum: 16970994a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 748 ; free virtual = 3358

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f12cbe85

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 794 ; free virtual = 3358

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.304 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cb2f711

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.304 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eedb1298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356
Phase 4 Rip-up And Reroute | Checksum: 1eedb1298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eedb1298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eedb1298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356
Phase 5 Delay and Skew Optimization | Checksum: 1eedb1298

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a77399a8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.398 | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c69bbe9d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356
Phase 6 Post Hold Fix | Checksum: 1c69bbe9d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.946663 %
  Global Horizontal Routing Utilization  = 1.16046 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14ee7083e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3356

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14ee7083e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1697b089c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 791 ; free virtual = 3355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.398 | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1697b089c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 792 ; free virtual = 3357
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 809 ; free virtual = 3373

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 808 ; free virtual = 3374
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2321.984 ; gain = 0.000 ; free physical = 795 ; free virtual = 3370
INFO: [Common 17-1381] The checkpoint '/home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_top_drc_routed.rpt -pb led_top_drc_routed.pb -rpx led_top_drc_routed.rpx
Command: report_drc -file led_top_drc_routed.rpt -pb led_top_drc_routed.pb -rpx led_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_top_methodology_drc_routed.rpt -pb led_top_methodology_drc_routed.pb -rpx led_top_methodology_drc_routed.rpx
Command: report_methodology -file led_top_methodology_drc_routed.rpt -pb led_top_methodology_drc_routed.pb -rpx led_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/alois/Documents/projects/FPGA/Basys_3/fpga_spi_slave_simple/fpga/spi_slave_simple.runs/impl_1/led_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_top_power_routed.rpt -pb led_top_power_summary_routed.pb -rpx led_top_power_routed.rpx
Command: report_power -file led_top_power_routed.rpt -pb led_top_power_summary_routed.pb -rpx led_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file led_top_route_status.rpt -pb led_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file led_top_bus_skew_routed.rpt -pb led_top_bus_skew_routed.pb -rpx led_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 12:52:27 2018...
