#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan  6 18:42:22 2022
# Process ID: 489
# Current directory: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/Conv_sysarr_dbbuf/xsim_script.tcl}
# Log file: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.log
# Journal file: /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/Conv_sysarr_dbbuf/xsim_script.tcl
# xsim {Conv_sysarr_dbbuf} -autoloadwcfg -tclbatch {Conv_sysarr_dbbuf.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source Conv_sysarr_dbbuf.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "1125000"
// RTL Simulation : 1 / 4 [n/a] @ "162075000"
// RTL Simulation : 2 / 4 [n/a] @ "323015000"
// RTL Simulation : 3 / 4 [n/a] @ "483955000"
// RTL Simulation : 4 / 4 [n/a] @ "644895000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 644935 ns : File "/home/sumin/workspace/hls_test/Systolic_Array_PCNN_based/solution1/sim/verilog/Conv_sysarr_dbbuf.autotb.v" Line 382
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan  6 18:42:31 2022...
