Classic Timing Analyzer report for lab4
Thu Nov 07 04:00:28 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'start/stop'
  6. Clock Setup: 'clk'
  7. Clock Hold: 'start/stop'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                   ; To                                                                                ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; -0.173 ns                        ; clk                                                                                                                    ; control:inst7|inst4                                                               ; --         ; start/stop ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 42.374 ns                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; ronOutput[1]                                                                      ; start/stop ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 7.040 ns                         ; start/stop                                                                                                             ; memoryClk                                                                         ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 27.420 ns                        ; clk                                                                                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]         ; --         ; start/stop ; 0            ;
; Clock Setup: 'start/stop'    ; N/A                                      ; None          ; 14.98 MHz ( period = 66.772 ns ) ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; start/stop ; start/stop ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 15.00 MHz ( period = 66.646 ns ) ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; clk        ; clk        ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; clk        ; clk        ; 1224         ;
; Clock Hold: 'start/stop'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]         ; start/stop ; start/stop ; 1224         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                        ;                                                                                   ;            ;            ; 2448         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; start/stop      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.772 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 14.98 MHz ( period = 66.760 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.02 MHz ( period = 66.590 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.15 MHz ( period = 66.006 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.16 MHz ( period = 65.968 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.938 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.17 MHz ( period = 65.922 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.25 MHz ( period = 65.564 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 17.54 MHz ( period = 57.024 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.703 ns                ;
; N/A                                     ; 17.56 MHz ( period = 56.940 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.661 ns                ;
; N/A                                     ; 17.58 MHz ( period = 56.870 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.626 ns                ;
; N/A                                     ; 17.77 MHz ( period = 56.288 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; 17.78 MHz ( period = 56.248 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; 17.78 MHz ( period = 56.244 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.307 ns                ;
; N/A                                     ; 17.78 MHz ( period = 56.238 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; 17.79 MHz ( period = 56.220 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; start/stop ; start/stop ; None                        ; None                      ; 1.308 ns                ;
; N/A                                     ; 25.22 MHz ( period = 39.652 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; 25.24 MHz ( period = 39.612 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                        ; None                      ; 1.594 ns                ;
; N/A                                     ; 25.42 MHz ( period = 39.344 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 25.62 MHz ( period = 39.028 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; 25.70 MHz ( period = 38.914 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; 25.93 MHz ( period = 38.566 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; 26.14 MHz ( period = 38.262 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; 26.41 MHz ( period = 37.864 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.275 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.257 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.813 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.640 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.10 MHz ( period = 34.359 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.003 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 32.29 MHz ( period = 30.967 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 32.85 MHz ( period = 30.438 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 32.86 MHz ( period = 30.432 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 32.89 MHz ( period = 30.402 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.376 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.374 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.374 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.372 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; 33.14 MHz ( period = 30.174 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                        ; None                      ; 1.550 ns                ;
; N/A                                     ; 33.42 MHz ( period = 29.920 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 33.57 MHz ( period = 29.790 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; 33.63 MHz ( period = 29.731 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 33.64 MHz ( period = 29.729 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|inst4                                                                                                                  ; start/stop ; start/stop ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; 33.67 MHz ( period = 29.699 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; start/stop ; start/stop ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 34.11 MHz ( period = 29.317 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.287 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; start/stop ; start/stop ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.246 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.246 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; start/stop ; start/stop ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 35.25 MHz ( period = 28.371 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; start/stop ; start/stop ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 35.57 MHz ( period = 28.117 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; start/stop ; start/stop ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 36.46 MHz ( period = 27.430 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; start/stop ; start/stop ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; 36.51 MHz ( period = 27.392 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; start/stop ; start/stop ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; 36.57 MHz ( period = 27.346 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; start/stop ; start/stop ; None                        ; None                      ; 1.151 ns                ;
; N/A                                     ; 36.63 MHz ( period = 27.301 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 36.87 MHz ( period = 27.124 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 37.03 MHz ( period = 27.007 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 37.03 MHz ( period = 27.004 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 37.11 MHz ( period = 26.944 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.937 ns                ;
; N/A                                     ; 37.15 MHz ( period = 26.916 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 37.18 MHz ( period = 26.894 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 37.26 MHz ( period = 26.840 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 37.27 MHz ( period = 26.834 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.882 ns                ;
; N/A                                     ; 37.30 MHz ( period = 26.808 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 37.31 MHz ( period = 26.802 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 37.36 MHz ( period = 26.764 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 1.785 ns                ;
; N/A                                     ; 37.49 MHz ( period = 26.677 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; start/stop ; start/stop ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.647 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.643 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.643 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.631 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.530 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 37.70 MHz ( period = 26.525 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; start/stop ; start/stop ; None                        ; None                      ; 1.248 ns                ;
; N/A                                     ; 37.70 MHz ( period = 26.523 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; start/stop ; start/stop ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.514 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.511 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 37.72 MHz ( period = 26.508 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; start/stop ; start/stop ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.499 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 37.75 MHz ( period = 26.488 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.475 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 37.78 MHz ( period = 26.469 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; start/stop ; start/stop ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.424 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; 37.85 MHz ( period = 26.423 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 37.85 MHz ( period = 26.422 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; start/stop ; start/stop ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; 37.85 MHz ( period = 26.417 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; 37.88 MHz ( period = 26.401 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 37.89 MHz ( period = 26.389 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 37.91 MHz ( period = 26.376 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.353 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; start/stop ; start/stop ; None                        ; None                      ; 1.076 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.347 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 37.97 MHz ( period = 26.338 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; start/stop ; start/stop ; None                        ; None                      ; 1.061 ns                ;
; N/A                                     ; 37.98 MHz ( period = 26.327 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.293 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 38.18 MHz ( period = 26.190 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 38.28 MHz ( period = 26.120 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 38.29 MHz ( period = 26.114 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.096 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; start/stop ; start/stop ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.006 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                           ; start/stop ; start/stop ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 38.61 MHz ( period = 25.898 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; 38.64 MHz ( period = 25.882 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 1.882 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.835 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 1.820 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.583 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.583 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; start/stop ; start/stop ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.981 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.927 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; start/stop ; start/stop ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.927 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; start/stop ; start/stop ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 40.18 MHz ( period = 24.891 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 40.49 MHz ( period = 24.700 ns )                    ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.623 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; start/stop ; start/stop ; None                        ; None                      ; 2.474 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                      ;                                                                                                                                      ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                 ; To                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.00 MHz ( period = 66.646 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.01 MHz ( period = 66.634 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.05 MHz ( period = 66.464 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.18 MHz ( period = 65.880 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.842 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.812 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.796 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.438 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 17.58 MHz ( period = 56.898 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A                                     ; 17.60 MHz ( period = 56.814 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.661 ns                ;
; N/A                                     ; 17.62 MHz ( period = 56.744 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A                                     ; 17.81 MHz ( period = 56.162 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; 17.82 MHz ( period = 56.122 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.309 ns                ;
; N/A                                     ; 17.82 MHz ( period = 56.118 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.307 ns                ;
; N/A                                     ; 17.82 MHz ( period = 56.112 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; 17.83 MHz ( period = 56.094 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; clk        ; clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A                                     ; 25.21 MHz ( period = 39.670 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; 25.23 MHz ( period = 39.630 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                        ; None                      ; 1.594 ns                ;
; N/A                                     ; 25.41 MHz ( period = 39.362 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; 25.61 MHz ( period = 39.046 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; 25.69 MHz ( period = 38.932 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A                                     ; 25.92 MHz ( period = 38.584 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                        ; None                      ; 1.065 ns                ;
; N/A                                     ; 26.12 MHz ( period = 38.280 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                        ; None                      ; 0.906 ns                ;
; N/A                                     ; 26.40 MHz ( period = 37.882 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.194 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.577 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.296 ns )                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; 32.25 MHz ( period = 31.012 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; 32.28 MHz ( period = 30.976 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 32.88 MHz ( period = 30.411 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.385 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                        ; None                      ; 1.752 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.383 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 32.91 MHz ( period = 30.383 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.381 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; 32.92 MHz ( period = 30.375 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 32.93 MHz ( period = 30.369 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 33.13 MHz ( period = 30.183 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                        ; None                      ; 1.550 ns                ;
; N/A                                     ; 33.49 MHz ( period = 29.857 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                     ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 33.64 MHz ( period = 29.727 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; 33.74 MHz ( period = 29.636 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; clk        ; clk      ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 33.82 MHz ( period = 29.572 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 33.82 MHz ( period = 29.570 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|inst4                                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; 34.10 MHz ( period = 29.322 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 34.14 MHz ( period = 29.292 ns )                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.251 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 34.19 MHz ( period = 29.251 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 35.24 MHz ( period = 28.376 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 35.56 MHz ( period = 28.122 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A                                     ; 36.43 MHz ( period = 27.450 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 36.62 MHz ( period = 27.304 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A                                     ; 36.67 MHz ( period = 27.273 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 36.68 MHz ( period = 27.266 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; 36.74 MHz ( period = 27.220 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A                                     ; 36.82 MHz ( period = 27.156 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.153 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 36.95 MHz ( period = 27.065 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.043 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 37.05 MHz ( period = 26.989 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 37.10 MHz ( period = 26.957 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                           ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.818 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; clk        ; clk      ; None                        ; None                      ; 0.937 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.796 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.647 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.792 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A                                     ; 37.34 MHz ( period = 26.780 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A                                     ; 37.42 MHz ( period = 26.725 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 37.44 MHz ( period = 26.708 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; clk        ; clk      ; None                        ; None                      ; 0.882 ns                ;
; N/A                                     ; 37.47 MHz ( period = 26.687 ns )                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A                                     ; 37.47 MHz ( period = 26.686 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4               ; clk        ; clk      ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.679 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.492 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.663 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.830 ns                ;
; N/A                                     ; 37.51 MHz ( period = 26.660 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.648 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 37.54 MHz ( period = 26.637 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.624 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 37.63 MHz ( period = 26.573 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A                                     ; 37.63 MHz ( period = 26.572 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.748 ns                ;
; N/A                                     ; 37.64 MHz ( period = 26.566 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.417 ns                ;
; N/A                                     ; 37.66 MHz ( period = 26.550 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.538 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.534 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3               ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.532 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5               ; clk        ; clk      ; None                        ; None                      ; 1.246 ns                ;
; N/A                                     ; 37.70 MHz ( period = 26.525 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 37.71 MHz ( period = 26.517 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0               ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.478 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1               ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.476 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A                                     ; 37.82 MHz ( period = 26.442 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 37.83 MHz ( period = 26.431 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2               ; clk        ; clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A                                     ; 37.93 MHz ( period = 26.362 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6               ; clk        ; clk      ; None                        ; None                      ; 1.076 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.347 ns )                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                       ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7               ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A                                     ; 37.97 MHz ( period = 26.339 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 38.23 MHz ( period = 26.155 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                           ; clk        ; clk      ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 38.27 MHz ( period = 26.133 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                          ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.047 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst7|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; 38.42 MHz ( period = 26.031 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                          ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A                                     ; 38.47 MHz ( period = 25.994 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                       ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 38.48 MHz ( period = 25.988 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                       ; clk        ; clk      ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst9|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A                                     ; 38.51 MHz ( period = 25.970 ns )                    ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; control:inst7|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                       ; clk        ; clk      ; None                        ; None                      ; 0.520 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.506 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.506 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 39.55 MHz ( period = 25.283 ns )                    ; Ron:inst1|inst7                                                                                                                      ; Ron:inst1|inst7                                                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.215 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.130 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.839 ns                ;
; N/A                                     ; 39.94 MHz ( period = 25.040 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 40.24 MHz ( period = 24.850 ns )                    ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 40.24 MHz ( period = 24.849 ns )                    ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.908 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.772 ns )                    ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                            ; stack:inst9|lpm_shiftreg0:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                          ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                      ;                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'start/stop'                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                 ; To                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; start/stop ; start/stop ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; start/stop ; start/stop ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; start/stop ; start/stop ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; start/stop ; start/stop ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; start/stop ; start/stop ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; start/stop ; start/stop ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; start/stop ; start/stop ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; start/stop ; start/stop ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; start/stop ; start/stop ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; start/stop ; start/stop ; None                       ; None                       ; 0.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; start/stop ; start/stop ; None                       ; None                       ; 0.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; start/stop ; start/stop ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; start/stop ; start/stop ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; start/stop ; start/stop ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; start/stop ; start/stop ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; start/stop ; start/stop ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; start/stop ; start/stop ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; start/stop ; start/stop ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; start/stop ; start/stop ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; start/stop ; start/stop ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; start/stop ; start/stop ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; start/stop ; start/stop ; None                       ; None                       ; 0.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; start/stop ; start/stop ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                      ; start/stop ; start/stop ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 5.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; start/stop ; start/stop ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 6.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 7.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; start/stop ; start/stop ; None                       ; None                       ; 3.357 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                  ;                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                 ; To                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; clk        ; clk      ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                    ; clk        ; clk      ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; clk        ; clk      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; clk        ; clk      ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 2.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; clk        ; clk      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; clk        ; clk      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                       ; None                       ; 0.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                       ; None                       ; 0.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; clk        ; clk      ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; clk        ; clk      ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; clk        ; clk      ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 1.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 1.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                       ; None                       ; 1.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 1.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 1.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                       ; None                       ; 1.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                     ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandDecoder:inst6|inst4                                                                                             ; control:inst7|CommandDecoder:inst6|inst4                                                                               ; clk        ; clk      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                    ; clk        ; clk      ; None                       ; None                       ; 0.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 1.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                      ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                    ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                      ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                    ; clk        ; clk      ; None                       ; None                       ; 0.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                    ; clk        ; clk      ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 5.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                        ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                    ; clk        ; clk      ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                    ; clk        ; clk      ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 4.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 4.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                        ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                    ; clk        ; clk      ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 6.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 6.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 6.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 6.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                    ; ALU:inst2|SLL:inst7|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                    ; clk        ; clk      ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 6.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 7.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                          ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 7.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 6.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 3.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                              ; clk        ; clk      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                   ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 7.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                              ; clk        ; clk      ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                              ; clk        ; clk      ; None                       ; None                       ; 3.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]                                 ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                              ; clk        ; clk      ; None                       ; None                       ; 3.357 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                                  ;                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                     ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                        ; To Clock   ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; -0.173 ns  ; clk        ; control:inst7|inst4                                                                                       ; start/stop ;
; N/A   ; None         ; -0.292 ns  ; clk        ; control:inst7|inst4                                                                                       ; clk        ;
; N/A   ; None         ; -0.292 ns  ; start/stop ; control:inst7|inst4                                                                                       ; start/stop ;
; N/A   ; None         ; -0.411 ns  ; start/stop ; control:inst7|inst4                                                                                       ; clk        ;
; N/A   ; None         ; -5.227 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A   ; None         ; -5.281 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A   ; None         ; -5.300 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A   ; None         ; -5.369 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A   ; None         ; -5.443 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A   ; None         ; -5.443 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A   ; None         ; -5.497 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A   ; None         ; -5.585 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A   ; None         ; -5.585 ns  ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A   ; None         ; -5.640 ns  ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A   ; None         ; -5.659 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A   ; None         ; -5.713 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A   ; None         ; -5.801 ns  ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A   ; None         ; -8.633 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A   ; None         ; -8.973 ns  ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                          ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 42.374 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 42.334 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 41.817 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 41.777 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 41.623 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 41.583 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 41.511 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 41.471 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 41.409 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 41.369 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 41.279 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 41.239 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 41.029 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 40.989 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 40.707 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 40.667 ns  ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 39.843 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 39.803 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 39.640 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 39.600 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 39.594 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 39.554 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 39.305 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 39.265 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                     ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 39.251 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 39.239 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 39.211 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 39.199 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 39.189 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 39.149 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 39.046 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 39.006 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 38.965 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 38.925 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                     ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 38.908 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 38.868 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 38.805 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 38.773 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 38.765 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 38.733 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 38.729 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 38.689 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 38.679 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 38.639 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 38.563 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 38.538 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 38.523 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                     ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 38.498 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 38.440 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 38.400 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 38.389 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 38.349 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 38.288 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 38.281 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 38.248 ns  ; Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 38.241 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                     ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 38.106 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 38.083 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 38.071 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 38.066 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                     ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 38.043 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                     ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 38.031 ns  ; Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                     ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 38.025 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 37.985 ns  ; Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                     ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 37.609 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                             ; memoryClk    ; start/stop ;
; N/A   ; None         ; 37.569 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                             ; memoryClk    ; clk        ;
; N/A   ; None         ; 37.250 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                             ; memoryClk    ; start/stop ;
; N/A   ; None         ; 37.210 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                             ; memoryClk    ; clk        ;
; N/A   ; None         ; 36.174 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                             ; resetState   ; start/stop ;
; N/A   ; None         ; 36.172 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                             ; resetState   ; start/stop ;
; N/A   ; None         ; 36.134 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                             ; resetState   ; clk        ;
; N/A   ; None         ; 36.132 ns  ; Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                             ; resetState   ; clk        ;
; N/A   ; None         ; 28.986 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 28.946 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 28.386 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[1] ; start/stop ;
; N/A   ; None         ; 28.346 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[1] ; clk        ;
; N/A   ; None         ; 27.982 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 27.942 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 27.904 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 27.899 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 27.897 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 27.864 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 27.859 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 27.857 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 27.823 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[3] ; start/stop ;
; N/A   ; None         ; 27.783 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[3] ; clk        ;
; N/A   ; None         ; 27.767 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[5] ; start/stop ;
; N/A   ; None         ; 27.727 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[5] ; clk        ;
; N/A   ; None         ; 27.475 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[0] ; start/stop ;
; N/A   ; None         ; 27.446 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 27.435 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[0] ; clk        ;
; N/A   ; None         ; 27.410 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 27.406 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 27.370 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 27.309 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[2] ; start/stop ;
; N/A   ; None         ; 27.269 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[2] ; clk        ;
; N/A   ; None         ; 27.244 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[6] ; start/stop ;
; N/A   ; None         ; 27.207 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[7] ; start/stop ;
; N/A   ; None         ; 27.204 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[6] ; clk        ;
; N/A   ; None         ; 27.167 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[7] ; clk        ;
; N/A   ; None         ; 26.950 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 26.910 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                              ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 26.853 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[4] ; start/stop ;
; N/A   ; None         ; 26.813 ns  ; control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                              ; ronOutput[4] ; clk        ;
; N/A   ; None         ; 23.018 ns  ; flagReg:inst6|inst4                                                                                                                           ; overflowPort ; start/stop ;
; N/A   ; None         ; 22.978 ns  ; flagReg:inst6|inst4                                                                                                                           ; overflowPort ; clk        ;
; N/A   ; None         ; 22.863 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                 ; ronINOUT[0]  ; start/stop ;
; N/A   ; None         ; 22.823 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                 ; ronINOUT[0]  ; clk        ;
; N/A   ; None         ; 21.539 ns  ; control:inst7|inst4                                                                                                                           ; state        ; start/stop ;
; N/A   ; None         ; 21.499 ns  ; control:inst7|inst4                                                                                                                           ; state        ; clk        ;
; N/A   ; None         ; 20.077 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                 ; resetState   ; start/stop ;
; N/A   ; None         ; 20.067 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                 ; resetState   ; start/stop ;
; N/A   ; None         ; 20.037 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                 ; resetState   ; clk        ;
; N/A   ; None         ; 20.027 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                 ; resetState   ; clk        ;
; N/A   ; None         ; 19.819 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                 ; resetState   ; start/stop ;
; N/A   ; None         ; 19.779 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                 ; resetState   ; clk        ;
; N/A   ; None         ; 19.237 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                 ; ronINOUT[0]  ; start/stop ;
; N/A   ; None         ; 19.197 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                 ; ronINOUT[0]  ; clk        ;
; N/A   ; None         ; 19.156 ns  ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]                                   ; resetState   ; start/stop ;
; N/A   ; None         ; 19.116 ns  ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]                                   ; resetState   ; clk        ;
; N/A   ; None         ; 19.089 ns  ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                     ; resetState   ; start/stop ;
; N/A   ; None         ; 19.049 ns  ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                     ; resetState   ; clk        ;
; N/A   ; None         ; 19.012 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                 ; ronINOUT[0]  ; start/stop ;
; N/A   ; None         ; 18.976 ns  ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                     ; resetState   ; start/stop ;
; N/A   ; None         ; 18.972 ns  ; stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                 ; ronINOUT[0]  ; clk        ;
; N/A   ; None         ; 18.963 ns  ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                   ; resetState   ; start/stop ;
; N/A   ; None         ; 18.936 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; resetState   ; start/stop ;
; N/A   ; None         ; 18.936 ns  ; ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                     ; resetState   ; clk        ;
; N/A   ; None         ; 18.923 ns  ; ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]                                   ; resetState   ; clk        ;
; N/A   ; None         ; 18.896 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; resetState   ; clk        ;
; N/A   ; None         ; 18.896 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; resetState   ; start/stop ;
; N/A   ; None         ; 18.856 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; resetState   ; clk        ;
; N/A   ; None         ; 18.758 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                ; resetState   ; start/stop ;
; N/A   ; None         ; 18.741 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; overflowPort ; start/stop ;
; N/A   ; None         ; 18.718 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                ; resetState   ; clk        ;
; N/A   ; None         ; 18.701 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; overflowPort ; clk        ;
; N/A   ; None         ; 18.609 ns  ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                            ; resetState   ; start/stop ;
; N/A   ; None         ; 18.571 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                ; overflowPort ; start/stop ;
; N/A   ; None         ; 18.569 ns  ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                            ; resetState   ; clk        ;
; N/A   ; None         ; 18.531 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]                                ; overflowPort ; clk        ;
; N/A   ; None         ; 18.313 ns  ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; resetState   ; start/stop ;
; N/A   ; None         ; 18.273 ns  ; ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                            ; resetState   ; clk        ;
; N/A   ; None         ; 18.198 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; overflowPort ; start/stop ;
; N/A   ; None         ; 18.158 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; overflowPort ; clk        ;
; N/A   ; None         ; 18.141 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; ronINOUT[1]  ; start/stop ;
; N/A   ; None         ; 18.101 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]                                ; ronINOUT[1]  ; clk        ;
; N/A   ; None         ; 17.757 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; ronINOUT[1]  ; start/stop ;
; N/A   ; None         ; 17.717 ns  ; stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]                                ; ronINOUT[1]  ; clk        ;
; N/A   ; None         ; 13.664 ns  ; control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]          ; resetState   ; start/stop ;
; N/A   ; None         ; 13.648 ns  ; control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]          ; resetState   ; start/stop ;
; N/A   ; None         ; 13.624 ns  ; control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]          ; resetState   ; clk        ;
; N/A   ; None         ; 13.608 ns  ; control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]          ; resetState   ; clk        ;
; N/A   ; None         ; 12.998 ns  ; control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; changeState  ; start/stop ;
; N/A   ; None         ; 12.958 ns  ; control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0] ; changeState  ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 7.040 ns        ; start/stop ; memoryClk ;
; N/A   ; None              ; 6.991 ns        ; clk        ; memoryClk ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                            ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                        ; To Clock   ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+
; N/A           ; None        ; 27.420 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A           ; None        ; 27.380 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A           ; None        ; 27.332 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A           ; None        ; 27.292 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A           ; None        ; 27.278 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A           ; None        ; 27.238 ns ; clk        ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A           ; None        ; 27.204 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; start/stop ;
; N/A           ; None        ; 27.164 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; clk        ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; start/stop ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; start/stop ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; start/stop ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; start/stop ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; start/stop ;
; N/A           ; None        ; 27.116 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; start/stop ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; clk        ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; clk        ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; clk        ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; clk        ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; clk        ;
; N/A           ; None        ; 27.076 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; clk        ;
; N/A           ; None        ; 27.062 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; start/stop ;
; N/A           ; None        ; 27.022 ns ; start/stop ; Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; clk        ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A           ; None        ; 19.344 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A           ; None        ; 19.304 ns ; start/stop ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; start/stop ;
; N/A           ; None        ; 16.011 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; start/stop ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1] ; clk        ;
; N/A           ; None        ; 15.971 ns ; clk        ; ALU:inst2|incs:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0] ; clk        ;
; N/A           ; None        ; 14.259 ns ; start/stop ; control:inst7|inst4                                                                                       ; start/stop ;
; N/A           ; None        ; 14.219 ns ; start/stop ; control:inst7|inst4                                                                                       ; clk        ;
; N/A           ; None        ; 14.140 ns ; clk        ; control:inst7|inst4                                                                                       ; start/stop ;
; N/A           ; None        ; 14.100 ns ; clk        ; control:inst7|inst4                                                                                       ; clk        ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Nov 07 04:00:26 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "start/stop" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Warning: Found 121 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Ron:inst1|inst25" as buffer
    Info: Detected gated clock "Ron:inst1|inst22" as buffer
    Info: Detected gated clock "Ron:inst1|inst24" as buffer
    Info: Detected gated clock "stack:inst9|inst20" as buffer
    Info: Detected gated clock "stack:inst9|inst19" as buffer
    Info: Detected gated clock "stack:inst9|inst17" as buffer
    Info: Detected gated clock "stack:inst9|inst18" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst5" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst6" as buffer
    Info: Detected gated clock "stack:inst9|pop:inst28|lpm_decode0:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]" as buffer
    Info: Detected gated clock "Ron:inst1|inst23~0" as buffer
    Info: Detected ripple clock "control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]" as buffer
    Info: Detected ripple clock "control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]" as buffer
    Info: Detected gated clock "Ron:inst1|inst23" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|inst3" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst9" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst9" as buffer
    Info: Detected gated clock "stack:inst9|pop:inst28|inst9" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst9" as buffer
    Info: Detected gated clock "stack:inst9|push:inst35|inst9" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "stack:inst9|inst26~0" as buffer
    Info: Detected gated clock "stack:inst9|push:inst35|lpm_decode0:inst10|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]" as buffer
    Info: Detected ripple clock "stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "stack:inst9|inst16~1" as buffer
    Info: Detected ripple clock "stack:inst9|push:inst35|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|JMP:inst3|inst9" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|inst12" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst11" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst11" as buffer
    Info: Detected gated clock "stack:inst9|inst14" as buffer
    Info: Detected gated clock "stack:inst9|pop:inst28|inst11" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst11" as buffer
    Info: Detected gated clock "stack:inst9|inst16" as buffer
    Info: Detected gated clock "stack:inst9|push:inst35|inst11" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|inst5" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|inst4" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|inst4" as buffer
    Info: Detected ripple clock "stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "stack:inst9|lpm_counter10:inst31|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "stack:inst9|pop:inst28|inst4" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|inst4" as buffer
    Info: Detected ripple clock "flagReg:inst6|inst4" as buffer
    Info: Detected ripple clock "stack:inst9|push:inst35|inst4" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|JMP:inst3|inst11" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|inst8" as buffer
    Info: Detected gated clock "ALU:inst2|SLL:inst7|inst8" as buffer
    Info: Detected gated clock "ALU:inst2|NOTOperation:inst2|inst8" as buffer
    Info: Detected gated clock "stack:inst9|pop:inst28|inst8" as buffer
    Info: Detected gated clock "ALU:inst2|incs:inst|inst8" as buffer
    Info: Detected gated clock "stack:inst9|push:inst35|inst8" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|JMP:inst3|inst4" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|ALUcontrol:inst7|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|SLL:inst7|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|NOTOperation:inst2|lpm_counter7:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "ALU:inst2|incs:inst|lpm_counter9:inst10|lpm_counter:lpm_counter_component|cntr_svi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "stack:inst9|push:inst35|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|JMP:inst3|inst8" as buffer
    Info: Detected gated clock "Ron:inst1|inst20~0" as buffer
    Info: Detected gated clock "control:inst7|inst16~0" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|inst12~1" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|inst12~0" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|inst12~2" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst7|IPreg:inst|inst1" as buffer
    Info: Detected gated clock "control:inst7|inst16" as buffer
    Info: Detected gated clock "Ron:inst1|inst14" as buffer
    Info: Detected ripple clock "control:inst7|inst4" as buffer
    Info: Detected ripple clock "control:inst7|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "memory:inst|inst2" as buffer
    Info: Detected gated clock "control:inst7|inst14" as buffer
    Info: Detected gated clock "control:inst7|ClkRouter:inst15|inst12" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|inst1" as buffer
    Info: Detected ripple clock "control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|ClkRouter:inst15|inst4" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|inst4" as buffer
    Info: Detected gated clock "control:inst7|clkRouter1:inst3|inst13" as buffer
    Info: Detected gated clock "control:inst7|ClkRouter:inst15|inst8" as buffer
    Info: Detected ripple clock "control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|inst11" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|inst12" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|inst5" as buffer
    Info: Detected gated clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|inst8" as buffer
    Info: Detected ripple clock "control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Ron:inst1|inst12" as buffer
    Info: Detected ripple clock "Ron:inst1|inst7" as buffer
    Info: Detected gated clock "Ron:inst1|inst8" as buffer
    Info: Detected ripple clock "Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]" as buffer
Info: Clock "start/stop" has Internal fmax of 14.98 MHz between source memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" and destination register "control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]" (period= 66.772 ns)
    Info: + Longest memory to register delay is 2.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4]'
        Info: 3: + IC(0.890 ns) + CELL(0.053 ns) = 2.793 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.948 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 5; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 2.058 ns ( 69.81 % )
        Info: Total interconnect delay = 0.890 ns ( 30.19 % )
    Info: - Smallest clock skew is -30.212 ns
        Info: + Shortest clock path from clock "start/stop" to destination register is 7.168 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
            Info: 2: + IC(1.336 ns) + CELL(0.225 ns) = 2.380 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.308 ns; Loc. = LCFF_X17_Y12_N1; Fanout = 5; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 3.583 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 5: + IC(0.217 ns) + CELL(0.712 ns) = 4.512 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 6: + IC(1.384 ns) + CELL(0.000 ns) = 5.896 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 7: + IC(0.654 ns) + CELL(0.618 ns) = 7.168 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 5; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]'
            Info: Total cell delay = 3.139 ns ( 43.79 % )
            Info: Total interconnect delay = 4.029 ns ( 56.21 % )
        Info: - Longest clock path from clock "start/stop" to source memory is 37.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
            Info: 2: + IC(1.512 ns) + CELL(0.154 ns) = 2.485 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.506 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.834 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
            Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.758 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.121 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.056 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
            Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.976 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.901 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.939 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
            Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.391 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.905 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
            Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.836 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
            Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.409 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.337 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.196 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
            Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.695 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
            Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.890 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
            Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.423 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.351 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.802 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.731 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 23: + IC(0.815 ns) + CELL(0.712 ns) = 22.258 ns; Loc. = LCFF_X19_Y14_N29; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 24: + IC(0.642 ns) + CELL(0.053 ns) = 22.953 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst11'
            Info: 25: + IC(0.213 ns) + CELL(0.712 ns) = 23.878 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 26: + IC(0.206 ns) + CELL(0.053 ns) = 24.137 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst12'
            Info: 27: + IC(0.222 ns) + CELL(0.712 ns) = 25.071 ns; Loc. = LCFF_X19_Y12_N17; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst5'
            Info: 28: + IC(0.212 ns) + CELL(0.053 ns) = 25.336 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst8'
            Info: 29: + IC(0.322 ns) + CELL(0.712 ns) = 26.370 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 8; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 30: + IC(0.794 ns) + CELL(0.712 ns) = 27.876 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 31: + IC(0.785 ns) + CELL(0.053 ns) = 28.714 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 32: + IC(0.526 ns) + CELL(0.712 ns) = 29.952 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 33: + IC(0.589 ns) + CELL(0.225 ns) = 30.766 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 34: + IC(0.308 ns) + CELL(0.712 ns) = 31.786 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 7; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 35: + IC(0.578 ns) + CELL(0.228 ns) = 32.592 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst1'
            Info: 36: + IC(0.583 ns) + CELL(0.712 ns) = 33.887 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 18; REG Node = 'control:inst7|CommandDecoder:inst6|inst4'
            Info: 37: + IC(0.655 ns) + CELL(0.228 ns) = 34.770 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 38: + IC(1.481 ns) + CELL(0.000 ns) = 36.251 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 39: + IC(0.648 ns) + CELL(0.481 ns) = 37.380 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 17.351 ns ( 46.42 % )
            Info: Total interconnect delay = 20.029 ns ( 53.58 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "clk" has Internal fmax of 15.0 MHz between source memory "memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0" and destination register "control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]" (period= 66.646 ns)
    Info: + Longest memory to register delay is 2.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4]'
        Info: 3: + IC(0.890 ns) + CELL(0.053 ns) = 2.793 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.948 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 5; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 2.058 ns ( 69.81 % )
        Info: Total interconnect delay = 0.890 ns ( 30.19 % )
    Info: - Smallest clock skew is -30.149 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.191 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(1.348 ns) + CELL(0.228 ns) = 2.403 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.331 ns; Loc. = LCFF_X17_Y12_N1; Fanout = 5; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 3.606 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 5: + IC(0.217 ns) + CELL(0.712 ns) = 4.535 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 6: + IC(1.384 ns) + CELL(0.000 ns) = 5.919 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]~clkctrl'
            Info: 7: + IC(0.654 ns) + CELL(0.618 ns) = 7.191 ns; Loc. = LCFF_X21_Y16_N23; Fanout = 5; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]'
            Info: Total cell delay = 3.150 ns ( 43.80 % )
            Info: Total interconnect delay = 4.041 ns ( 56.20 % )
        Info: - Longest clock path from clock "clk" to source memory is 37.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(1.346 ns) + CELL(0.272 ns) = 2.445 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.794 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
            Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.718 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.081 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.016 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
            Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.936 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.861 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.899 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
            Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.351 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.865 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
            Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.796 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
            Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.369 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.297 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.156 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
            Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.655 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
            Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.850 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
            Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.383 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.311 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.762 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.691 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 23: + IC(0.815 ns) + CELL(0.712 ns) = 22.218 ns; Loc. = LCFF_X19_Y14_N29; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 24: + IC(0.642 ns) + CELL(0.053 ns) = 22.913 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst11'
            Info: 25: + IC(0.213 ns) + CELL(0.712 ns) = 23.838 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 26: + IC(0.206 ns) + CELL(0.053 ns) = 24.097 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst12'
            Info: 27: + IC(0.222 ns) + CELL(0.712 ns) = 25.031 ns; Loc. = LCFF_X19_Y12_N17; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst5'
            Info: 28: + IC(0.212 ns) + CELL(0.053 ns) = 25.296 ns; Loc. = LCCOMB_X19_Y12_N26; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|inst8'
            Info: 29: + IC(0.322 ns) + CELL(0.712 ns) = 26.330 ns; Loc. = LCFF_X18_Y12_N17; Fanout = 8; REG Node = 'control:inst7|CommandDecoder:inst6|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 30: + IC(0.794 ns) + CELL(0.712 ns) = 27.836 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 2; REG Node = 'Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 31: + IC(0.785 ns) + CELL(0.053 ns) = 28.674 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; COMB Node = 'Ron:inst1|inst12'
            Info: 32: + IC(0.526 ns) + CELL(0.712 ns) = 29.912 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'Ron:inst1|inst7'
            Info: 33: + IC(0.589 ns) + CELL(0.225 ns) = 30.726 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'Ron:inst1|inst8'
            Info: 34: + IC(0.308 ns) + CELL(0.712 ns) = 31.746 ns; Loc. = LCFF_X17_Y11_N17; Fanout = 7; REG Node = 'Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]'
            Info: 35: + IC(0.578 ns) + CELL(0.228 ns) = 32.552 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst1'
            Info: 36: + IC(0.583 ns) + CELL(0.712 ns) = 33.847 ns; Loc. = LCFF_X18_Y10_N5; Fanout = 18; REG Node = 'control:inst7|CommandDecoder:inst6|inst4'
            Info: 37: + IC(0.655 ns) + CELL(0.228 ns) = 34.730 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 1; COMB Node = 'memory:inst|inst2'
            Info: 38: + IC(1.481 ns) + CELL(0.000 ns) = 36.211 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'memory:inst|inst2~clkctrl'
            Info: 39: + IC(0.648 ns) + CELL(0.481 ns) = 37.340 ns; Loc. = M4K_X20_Y14; Fanout = 8; MEM Node = 'memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 17.477 ns ( 46.81 % )
            Info: Total interconnect delay = 19.863 ns ( 53.19 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "start/stop" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]" and destination pin or register "Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" for clock "start/stop" (Hold time is 31.334 ns)
    Info: + Largest clock skew is 33.162 ns
        Info: + Longest clock path from clock "start/stop" to destination register is 36.519 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
            Info: 2: + IC(1.512 ns) + CELL(0.154 ns) = 2.485 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.506 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.834 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
            Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.758 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.121 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.056 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
            Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.976 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.901 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.939 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
            Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.391 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.905 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
            Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.836 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
            Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.409 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.337 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.196 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
            Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.695 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
            Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.890 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
            Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.423 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.351 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.802 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.731 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 23: + IC(1.089 ns) + CELL(0.712 ns) = 22.532 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 24: + IC(6.871 ns) + CELL(0.378 ns) = 29.781 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 9; COMB Node = 'Ron:inst1|inst23'
            Info: 25: + IC(5.445 ns) + CELL(0.000 ns) = 35.226 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Ron:inst1|inst23~clkctrl'
            Info: 26: + IC(0.675 ns) + CELL(0.618 ns) = 36.519 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
            Info: Total cell delay = 11.989 ns ( 32.83 % )
            Info: Total interconnect delay = 24.530 ns ( 67.17 % )
        Info: - Shortest clock path from clock "start/stop" to source register is 3.357 ns
            Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
            Info: 2: + IC(1.479 ns) + CELL(0.225 ns) = 2.523 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 3: + IC(0.216 ns) + CELL(0.618 ns) = 3.357 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.662 ns ( 49.51 % )
            Info: Total interconnect delay = 1.695 ns ( 50.49 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
        Info: 2: + IC(0.813 ns) + CELL(0.272 ns) = 1.085 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 7; COMB Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~1'
        Info: 3: + IC(0.590 ns) + CELL(0.053 ns) = 1.728 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.883 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 0.480 ns ( 25.49 % )
        Info: Total interconnect delay = 1.403 ns ( 74.51 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]" and destination pin or register "Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" for clock "clk" (Hold time is 31.459 ns)
    Info: + Largest clock skew is 33.287 ns
        Info: + Longest clock path from clock "clk" to destination register is 36.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(1.346 ns) + CELL(0.272 ns) = 2.445 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
            Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
            Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.794 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
            Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.718 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.081 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.016 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
            Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.936 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
            Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.861 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
            Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.899 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
            Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.351 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
            Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.865 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
            Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.796 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
            Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.369 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.297 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.156 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
            Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.655 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
            Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.850 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
            Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.383 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
            Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.311 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.762 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
            Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.691 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
            Info: 23: + IC(1.089 ns) + CELL(0.712 ns) = 22.492 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]'
            Info: 24: + IC(6.871 ns) + CELL(0.378 ns) = 29.741 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 9; COMB Node = 'Ron:inst1|inst23'
            Info: 25: + IC(5.445 ns) + CELL(0.000 ns) = 35.186 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Ron:inst1|inst23~clkctrl'
            Info: 26: + IC(0.675 ns) + CELL(0.618 ns) = 36.479 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
            Info: Total cell delay = 12.115 ns ( 33.21 % )
            Info: Total interconnect delay = 24.364 ns ( 66.79 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.192 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
            Info: 2: + IC(1.478 ns) + CELL(0.053 ns) = 2.358 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
            Info: 3: + IC(0.216 ns) + CELL(0.618 ns) = 3.192 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.498 ns ( 46.93 % )
            Info: Total interconnect delay = 1.694 ns ( 53.07 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
        Info: 2: + IC(0.813 ns) + CELL(0.272 ns) = 1.085 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 7; COMB Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]~1'
        Info: 3: + IC(0.590 ns) + CELL(0.053 ns) = 1.728 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 1; COMB Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.883 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 0.480 ns ( 25.49 % )
        Info: Total interconnect delay = 1.403 ns ( 74.51 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "control:inst7|inst4" (data pin = "clk", clock pin = "start/stop") is -0.173 ns
    Info: + Longest pin to register delay is 3.805 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
        Info: 2: + IC(1.369 ns) + CELL(0.378 ns) = 2.574 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 1; COMB Node = 'control:inst7|inst16~0'
        Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 3.086 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
        Info: 4: + IC(0.511 ns) + CELL(0.053 ns) = 3.650 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 1; COMB Node = 'control:inst7|inst4~0'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 3.805 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
        Info: Total cell delay = 1.685 ns ( 44.28 % )
        Info: Total interconnect delay = 2.120 ns ( 55.72 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "start/stop" to destination register is 4.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
        Info: 2: + IC(1.364 ns) + CELL(0.272 ns) = 2.455 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 1; COMB Node = 'control:inst7|inst16~0'
        Info: 3: + IC(0.240 ns) + CELL(0.272 ns) = 2.967 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
        Info: 4: + IC(0.483 ns) + CELL(0.618 ns) = 4.068 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
        Info: Total cell delay = 1.981 ns ( 48.70 % )
        Info: Total interconnect delay = 2.087 ns ( 51.30 % )
Info: tco from clock "start/stop" to destination pin "ronOutput[1]" through register "Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" is 42.374 ns
    Info: + Longest clock path from clock "start/stop" to source register is 36.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
        Info: 2: + IC(1.512 ns) + CELL(0.154 ns) = 2.485 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
        Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.506 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.834 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
        Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.758 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.121 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
        Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.056 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
        Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.976 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
        Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.901 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.939 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
        Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.391 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.905 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
        Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.836 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
        Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.409 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
        Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.337 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
        Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.196 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
        Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.695 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
        Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.890 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
        Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.423 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
        Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.351 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
        Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.802 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
        Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.731 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: 23: + IC(1.089 ns) + CELL(0.712 ns) = 22.532 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 24: + IC(6.871 ns) + CELL(0.378 ns) = 29.781 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 9; COMB Node = 'Ron:inst1|inst23'
        Info: 25: + IC(5.445 ns) + CELL(0.000 ns) = 35.226 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Ron:inst1|inst23~clkctrl'
        Info: 26: + IC(0.675 ns) + CELL(0.618 ns) = 36.519 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: Total cell delay = 11.989 ns ( 32.83 % )
        Info: Total interconnect delay = 24.530 ns ( 67.17 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N5; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]'
        Info: 2: + IC(1.072 ns) + CELL(0.272 ns) = 1.344 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 5; COMB Node = 'Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0'
        Info: 3: + IC(2.283 ns) + CELL(2.134 ns) = 5.761 ns; Loc. = PIN_T20; Fanout = 0; PIN Node = 'ronOutput[1]'
        Info: Total cell delay = 2.406 ns ( 41.76 % )
        Info: Total interconnect delay = 3.355 ns ( 58.24 % )
Info: Longest tpd from source pin "start/stop" to destination pin "memoryClk" is 7.040 ns
    Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
    Info: 2: + IC(1.366 ns) + CELL(0.228 ns) = 2.413 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 2; COMB Node = 'Ron:inst1|inst14'
    Info: 3: + IC(2.473 ns) + CELL(2.154 ns) = 7.040 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'memoryClk'
    Info: Total cell delay = 3.201 ns ( 45.47 % )
    Info: Total interconnect delay = 3.839 ns ( 54.53 % )
Info: th for register "Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" (data pin = "clk", clock pin = "start/stop") is 27.420 ns
    Info: + Longest clock path from clock "start/stop" to destination register is 36.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 17; CLK Node = 'start/stop'
        Info: 2: + IC(1.512 ns) + CELL(0.154 ns) = 2.485 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 2; COMB Node = 'control:inst7|ClkRouter:inst15|inst8'
        Info: 3: + IC(0.309 ns) + CELL(0.712 ns) = 3.506 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 9; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]'
        Info: 4: + IC(1.056 ns) + CELL(0.272 ns) = 4.834 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst3'
        Info: 5: + IC(0.212 ns) + CELL(0.712 ns) = 5.758 ns; Loc. = LCFF_X19_Y15_N3; Fanout = 2; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter8:inst4|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 6.121 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst12'
        Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 7.056 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 4; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst5'
        Info: 8: + IC(0.692 ns) + CELL(0.228 ns) = 7.976 ns; Loc. = LCCOMB_X19_Y11_N20; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|inst8'
        Info: 9: + IC(0.213 ns) + CELL(0.712 ns) = 8.901 ns; Loc. = LCFF_X19_Y11_N25; Fanout = 9; REG Node = 'control:inst7|CommandDecoder:inst6|stackControl:inst13|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]'
        Info: 10: + IC(0.692 ns) + CELL(0.346 ns) = 9.939 ns; Loc. = LCCOMB_X19_Y14_N2; Fanout = 1; COMB Node = 'stack:inst9|pop:inst28|inst9'
        Info: 11: + IC(0.740 ns) + CELL(0.712 ns) = 11.391 ns; Loc. = LCFF_X14_Y13_N21; Fanout = 2; REG Node = 'stack:inst9|pop:inst28|lpm_counter8:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]'
        Info: 12: + IC(0.242 ns) + CELL(0.272 ns) = 11.905 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 2; COMB Node = 'stack:inst9|pop:inst28|inst11'
        Info: 13: + IC(0.219 ns) + CELL(0.712 ns) = 12.836 ns; Loc. = LCFF_X14_Y13_N17; Fanout = 4; REG Node = 'stack:inst9|pop:inst28|inst4'
        Info: 14: + IC(0.345 ns) + CELL(0.228 ns) = 13.409 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'stack:inst9|pop:inst28|inst8'
        Info: 15: + IC(0.216 ns) + CELL(0.712 ns) = 14.337 ns; Loc. = LCFF_X15_Y13_N9; Fanout = 15; REG Node = 'stack:inst9|pop:inst28|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_bvj:auto_generated|safe_q[0]'
        Info: 16: + IC(0.806 ns) + CELL(0.053 ns) = 15.196 ns; Loc. = LCCOMB_X19_Y17_N16; Fanout = 2; COMB Node = 'control:inst7|CommandDecoder:inst6|inst12~0'
        Info: 17: + IC(1.142 ns) + CELL(0.357 ns) = 16.695 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'control:inst7|inst16'
        Info: 18: + IC(0.483 ns) + CELL(0.712 ns) = 17.890 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'control:inst7|inst4'
        Info: 19: + IC(0.480 ns) + CELL(0.053 ns) = 18.423 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 2; COMB Node = 'control:inst7|inst14'
        Info: 20: + IC(0.216 ns) + CELL(0.712 ns) = 19.351 ns; Loc. = LCFF_X17_Y12_N3; Fanout = 4; REG Node = 'control:inst7|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
        Info: 21: + IC(0.226 ns) + CELL(0.225 ns) = 19.802 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'control:inst7|clkRouter1:inst3|inst13'
        Info: 22: + IC(0.217 ns) + CELL(0.712 ns) = 20.731 ns; Loc. = LCFF_X17_Y12_N21; Fanout = 8; REG Node = 'control:inst7|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]'
        Info: 23: + IC(1.089 ns) + CELL(0.712 ns) = 22.532 ns; Loc. = LCFF_X19_Y17_N23; Fanout = 12; REG Node = 'control:inst7|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 24: + IC(6.871 ns) + CELL(0.378 ns) = 29.781 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 9; COMB Node = 'Ron:inst1|inst23'
        Info: 25: + IC(5.445 ns) + CELL(0.000 ns) = 35.226 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Ron:inst1|inst23~clkctrl'
        Info: 26: + IC(0.675 ns) + CELL(0.618 ns) = 36.519 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 11.989 ns ( 32.83 % )
        Info: Total interconnect delay = 24.530 ns ( 67.17 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 9.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 17; CLK Node = 'clk'
        Info: 2: + IC(7.086 ns) + CELL(0.272 ns) = 8.185 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 9; COMB Node = 'Ron:inst1|inst23'
        Info: 3: + IC(0.680 ns) + CELL(0.228 ns) = 9.093 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 1; COMB Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 9.248 ns; Loc. = LCFF_X18_Y14_N9; Fanout = 2; REG Node = 'Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.482 ns ( 16.03 % )
        Info: Total interconnect delay = 7.766 ns ( 83.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 147 megabytes
    Info: Processing ended: Thu Nov 07 04:00:29 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


