#ifndef RISCV_CSR_ENCODING_H
#define RISCV_CSR_ENCODING_H

#ifdef __ASSEMBLY__
#define _RISCV_UL(x)  x
#define _RISCV_ULL(x) x
#else
#define _RISCV_UL(x)  x##UL
#define _RISCV_ULL(x) x##ULL
#endif

#define MSTATUS_UIE         _RISCV_UL(0x00000001)
#define MSTATUS_SIE         _RISCV_UL(0x00000002)
#define MSTATUS_HIE         _RISCV_UL(0x00000004)
#define MSTATUS_MIE         _RISCV_UL(0x00000008)
#define MSTATUS_UPIE        _RISCV_UL(0x00000010)
#define MSTATUS_SPIE        _RISCV_UL(0x00000020)
#define MSTATUS_UBE         _RISCV_UL(0x00000040)
#define MSTATUS_MPIE        _RISCV_UL(0x00000080)
#define MSTATUS_SPP         _RISCV_UL(0x00000100)
#define MSTATUS_VS          _RISCV_UL(0x00000600)
#define MSTATUS_MPP         _RISCV_UL(0x00001800)
#define MSTATUS_FS          _RISCV_UL(0x00006000)
#define MSTATUS_XS          _RISCV_UL(0x00018000)
#define MSTATUS_MPRV        _RISCV_UL(0x00020000)
#define MSTATUS_SUM         _RISCV_UL(0x00040000)
#define MSTATUS_MXR         _RISCV_UL(0x00080000)
#define MSTATUS_TVM         _RISCV_UL(0x00100000)
#define MSTATUS_TW          _RISCV_UL(0x00200000)
#define MSTATUS_TSR         _RISCV_UL(0x00400000)
#define MSTATUS_SPELP       _RISCV_UL(0x00800000)
#define MSTATUS_SDT         _RISCV_UL(0x01000000)
#define MSTATUS32_SD        _RISCV_UL(0x80000000)
#define MSTATUS_UXL         _RISCV_ULL(0x0000000300000000)
#define MSTATUS_SXL         _RISCV_ULL(0x0000000C00000000)
#define MSTATUS_SBE         _RISCV_ULL(0x0000001000000000)
#define MSTATUS_MBE         _RISCV_ULL(0x0000002000000000)
#define MSTATUS_GVA         _RISCV_ULL(0x0000004000000000)
#define MSTATUS_MPV         _RISCV_ULL(0x0000008000000000)
#define MSTATUS_MPELP       _RISCV_ULL(0x0000020000000000)
#define MSTATUS_MDT         _RISCV_ULL(0x0000040000000000)
#define MSTATUS64_SD        _RISCV_ULL(0x8000000000000000)

#define MSTATUSH_SBE        _RISCV_UL(0x00000010)
#define MSTATUSH_MBE        _RISCV_UL(0x00000020)
#define MSTATUSH_GVA        _RISCV_UL(0x00000040)
#define MSTATUSH_MPV        _RISCV_UL(0x00000080)
#define MSTATUSH_MDT        _RISCV_UL(0x00000400)

#define SSTATUS_UIE         _RISCV_UL(0x00000001)
#define SSTATUS_SIE         _RISCV_UL(0x00000002)
#define SSTATUS_UPIE        _RISCV_UL(0x00000010)
#define SSTATUS_SPIE        _RISCV_UL(0x00000020)
#define SSTATUS_UBE         _RISCV_UL(0x00000040)
#define SSTATUS_SPP         _RISCV_UL(0x00000100)
#define SSTATUS_VS          _RISCV_UL(0x00000600)
#define SSTATUS_FS          _RISCV_UL(0x00006000)
#define SSTATUS_XS          _RISCV_UL(0x00018000)
#define SSTATUS_SUM         _RISCV_UL(0x00040000)
#define SSTATUS_MXR         _RISCV_UL(0x00080000)
#define SSTATUS_SPELP       _RISCV_UL(0x00800000)
#define SSTATUS_SDT         _RISCV_UL(0x01000000)
#define SSTATUS32_SD        _RISCV_UL(0x80000000)
#define SSTATUS_UXL         _RISCV_ULL(0x0000000300000000)
#define SSTATUS64_SD        _RISCV_ULL(0x8000000000000000)

#define HSTATUS_VSBE        _RISCV_UL(0x00000020)
#define HSTATUS_GVA         _RISCV_UL(0x00000040)
#define HSTATUS_SPV         _RISCV_UL(0x00000080)
#define HSTATUS_SPVP        _RISCV_UL(0x00000100)
#define HSTATUS_HU          _RISCV_UL(0x00000200)
#define HSTATUS_VGEIN       _RISCV_UL(0x0003f000)
#define HSTATUS_VTVM        _RISCV_UL(0x00100000)
#define HSTATUS_VTW         _RISCV_UL(0x00200000)
#define HSTATUS_VTSR        _RISCV_UL(0x00400000)
#define HSTATUS_HUKTE       _RISCV_UL(0x01000000)
#define HSTATUS_VSXL        _RISCV_ULL(0x0000000300000000)
#define HSTATUS_HUPMM       _RISCV_ULL(0x0003000000000000)

#define USTATUS_UIE         _RISCV_UL(0x00000001)
#define USTATUS_UPIE        _RISCV_UL(0x00000010)

#define MNSTATUS_NMIE       _RISCV_UL(0x00000008)
#define MNSTATUS_MNPV       _RISCV_UL(0x00000080)
#define MNSTATUS_MNPELP     _RISCV_UL(0x00000200)
#define MNSTATUS_MNPP       _RISCV_UL(0x00001800)

#define DCSR_XDEBUGVER      (15U<<28)
#define DCSR_EXTCAUSE       (7<<24)
#define DCSR_CETRIG         (1<<19)
#define DCSR_PELP           (1<<18)
#define DCSR_EBREAKVS       (1<<17)
#define DCSR_EBREAKVU       (1<<16)
#define DCSR_EBREAKM        (1<<15)
#define DCSR_EBREAKS        (1<<13)
#define DCSR_EBREAKU        (1<<12)
#define DCSR_STEPIE         (1<<11)
#define DCSR_STOPCOUNT      (1<<10)
#define DCSR_STOPTIME       (1<<9)
#define DCSR_CAUSE          (7<<6)
#define DCSR_V              (1<<5)
#define DCSR_MPRVEN         (1<<4)
#define DCSR_NMIP           (1<<3)
#define DCSR_STEP           (1<<2)
#define DCSR_PRV            (3<<0)

#define DCSR_CAUSE_NONE     0
#define DCSR_CAUSE_SWBP     1
#define DCSR_CAUSE_HWBP     2
#define DCSR_CAUSE_DEBUGINT 3
#define DCSR_CAUSE_STEP     4
#define DCSR_CAUSE_HALT     5
#define DCSR_CAUSE_GROUP    6
#define DCSR_CAUSE_EXTCAUSE 7

#define DCSR_EXTCAUSE_CRITERR 0

#define MCONTROL_TYPE(xlen)    (_RISCV_ULL(0xf)<<((xlen)-4))
#define MCONTROL_DMODE(xlen)   (_RISCV_ULL(1)<<((xlen)-5))
#define MCONTROL_MASKMAX(xlen) (_RISCV_ULL(0x3f)<<((xlen)-11))

#define MCONTROL_SELECT     (1<<19)
#define MCONTROL_TIMING     (1<<18)
#define MCONTROL_ACTION     (0xf<<12)
#define MCONTROL_CHAIN      (1<<11)
#define MCONTROL_MATCH      (0xf<<7)
#define MCONTROL_M          (1<<6)
#define MCONTROL_H          (1<<5)
#define MCONTROL_S          (1<<4)
#define MCONTROL_U          (1<<3)
#define MCONTROL_EXECUTE    (1<<2)
#define MCONTROL_STORE      (1<<1)
#define MCONTROL_LOAD       (1<<0)

#define MCONTROL_TYPE_NONE      0
#define MCONTROL_TYPE_MATCH     2

#define MCONTROL_ACTION_DEBUG_EXCEPTION   0
#define MCONTROL_ACTION_DEBUG_MODE        1
#define MCONTROL_ACTION_TRACE_START       2
#define MCONTROL_ACTION_TRACE_STOP        3
#define MCONTROL_ACTION_TRACE_EMIT        4

#define MCONTROL_MATCH_EQUAL     0
#define MCONTROL_MATCH_NAPOT     1
#define MCONTROL_MATCH_GE        2
#define MCONTROL_MATCH_LT        3
#define MCONTROL_MATCH_MASK_LOW  4
#define MCONTROL_MATCH_MASK_HIGH 5

#define MIP_USIP            (1 << IRQ_U_SOFT)
#define MIP_SSIP            (1 << IRQ_S_SOFT)
#define MIP_VSSIP           (1 << IRQ_VS_SOFT)
#define MIP_MSIP            (1 << IRQ_M_SOFT)
#define MIP_UTIP            (1 << IRQ_U_TIMER)
#define MIP_STIP            (1 << IRQ_S_TIMER)
#define MIP_VSTIP           (1 << IRQ_VS_TIMER)
#define MIP_MTIP            (1 << IRQ_M_TIMER)
#define MIP_UEIP            (1 << IRQ_U_EXT)
#define MIP_SEIP            (1 << IRQ_S_EXT)
#define MIP_VSEIP           (1 << IRQ_VS_EXT)
#define MIP_MEIP            (1 << IRQ_M_EXT)
#define MIP_SGEIP           (1 << IRQ_S_GEXT)
#define MIP_LCOFIP          (1 << IRQ_LCOF)
#define MIP_RAS_LOW_PRIO    (_RISCV_ULL(1) << IRQ_RAS_LOW_PRIO)
#define MIP_RAS_HIGH_PRIO   (_RISCV_ULL(1) << IRQ_RAS_HIGH_PRIO)

#define MIP_S_MASK          (MIP_SSIP | MIP_STIP | MIP_SEIP)
#define MIP_VS_MASK         (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP)
#define MIP_HS_MASK         (MIP_VS_MASK | MIP_SGEIP)

#define MIDELEG_FORCED_MASK MIP_HS_MASK

#define SIP_SSIP MIP_SSIP
#define SIP_STIP MIP_STIP

#define MENVCFG_FIOM  _RISCV_UL(0x00000001)
#define MENVCFG_LPE   _RISCV_UL(0x00000004)
#define MENVCFG_SSE   _RISCV_UL(0x00000008)
#define MENVCFG_CBIE  _RISCV_UL(0x00000030)
#define MENVCFG_CBCFE _RISCV_UL(0x00000040)
#define MENVCFG_CBZE  _RISCV_UL(0x00000080)
#define MENVCFG_PMM   _RISCV_ULL(0x0000000300000000)
#define MENVCFG_DTE   _RISCV_ULL(0x0800000000000000)
#define MENVCFG_CDE   _RISCV_ULL(0x1000000000000000)
#define MENVCFG_ADUE  _RISCV_ULL(0x2000000000000000)
#define MENVCFG_PBMTE _RISCV_ULL(0x4000000000000000)
#define MENVCFG_STCE  _RISCV_ULL(0x8000000000000000)

#define MENVCFGH_DTE   _RISCV_UL(0x08000000)
#define MENVCFGH_CDE   _RISCV_UL(0x10000000)
#define MENVCFGH_ADUE  _RISCV_UL(0x20000000)
#define MENVCFGH_PBMTE _RISCV_UL(0x40000000)
#define MENVCFGH_STCE  _RISCV_UL(0x80000000)

#define MSTATEEN0_CS       _RISCV_UL(0x00000001)
#define MSTATEEN0_FCSR     _RISCV_UL(0x00000002)
#define MSTATEEN0_JVT      _RISCV_UL(0x00000004)
#define MSTATEEN0_CTR      _RISCV_ULL(0x0040000000000000)
#define MSTATEEN0_PRIV114  _RISCV_ULL(0x0080000000000000)
#define MSTATEEN0_PRIV113  _RISCV_ULL(0x0100000000000000)
#define MSTATEEN0_HCONTEXT _RISCV_ULL(0x0200000000000000)
#define MSTATEEN0_IMSIC    _RISCV_ULL(0x0400000000000000)
#define MSTATEEN0_AIA      _RISCV_ULL(0x0800000000000000)
#define MSTATEEN0_CSRIND   _RISCV_ULL(0x1000000000000000)
#define MSTATEEN0_HENVCFG  _RISCV_ULL(0x4000000000000000)
#define MSTATEEN_HSTATEEN  _RISCV_ULL(0x8000000000000000)

#define MSTATEEN0H_CTR      _RISCV_UL(0x00400000)
#define MSTATEEN0H_PRIV114  _RISCV_UL(0x00800000)
#define MSTATEEN0H_PRIV113  _RISCV_UL(0x01000000)
#define MSTATEEN0H_HCONTEXT _RISCV_UL(0x02000000)
#define MSTATEEN0H_IMSIC    _RISCV_UL(0x04000000)
#define MSTATEEN0H_AIA      _RISCV_UL(0x08000000)
#define MSTATEEN0H_CSRIND   _RISCV_UL(0x10000000)
#define MSTATEEN0H_HENVCFG  _RISCV_UL(0x40000000)
#define MSTATEENH_HSTATEEN  _RISCV_UL(0x80000000)

#define MHPMEVENT_VUINH _RISCV_ULL(0x0400000000000000)
#define MHPMEVENT_VSINH _RISCV_ULL(0x0800000000000000)
#define MHPMEVENT_UINH  _RISCV_ULL(0x1000000000000000)
#define MHPMEVENT_SINH  _RISCV_ULL(0x2000000000000000)
#define MHPMEVENT_MINH  _RISCV_ULL(0x4000000000000000)
#define MHPMEVENT_OF    _RISCV_ULL(0x8000000000000000)

#define MHPMEVENTH_VUINH _RISCV_UL(0x04000000)
#define MHPMEVENTH_VSINH _RISCV_UL(0x08000000)
#define MHPMEVENTH_UINH  _RISCV_UL(0x10000000)
#define MHPMEVENTH_SINH  _RISCV_UL(0x20000000)
#define MHPMEVENTH_MINH  _RISCV_UL(0x40000000)
#define MHPMEVENTH_OF    _RISCV_UL(0x80000000)

#define MCOUNTEREN_CY_SHIFT    0
#define MCOUNTEREN_TIME_SHIFT  1
#define MCOUNTEREN_IR_SHIFT    2

#define MCOUNTEREN_CY      (1U << MCOUNTEREN_CY_SHIFT)
#define MCOUNTEREN_TIME    (1U << MCOUNTEREN_TIME_SHIFT)
#define MCOUNTEREN_IR      (1U << MCOUNTEREN_IR_SHIFT)

#define MCOUNTINHIBIT_CY    MCOUNTEREN_CY
#define MCOUNTINHIBIT_IR    MCOUNTEREN_IR

#define HENVCFG_FIOM  _RISCV_UL(0x00000001)
#define HENVCFG_LPE   _RISCV_UL(0x00000004)
#define HENVCFG_SSE   _RISCV_UL(0x00000008)
#define HENVCFG_CBIE  _RISCV_UL(0x00000030)
#define HENVCFG_CBCFE _RISCV_UL(0x00000040)
#define HENVCFG_CBZE  _RISCV_UL(0x00000080)
#define HENVCFG_PMM   _RISCV_ULL(0x0000000300000000)
#define HENVCFG_DTE   _RISCV_ULL(0x0800000000000000)
#define HENVCFG_ADUE  _RISCV_ULL(0x2000000000000000)
#define HENVCFG_PBMTE _RISCV_ULL(0x4000000000000000)
#define HENVCFG_STCE  _RISCV_ULL(0x8000000000000000)

#define HENVCFGH_DTE   _RISCV_UL(0x08000000)
#define HENVCFGH_ADUE  _RISCV_UL(0x20000000)
#define HENVCFGH_PBMTE _RISCV_UL(0x40000000)
#define HENVCFGH_STCE  _RISCV_UL(0x80000000)

#define SISELECT_SMCDELEG_START       _RISCV_UL(0x40)
#define SISELECT_SMCDELEG_UNUSED      _RISCV_UL(0x41)
#define SISELECT_SMCDELEG_INSTRET     _RISCV_UL(0x42)
#define SISELECT_SMCDELEG_INSTRETCFG  _RISCV_UL(0x42)
/*
 * ?iselect values for hpmcounters4..31 and hpmevent4..31
 * can easily computed, and were elided for brevity.
 */
#define SISELECT_SMCDELEG_HPMCOUNTER_3  _RISCV_UL(0x43)
#define SISELECT_SMCDELEG_HPMEVENT_3    _RISCV_UL(0x43)
#define SISELECT_SMCDELEG_END           _RISCV_UL(0x5f)

#define MISELECT_IPRIO     _RISCV_UL(0x30)
#define MISELECT_IPRIO_TOP _RISCV_UL(0x3f)
#define MISELECT_IMSIC     _RISCV_UL(0x70)
#define MISELECT_IMSIC_TOP _RISCV_UL(0xff)

#define SISELECT_IPRIO     _RISCV_UL(0x30)
#define SISELECT_IPRIO_TOP _RISCV_UL(0x3f)
#define SISELECT_IMSIC     _RISCV_UL(0x70)
#define SISELECT_IMSIC_TOP _RISCV_UL(0xff)

#define VSISELECT_IMSIC     _RISCV_UL(0x70)
#define VSISELECT_IMSIC_TOP _RISCV_UL(0xff)

#define HSTATEEN0_CS       _RISCV_UL(0x00000001)
#define HSTATEEN0_FCSR     _RISCV_UL(0x00000002)
#define HSTATEEN0_JVT      _RISCV_UL(0x00000004)
#define HSTATEEN0_CTR      _RISCV_ULL(0x0040000000000000)
#define HSTATEEN0_SCONTEXT _RISCV_ULL(0x0200000000000000)
#define HSTATEEN0_IMSIC    _RISCV_ULL(0x0400000000000000)
#define HSTATEEN0_AIA      _RISCV_ULL(0x0800000000000000)
#define HSTATEEN0_CSRIND   _RISCV_ULL(0x1000000000000000)
#define HSTATEEN0_SENVCFG  _RISCV_ULL(0x4000000000000000)
#define HSTATEEN_SSTATEEN  _RISCV_ULL(0x8000000000000000)

#define HSTATEEN0H_CTR      _RISCV_UL(0x00400000)
#define HSTATEEN0H_SCONTEXT _RISCV_UL(0x02000000)
#define HSTATEEN0H_IMSIC    _RISCV_UL(0x04000000)
#define HSTATEEN0H_AIA      _RISCV_UL(0x08000000)
#define HSTATEEN0H_CSRIND   _RISCV_UL(0x10000000)
#define HSTATEEN0H_SENVCFG  _RISCV_UL(0x40000000)
#define HSTATEENH_SSTATEEN  _RISCV_UL(0x80000000)

#define SENVCFG_FIOM  _RISCV_UL(0x00000001)
#define SENVCFG_LPE   _RISCV_UL(0x00000004)
#define SENVCFG_SSE   _RISCV_UL(0x00000008)
#define SENVCFG_CBIE  _RISCV_UL(0x00000030)
#define SENVCFG_CBCFE _RISCV_UL(0x00000040)
#define SENVCFG_CBZE  _RISCV_UL(0x00000080)
#define SENVCFG_UKTE  _RISCV_UL(0x00000100)
#define SENVCFG_PMM   _RISCV_ULL(0x0000000300000000)

#define SSTATEEN0_CS   _RISCV_UL(0x00000001)
#define SSTATEEN0_FCSR _RISCV_UL(0x00000002)
#define SSTATEEN0_JVT  _RISCV_UL(0x00000004)

#define MSECCFG_MML    _RISCV_UL(0x00000001)
#define MSECCFG_MMWP   _RISCV_UL(0x00000002)
#define MSECCFG_RLB    _RISCV_UL(0x00000004)
#define MSECCFG_USEED  _RISCV_UL(0x00000100)
#define MSECCFG_SSEED  _RISCV_UL(0x00000200)
#define MSECCFG_MLPE   _RISCV_UL(0x00000400)
#define MSECCFG_PMM    _RISCV_ULL(0x0000000300000000)

/* jvt fields */
#define JVT_MODE   _RISCV_UL(0x3F)
#define JVT_BASE   (~0x3F)

#define HVICTL_VTI    _RISCV_UL(0x40000000)
#define HVICTL_IID    _RISCV_UL(0x003F0000)
#define HVICTL_DPR    _RISCV_UL(0x00000200)
#define HVICTL_IPRIOM _RISCV_UL(0x00000100)
#define HVICTL_IPRIO  _RISCV_UL(0x000000FF)

#define MTOPI_IID   _RISCV_UL(0x0FFF0000)
#define MTOPI_IPRIO _RISCV_UL(0x000000FF)

#define PRV_U 0
#define PRV_S 1
#define PRV_M 3

#define PRV_HS (PRV_S + 1)

#define SATP32_MODE _RISCV_UL(0x80000000)
#define SATP32_ASID _RISCV_UL(0x7FC00000)
#define SATP32_PPN  _RISCV_UL(0x003FFFFF)
#define SATP64_MODE _RISCV_ULL(0xF000000000000000)
#define SATP64_ASID _RISCV_ULL(0x0FFFF00000000000)
#define SATP64_PPN  _RISCV_ULL(0x00000FFFFFFFFFFF)

#define SATP_MODE_OFF  0
#define SATP_MODE_SV32 1
#define SATP_MODE_SV39 8
#define SATP_MODE_SV48 9
#define SATP_MODE_SV57 10
#define SATP_MODE_SV64 11

#define HGATP32_MODE _RISCV_UL(0x80000000)
#define HGATP32_VMID _RISCV_UL(0x1FC00000)
#define HGATP32_PPN _RISCV_UL(0x003FFFFF)

#define HGATP64_MODE _RISCV_ULL(0xF000000000000000)
#define HGATP64_VMID _RISCV_ULL(0x03FFF00000000000)
#define HGATP64_PPN  _RISCV_ULL(0x00000FFFFFFFFFFF)

#define HGATP_MODE_OFF 0
#define HGATP_MODE_SV32X4 1
#define HGATP_MODE_SV39X4 8
#define HGATP_MODE_SV48X4 9
#define HGATP_MODE_SV57X4 10

#define PMP_R     _RISCV_UL(0x01)
#define PMP_W     _RISCV_UL(0x02)
#define PMP_X     _RISCV_UL(0x04)
#define PMP_A     _RISCV_UL(0x18)
#define PMP_MT    _RISCV_UL(0x60)
#define PMP_L     _RISCV_UL(0x80)
#define PMP_SHIFT 2

#define PMP_TOR   _RISCV_UL(0x08)
#define PMP_NA4   _RISCV_UL(0x10)
#define PMP_NAPOT _RISCV_UL(0x18)

#define SPMP_U      _RISCV_UL(0x100)
#define SPMP_SHARED _RISCV_UL(0x200)

#define MCTRCTL_U          _RISCV_ULL(0x0000000000000001)
#define MCTRCTL_S          _RISCV_ULL(0x0000000000000002)
#define MCTRCTL_M          _RISCV_ULL(0x0000000000000004)
#define MCTRCTL_RASEMU     _RISCV_ULL(0x0000000000000080)
#define MCTRCTL_STE        _RISCV_ULL(0x0000000000000100)
#define MCTRCTL_MTE        _RISCV_ULL(0x0000000000000200)
#define MCTRCTL_BPFRZ      _RISCV_ULL(0x0000000000000800)
#define MCTRCTL_LCOFIFRZ   _RISCV_ULL(0x0000000000001000)
#define MCTRCTL_EXCINH     _RISCV_ULL(0x0000000200000000)
#define MCTRCTL_INTRINH    _RISCV_ULL(0x0000000400000000)
#define MCTRCTL_TRETINH    _RISCV_ULL(0x0000000800000000)
#define MCTRCTL_NTBREN     _RISCV_ULL(0x0000001000000000)
#define MCTRCTL_TKBRINH    _RISCV_ULL(0x0000002000000000)
#define MCTRCTL_INDCALLINH _RISCV_ULL(0x0000010000000000)
#define MCTRCTL_DIRCALLINH _RISCV_ULL(0x0000020000000000)
#define MCTRCTL_INDJMPINH  _RISCV_ULL(0x0000040000000000)
#define MCTRCTL_DIRJMPINH  _RISCV_ULL(0x0000080000000000)
#define MCTRCTL_CORSWAPINH _RISCV_ULL(0x0000100000000000)
#define MCTRCTL_RETINH     _RISCV_ULL(0x0000200000000000)
#define MCTRCTL_INDLJMPINH _RISCV_ULL(0x0000400000000000)
#define MCTRCTL_DIRLJMPINH _RISCV_ULL(0x0000800000000000)
#define MCTRCTL_CUSTOM     _RISCV_ULL(0xF000000000000000)

#define SCTRCTL_U          _RISCV_ULL(0x0000000000000001)
#define SCTRCTL_S          _RISCV_ULL(0x0000000000000002)
#define SCTRCTL_RASEMU     _RISCV_ULL(0x0000000000000080)
#define SCTRCTL_STE        _RISCV_ULL(0x0000000000000100)
#define SCTRCTL_BPFRZ      _RISCV_ULL(0x0000000000000800)
#define SCTRCTL_LCOFIFRZ   _RISCV_ULL(0x0000000000001000)
#define SCTRCTL_EXCINH     _RISCV_ULL(0x0000000200000000)
#define SCTRCTL_INTRINH    _RISCV_ULL(0x0000000400000000)
#define SCTRCTL_TRETINH    _RISCV_ULL(0x0000000800000000)
#define SCTRCTL_NTBREN     _RISCV_ULL(0x0000001000000000)
#define SCTRCTL_TKBRINH    _RISCV_ULL(0x0000002000000000)
#define SCTRCTL_INDCALLINH _RISCV_ULL(0x0000010000000000)
#define SCTRCTL_DIRCALLINH _RISCV_ULL(0x0000020000000000)
#define SCTRCTL_INDJMPINH  _RISCV_ULL(0x0000040000000000)
#define SCTRCTL_DIRJMPINH  _RISCV_ULL(0x0000080000000000)
#define SCTRCTL_CORSWAPINH _RISCV_ULL(0x0000100000000000)
#define SCTRCTL_RETINH     _RISCV_ULL(0x0000200000000000)
#define SCTRCTL_INDLJMPINH _RISCV_ULL(0x0000400000000000)
#define SCTRCTL_DIRLJMPINH _RISCV_ULL(0x0000800000000000)

#define VSCTRCTL_U          _RISCV_ULL(0x0000000000000001)
#define VSCTRCTL_S          _RISCV_ULL(0x0000000000000002)
#define VSCTRCTL_RASEMU     _RISCV_ULL(0x0000000000000080)
#define VSCTRCTL_STE        _RISCV_ULL(0x0000000000000100)
#define VSCTRCTL_BPFRZ      _RISCV_ULL(0x0000000000000800)
#define VSCTRCTL_LCOFIFRZ   _RISCV_ULL(0x0000000000001000)
#define VSCTRCTL_EXCINH     _RISCV_ULL(0x0000000200000000)
#define VSCTRCTL_INTRINH    _RISCV_ULL(0x0000000400000000)
#define VSCTRCTL_TRETINH    _RISCV_ULL(0x0000000800000000)
#define VSCTRCTL_NTBREN     _RISCV_ULL(0x0000001000000000)
#define VSCTRCTL_TKBRINH    _RISCV_ULL(0x0000002000000000)
#define VSCTRCTL_INDCALLINH _RISCV_ULL(0x0000010000000000)
#define VSCTRCTL_DIRCALLINH _RISCV_ULL(0x0000020000000000)
#define VSCTRCTL_INDJMPINH  _RISCV_ULL(0x0000040000000000)
#define VSCTRCTL_DIRJMPINH  _RISCV_ULL(0x0000080000000000)
#define VSCTRCTL_CORSWAPINH _RISCV_ULL(0x0000100000000000)
#define VSCTRCTL_RETINH     _RISCV_ULL(0x0000200000000000)
#define VSCTRCTL_INDLJMPINH _RISCV_ULL(0x0000400000000000)
#define VSCTRCTL_DIRLJMPINH _RISCV_ULL(0x0000800000000000)
#define VSCTRCTL_CUSTOM     _RISCV_ULL(0xF000000000000000)

#define SCTRDEPTH_DEPTH     _RISCV_UL(0x00000007)

#define SCTRSTATUS_WRPTR    _RISCV_UL(0x000000FF)
#define SCTRSTATUS_FROZEN   _RISCV_UL(0x80000000)

#define SCTR_ENTRY_BASE     _RISCV_UL(0x200)

#define SCTR_SOURCE_V       _RISCV_ULL(0x0000000000000001)
#define SCTR_SOURCE_PC      _RISCV_ULL(0xFFFFFFFFFFFFFFFE)

#define SCTR_TARGET_MISP    _RISCV_ULL(0x0000000000000001)
#define SCTR_TARGET_PC      _RISCV_ULL(0xFFFFFFFFFFFFFFFE)

#define SCTR_DATA_TYPE      _RISCV_ULL(0x000000000000000F)
#define SCTR_DATA_CCV       _RISCV_ULL(0x0000000000008000)
#define SCTR_DATA_CC        _RISCV_ULL(0x00000000FFFF0000)

#define IRQ_U_SOFT        0
#define IRQ_S_SOFT        1
#define IRQ_VS_SOFT       2
#define IRQ_M_SOFT        3
#define IRQ_U_TIMER       4
#define IRQ_S_TIMER       5
#define IRQ_VS_TIMER      6
#define IRQ_M_TIMER       7
#define IRQ_U_EXT         8
#define IRQ_S_EXT         9
#define IRQ_VS_EXT        10
#define IRQ_M_EXT         11
#define IRQ_S_GEXT        12
#define IRQ_COP           12
#define IRQ_LCOF          13
#define IRQ_RAS_LOW_PRIO  35
#define IRQ_RAS_HIGH_PRIO 43

/* page table entry (PTE) fields */
#define PTE_V     0x001 /* Valid */
#define PTE_R     0x002 /* Read */
#define PTE_W     0x004 /* Write */
#define PTE_X     0x008 /* Execute */
#define PTE_U     0x010 /* User */
#define PTE_G     0x020 /* Global */
#define PTE_A     0x040 /* Accessed */
#define PTE_D     0x080 /* Dirty */
#define PTE_SOFT  0x300 /* Reserved for Software */
#define PTE_SVRSW60T59B  _RISCV_ULL(0x1800000000000000) /* Svrsw60t59b: Reserved for software use */
#define PTE_RSVD         _RISCV_ULL(0x07C0000000000000) /* Reserved for future standard use */
#define PTE_PBMT  _RISCV_ULL(0x6000000000000000) /* Svpbmt: Page-based memory types */
#define PTE_N     _RISCV_ULL(0x8000000000000000) /* Svnapot: NAPOT translation contiguity */
#define PTE_ATTR  _RISCV_ULL(0xFFC0000000000000) /* All attributes and reserved bits */

#define PTE_PPN_SHIFT 10

#define PTE_TABLE(PTE) (((PTE) & (PTE_V | PTE_R | PTE_W | PTE_X)) == PTE_V)

/* srmcfg CSR fields */
#define SRMCFG_RCID  _RISCV_UL(0x00000FFF)
#define SRMCFG_MCID  _RISCV_UL(0x0FFF0000)

/* software check exception xtval codes */
#define LANDING_PAD_FAULT 2
#define SHADOW_STACK_FAULT 3

#ifdef __riscv

#if __riscv_xlen == 64
# define MSTATUS_SD MSTATUS64_SD
# define SSTATUS_SD SSTATUS64_SD
# define RISCV_PGLEVEL_BITS 9
# define SATP_MODE SATP64_MODE
#else
# define MSTATUS_SD MSTATUS32_SD
# define SSTATUS_SD SSTATUS32_SD
# define RISCV_PGLEVEL_BITS 10
# define SATP_MODE SATP32_MODE
#endif
#define RISCV_PGSHIFT 12
#define RISCV_PGSIZE (1 << RISCV_PGSHIFT)

#ifndef __ASSEMBLER__

#ifdef __GNUC__

#define read_csr(reg) ({ unsigned long __tmp; \
  asm volatile ("csrr %0, " #reg : "=r"(__tmp)); \
  __tmp; })

#define write_csr(reg, val) ({ \
  asm volatile ("csrw " #reg ", %0" :: "rK"(val)); })

#define swap_csr(reg, val) ({ unsigned long __tmp; \
  asm volatile ("csrrw %0, " #reg ", %1" : "=r"(__tmp) : "rK"(val)); \
  __tmp; })

#define set_csr(reg, bit) ({ unsigned long __tmp; \
  asm volatile ("csrrs %0, " #reg ", %1" : "=r"(__tmp) : "rK"(bit)); \
  __tmp; })

#define clear_csr(reg, bit) ({ unsigned long __tmp; \
  asm volatile ("csrrc %0, " #reg ", %1" : "=r"(__tmp) : "rK"(bit)); \
  __tmp; })

#define rdtime() read_csr(time)
#define rdcycle() read_csr(cycle)
#define rdinstret() read_csr(instret)

#endif

#endif

#endif

#endif
