# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe FreeRTOSTestTop-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module FreeRTOSTestTop +define+TOP_TYPE=VFreeRTOSTestTop -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VFreeRTOSTestTop -include VFreeRTOSTestTop.h -fPIC -shared -I'/home/fret/.sdkman/candidates/java/17.0.12-oracle/include' -I'/home/fret/.sdkman/candidates/java/17.0.12-oracle/include/linux' -fvisibility=hidden -Mdir /home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden FreeRTOSTestTop.sv"
T      4391 16022625  1767617751   254786844  1767617751   254786844 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop.cpp"
T      3745 16022624  1767617751   254667543  1767617751   254667543 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop.h"
T      2252 16022634  1767617751   280921156  1767617751   280921156 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop.mk"
T       529 16022623  1767617751   254471580  1767617751   254471580 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__ConstPool_0.cpp"
T       833 16022621  1767617751   254376355  1767617751   254376355 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__Syms.cpp"
T      1020 16022622  1767617751   254431122  1767617751   254431122 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__Syms.h"
T     75236 16022627  1767617751   254974275  1767617751   254974275 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root.h"
T      1795 16022631  1767617751   267975590  1767617751   267975590 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root__DepSet_h708cfe80__0.cpp"
T       970 16022629  1767617751   257089899  1767617751   257089899 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root__DepSet_h708cfe80__0__Slow.cpp"
T    803975 16022632  1767617751   280617909  1767617751   280617909 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root__DepSet_ha58fa927__0.cpp"
T    622455 16022630  1767617751   265975388  1767617751   265975388 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root__DepSet_ha58fa927__0__Slow.cpp"
T      1562 16022628  1767617751   255927146  1767617751   255927146 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop___024root__Slow.cpp"
T       744 16022626  1767617751   254825770  1767617751   254825770 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__pch.h"
T      2753 16022635  1767617751   280921156  1767617751   280921156 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__ver.d"
T         0        0  1767617751   280921156  1767617751   280921156 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop__verFiles.dat"
T      1767 16022633  1767617751   280821270  1767617751   280821270 "/home/fret/Bureau/exchange-NCKU/computer_Architecture/term-project-ca2025/test_run_dir/Minimal_C_Test_should_write_X_then_Y_to_UART/verilated/VFreeRTOSTestTop_classes.mk"
S  10993608 20727223  1758252728   309889352  1705136080           0 "/usr/bin/verilator_bin"
S      4942 21392462  1758252728   624887505  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S    798408 16022619  1767617750   517899742  1767617750   517899742 "FreeRTOSTestTop.sv"
