
BeckerPioneerFW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000060  00800200  00001038  000010cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001038  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000078  00800260  00800260  0000112c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000112c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000115c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000398  00000000  00000000  0000119c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001b01  00000000  00000000  00001534  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001134  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000016cb  00000000  00000000  00004169  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bbc  00000000  00000000  00005834  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bd0  00000000  00000000  000063f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000160a  00000000  00000000  00006fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d8  00000000  00000000  000085ca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	65 c0       	rjmp	.+202    	; 0xcc <__ctors_end>
       2:	00 00       	nop
       4:	82 c0       	rjmp	.+260    	; 0x10a <__bad_interrupt>
       6:	00 00       	nop
       8:	80 c0       	rjmp	.+256    	; 0x10a <__bad_interrupt>
       a:	00 00       	nop
       c:	7e c0       	rjmp	.+252    	; 0x10a <__bad_interrupt>
       e:	00 00       	nop
      10:	7c c0       	rjmp	.+248    	; 0x10a <__bad_interrupt>
      12:	00 00       	nop
      14:	7a c0       	rjmp	.+244    	; 0x10a <__bad_interrupt>
      16:	00 00       	nop
      18:	78 c0       	rjmp	.+240    	; 0x10a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	76 c0       	rjmp	.+236    	; 0x10a <__bad_interrupt>
      1e:	00 00       	nop
      20:	74 c0       	rjmp	.+232    	; 0x10a <__bad_interrupt>
      22:	00 00       	nop
      24:	72 c0       	rjmp	.+228    	; 0x10a <__bad_interrupt>
      26:	00 00       	nop
      28:	70 c0       	rjmp	.+224    	; 0x10a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	6e c0       	rjmp	.+220    	; 0x10a <__bad_interrupt>
      2e:	00 00       	nop
      30:	6c c0       	rjmp	.+216    	; 0x10a <__bad_interrupt>
      32:	00 00       	nop
      34:	6a c0       	rjmp	.+212    	; 0x10a <__bad_interrupt>
      36:	00 00       	nop
      38:	68 c0       	rjmp	.+208    	; 0x10a <__bad_interrupt>
      3a:	00 00       	nop
      3c:	66 c0       	rjmp	.+204    	; 0x10a <__bad_interrupt>
      3e:	00 00       	nop
      40:	64 c0       	rjmp	.+200    	; 0x10a <__bad_interrupt>
      42:	00 00       	nop
      44:	62 c0       	rjmp	.+196    	; 0x10a <__bad_interrupt>
      46:	00 00       	nop
      48:	60 c0       	rjmp	.+192    	; 0x10a <__bad_interrupt>
      4a:	00 00       	nop
      4c:	5e c0       	rjmp	.+188    	; 0x10a <__bad_interrupt>
      4e:	00 00       	nop
      50:	5c c0       	rjmp	.+184    	; 0x10a <__bad_interrupt>
      52:	00 00       	nop
      54:	5a c0       	rjmp	.+180    	; 0x10a <__bad_interrupt>
      56:	00 00       	nop
      58:	58 c0       	rjmp	.+176    	; 0x10a <__bad_interrupt>
      5a:	00 00       	nop
      5c:	56 c0       	rjmp	.+172    	; 0x10a <__bad_interrupt>
      5e:	00 00       	nop
      60:	54 c0       	rjmp	.+168    	; 0x10a <__bad_interrupt>
      62:	00 00       	nop
      64:	16 c2       	rjmp	.+1068   	; 0x492 <__vector_25>
      66:	00 00       	nop
      68:	50 c0       	rjmp	.+160    	; 0x10a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	4e c0       	rjmp	.+156    	; 0x10a <__bad_interrupt>
      6e:	00 00       	nop
      70:	4c c0       	rjmp	.+152    	; 0x10a <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__vector_29>
      76:	00 00       	nop
      78:	48 c0       	rjmp	.+144    	; 0x10a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	46 c0       	rjmp	.+140    	; 0x10a <__bad_interrupt>
      7e:	00 00       	nop
      80:	44 c0       	rjmp	.+136    	; 0x10a <__bad_interrupt>
      82:	00 00       	nop
      84:	42 c0       	rjmp	.+132    	; 0x10a <__bad_interrupt>
      86:	00 00       	nop
      88:	40 c0       	rjmp	.+128    	; 0x10a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	82 c6       	rjmp	.+3332   	; 0xd92 <__vector_35>
      8e:	00 00       	nop
      90:	3c c0       	rjmp	.+120    	; 0x10a <__bad_interrupt>
      92:	00 00       	nop
      94:	3a c0       	rjmp	.+116    	; 0x10a <__bad_interrupt>
      96:	00 00       	nop
      98:	38 c0       	rjmp	.+112    	; 0x10a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	36 c0       	rjmp	.+108    	; 0x10a <__bad_interrupt>
      9e:	00 00       	nop
      a0:	34 c0       	rjmp	.+104    	; 0x10a <__bad_interrupt>
      a2:	00 00       	nop
      a4:	32 c0       	rjmp	.+100    	; 0x10a <__bad_interrupt>
      a6:	00 00       	nop
      a8:	30 c0       	rjmp	.+96     	; 0x10a <__bad_interrupt>
      aa:	00 00       	nop
      ac:	2e c0       	rjmp	.+92     	; 0x10a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	2c c0       	rjmp	.+88     	; 0x10a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	a7 c6       	rjmp	.+3406   	; 0xe04 <__vector_45>
      b6:	00 00       	nop
      b8:	28 c0       	rjmp	.+80     	; 0x10a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	26 c0       	rjmp	.+76     	; 0x10a <__bad_interrupt>
      be:	00 00       	nop
      c0:	24 c0       	rjmp	.+72     	; 0x10a <__bad_interrupt>
      c2:	00 00       	nop
      c4:	22 c0       	rjmp	.+68     	; 0x10a <__bad_interrupt>
      c6:	00 00       	nop
      c8:	20 c0       	rjmp	.+64     	; 0x10a <__bad_interrupt>
	...

000000cc <__ctors_end>:
      cc:	11 24       	eor	r1, r1
      ce:	1f be       	out	0x3f, r1	; 63
      d0:	cf ef       	ldi	r28, 0xFF	; 255
      d2:	d1 e2       	ldi	r29, 0x21	; 33
      d4:	de bf       	out	0x3e, r29	; 62
      d6:	cd bf       	out	0x3d, r28	; 61
      d8:	00 e0       	ldi	r16, 0x00	; 0
      da:	0c bf       	out	0x3c, r16	; 60

000000dc <__do_copy_data>:
      dc:	12 e0       	ldi	r17, 0x02	; 2
      de:	a0 e0       	ldi	r26, 0x00	; 0
      e0:	b2 e0       	ldi	r27, 0x02	; 2
      e2:	e8 e3       	ldi	r30, 0x38	; 56
      e4:	f0 e1       	ldi	r31, 0x10	; 16
      e6:	00 e0       	ldi	r16, 0x00	; 0
      e8:	0b bf       	out	0x3b, r16	; 59
      ea:	02 c0       	rjmp	.+4      	; 0xf0 <__do_copy_data+0x14>
      ec:	07 90       	elpm	r0, Z+
      ee:	0d 92       	st	X+, r0
      f0:	a0 36       	cpi	r26, 0x60	; 96
      f2:	b1 07       	cpc	r27, r17
      f4:	d9 f7       	brne	.-10     	; 0xec <__do_copy_data+0x10>

000000f6 <__do_clear_bss>:
      f6:	22 e0       	ldi	r18, 0x02	; 2
      f8:	a0 e6       	ldi	r26, 0x60	; 96
      fa:	b2 e0       	ldi	r27, 0x02	; 2
      fc:	01 c0       	rjmp	.+2      	; 0x100 <.do_clear_bss_start>

000000fe <.do_clear_bss_loop>:
      fe:	1d 92       	st	X+, r1

00000100 <.do_clear_bss_start>:
     100:	a8 3d       	cpi	r26, 0xD8	; 216
     102:	b2 07       	cpc	r27, r18
     104:	e1 f7       	brne	.-8      	; 0xfe <.do_clear_bss_loop>
     106:	48 d3       	rcall	.+1680   	; 0x798 <main>
     108:	95 c7       	rjmp	.+3882   	; 0x1034 <_exit>

0000010a <__bad_interrupt>:
     10a:	7a cf       	rjmp	.-268    	; 0x0 <__vectors>

0000010c <ad5293_init>:
	}
	
	DESELECT_CS();
	spi_write16(data);
	SELECT_CS();
}
     10c:	cf 93       	push	r28
     10e:	df 93       	push	r29
     110:	1f 92       	push	r1
     112:	1f 92       	push	r1
     114:	cd b7       	in	r28, 0x3d	; 61
     116:	de b7       	in	r29, 0x3e	; 62
     118:	1a 82       	std	Y+2, r1	; 0x02
     11a:	19 82       	std	Y+1, r1	; 0x01
     11c:	89 81       	ldd	r24, Y+1	; 0x01
     11e:	9a 81       	ldd	r25, Y+2	; 0x02
     120:	82 60       	ori	r24, 0x02	; 2
     122:	98 61       	ori	r25, 0x18	; 24
     124:	9a 83       	std	Y+2, r25	; 0x02
     126:	89 83       	std	Y+1, r24	; 0x01
     128:	85 e2       	ldi	r24, 0x25	; 37
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	25 e2       	ldi	r18, 0x25	; 37
     12e:	30 e0       	ldi	r19, 0x00	; 0
     130:	f9 01       	movw	r30, r18
     132:	20 81       	ld	r18, Z
     134:	2e 7f       	andi	r18, 0xFE	; 254
     136:	fc 01       	movw	r30, r24
     138:	20 83       	st	Z, r18
     13a:	89 81       	ldd	r24, Y+1	; 0x01
     13c:	9a 81       	ldd	r25, Y+2	; 0x02
     13e:	47 d5       	rcall	.+2702   	; 0xbce <spi_write16>
     140:	85 e2       	ldi	r24, 0x25	; 37
     142:	90 e0       	ldi	r25, 0x00	; 0
     144:	25 e2       	ldi	r18, 0x25	; 37
     146:	30 e0       	ldi	r19, 0x00	; 0
     148:	f9 01       	movw	r30, r18
     14a:	20 81       	ld	r18, Z
     14c:	21 60       	ori	r18, 0x01	; 1
     14e:	fc 01       	movw	r30, r24
     150:	20 83       	st	Z, r18
     152:	00 00       	nop
     154:	0f 90       	pop	r0
     156:	0f 90       	pop	r0
     158:	df 91       	pop	r29
     15a:	cf 91       	pop	r28
     15c:	08 95       	ret

0000015e <ad5293_write>:
     15e:	cf 93       	push	r28
     160:	df 93       	push	r29
     162:	00 d0       	rcall	.+0      	; 0x164 <ad5293_write+0x6>
     164:	1f 92       	push	r1
     166:	cd b7       	in	r28, 0x3d	; 61
     168:	de b7       	in	r29, 0x3e	; 62
     16a:	9c 83       	std	Y+4, r25	; 0x04
     16c:	8b 83       	std	Y+3, r24	; 0x03
     16e:	8b 81       	ldd	r24, Y+3	; 0x03
     170:	9c 81       	ldd	r25, Y+4	; 0x04
     172:	9c 5f       	subi	r25, 0xFC	; 252
     174:	9a 83       	std	Y+2, r25	; 0x02
     176:	89 83       	std	Y+1, r24	; 0x01
     178:	85 e2       	ldi	r24, 0x25	; 37
     17a:	90 e0       	ldi	r25, 0x00	; 0
     17c:	25 e2       	ldi	r18, 0x25	; 37
     17e:	30 e0       	ldi	r19, 0x00	; 0
     180:	f9 01       	movw	r30, r18
     182:	20 81       	ld	r18, Z
     184:	2e 7f       	andi	r18, 0xFE	; 254
     186:	fc 01       	movw	r30, r24
     188:	20 83       	st	Z, r18
     18a:	89 81       	ldd	r24, Y+1	; 0x01
     18c:	9a 81       	ldd	r25, Y+2	; 0x02
     18e:	1f d5       	rcall	.+2622   	; 0xbce <spi_write16>
     190:	85 e2       	ldi	r24, 0x25	; 37
     192:	90 e0       	ldi	r25, 0x00	; 0
     194:	25 e2       	ldi	r18, 0x25	; 37
     196:	30 e0       	ldi	r19, 0x00	; 0
     198:	f9 01       	movw	r30, r18
     19a:	20 81       	ld	r18, Z
     19c:	21 60       	ori	r18, 0x01	; 1
     19e:	fc 01       	movw	r30, r24
     1a0:	20 83       	st	Z, r18
     1a2:	00 00       	nop
     1a4:	0f 90       	pop	r0
     1a6:	0f 90       	pop	r0
     1a8:	0f 90       	pop	r0
     1aa:	0f 90       	pop	r0
     1ac:	df 91       	pop	r29
     1ae:	cf 91       	pop	r28
     1b0:	08 95       	ret

000001b2 <ad5293_reset>:
     1b2:	cf 93       	push	r28
     1b4:	df 93       	push	r29
     1b6:	1f 92       	push	r1
     1b8:	1f 92       	push	r1
     1ba:	cd b7       	in	r28, 0x3d	; 61
     1bc:	de b7       	in	r29, 0x3e	; 62
     1be:	80 e0       	ldi	r24, 0x00	; 0
     1c0:	90 e1       	ldi	r25, 0x10	; 16
     1c2:	9a 83       	std	Y+2, r25	; 0x02
     1c4:	89 83       	std	Y+1, r24	; 0x01
     1c6:	85 e2       	ldi	r24, 0x25	; 37
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	25 e2       	ldi	r18, 0x25	; 37
     1cc:	30 e0       	ldi	r19, 0x00	; 0
     1ce:	f9 01       	movw	r30, r18
     1d0:	20 81       	ld	r18, Z
     1d2:	2e 7f       	andi	r18, 0xFE	; 254
     1d4:	fc 01       	movw	r30, r24
     1d6:	20 83       	st	Z, r18
     1d8:	89 81       	ldd	r24, Y+1	; 0x01
     1da:	9a 81       	ldd	r25, Y+2	; 0x02
     1dc:	f8 d4       	rcall	.+2544   	; 0xbce <spi_write16>
     1de:	85 e2       	ldi	r24, 0x25	; 37
     1e0:	90 e0       	ldi	r25, 0x00	; 0
     1e2:	25 e2       	ldi	r18, 0x25	; 37
     1e4:	30 e0       	ldi	r19, 0x00	; 0
     1e6:	f9 01       	movw	r30, r18
     1e8:	20 81       	ld	r18, Z
     1ea:	21 60       	ori	r18, 0x01	; 1
     1ec:	fc 01       	movw	r30, r24
     1ee:	20 83       	st	Z, r18
     1f0:	00 00       	nop
     1f2:	0f 90       	pop	r0
     1f4:	0f 90       	pop	r0
     1f6:	df 91       	pop	r29
     1f8:	cf 91       	pop	r28
     1fa:	08 95       	ret

000001fc <ad5293_release>:

void ad5293_release (void)
{
     1fc:	cf 93       	push	r28
     1fe:	df 93       	push	r29
     200:	cd b7       	in	r28, 0x3d	; 61
     202:	de b7       	in	r29, 0x3e	; 62
	ad5293_write(1020);
     204:	8c ef       	ldi	r24, 0xFC	; 252
     206:	93 e0       	ldi	r25, 0x03	; 3
     208:	aa df       	rcall	.-172    	; 0x15e <ad5293_write>
     20a:	00 00       	nop
     20c:	df 91       	pop	r29
     20e:	cf 91       	pop	r28
     210:	08 95       	ret

00000212 <adc_init>:
#include "adc.h"

uint8_t adc_value = 0;

void adc_init (void)
{
     212:	cf 93       	push	r28
     214:	df 93       	push	r29
     216:	cd b7       	in	r28, 0x3d	; 61
     218:	de b7       	in	r29, 0x3e	; 62
	ADMUX = (1 << REFS0)|(1 << ADLAR);	// adc on, left justified, avcc reference, adc0 input
     21a:	8c e7       	ldi	r24, 0x7C	; 124
     21c:	90 e0       	ldi	r25, 0x00	; 0
     21e:	20 e6       	ldi	r18, 0x60	; 96
     220:	fc 01       	movw	r30, r24
     222:	20 83       	st	Z, r18
	ADCSRA = (1<<ADEN)|(1<<ADSC)|(1<<ADIE)|(1<<ADATE)|(1<<ADPS2)|(1<<ADPS0); // ad enabled, interrupt enabled, prescaler = 128
     224:	8a e7       	ldi	r24, 0x7A	; 122
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	2d ee       	ldi	r18, 0xED	; 237
     22a:	fc 01       	movw	r30, r24
     22c:	20 83       	st	Z, r18
	// adcsrb is not used because of free runnging mode
}
     22e:	00 00       	nop
     230:	df 91       	pop	r29
     232:	cf 91       	pop	r28
     234:	08 95       	ret

00000236 <__vector_29>:

ISR(ADC_vect)
{
     236:	1f 92       	push	r1
     238:	0f 92       	push	r0
     23a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     23e:	0f 92       	push	r0
     240:	11 24       	eor	r1, r1
     242:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     246:	0f 92       	push	r0
     248:	8f 93       	push	r24
     24a:	9f 93       	push	r25
     24c:	ef 93       	push	r30
     24e:	ff 93       	push	r31
     250:	cf 93       	push	r28
     252:	df 93       	push	r29
     254:	cd b7       	in	r28, 0x3d	; 61
     256:	de b7       	in	r29, 0x3e	; 62
	// If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH
	if (ADCH > 254) 
     258:	89 e7       	ldi	r24, 0x79	; 121
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	fc 01       	movw	r30, r24
     25e:	80 81       	ld	r24, Z
     260:	8f 3f       	cpi	r24, 0xFF	; 255
     262:	21 f4       	brne	.+8      	; 0x26c <__vector_29+0x36>
	{
		adc_value = 254;
     264:	8e ef       	ldi	r24, 0xFE	; 254
     266:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <__data_end>
	}
	else 
	{
		adc_value = ADCH;
	}
     26a:	06 c0       	rjmp	.+12     	; 0x278 <__vector_29+0x42>
	{
		adc_value = 254;
	}
	else 
	{
		adc_value = ADCH;
     26c:	89 e7       	ldi	r24, 0x79	; 121
     26e:	90 e0       	ldi	r25, 0x00	; 0
     270:	fc 01       	movw	r30, r24
     272:	80 81       	ld	r24, Z
     274:	80 93 60 02 	sts	0x0260, r24	; 0x800260 <__data_end>
	}
     278:	00 00       	nop
     27a:	df 91       	pop	r29
     27c:	cf 91       	pop	r28
     27e:	ff 91       	pop	r31
     280:	ef 91       	pop	r30
     282:	9f 91       	pop	r25
     284:	8f 91       	pop	r24
     286:	0f 90       	pop	r0
     288:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     28c:	0f 90       	pop	r0
     28e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     292:	0f 90       	pop	r0
     294:	1f 90       	pop	r1
     296:	18 95       	reti

00000298 <init_buffer>:

uint8_t rx_buffer[RX_MESSAGE_COUNT][MESSAGE_LENGHT];
uint8_t rx_producer_ptr, rx_consumer_ptr;

void init_buffer (void)
{
     298:	cf 93       	push	r28
     29a:	df 93       	push	r29
     29c:	cd b7       	in	r28, 0x3d	; 61
     29e:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr = 0;
     2a0:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <rx_producer_ptr>
	rx_consumer_ptr = 0;
     2a4:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <rx_consumer_ptr>
}
     2a8:	00 00       	nop
     2aa:	df 91       	pop	r29
     2ac:	cf 91       	pop	r28
     2ae:	08 95       	ret

000002b0 <rx_buffer_write_entry>:

void rx_buffer_write_entry (uint8_t pos, uint8_t data)
{
     2b0:	cf 93       	push	r28
     2b2:	df 93       	push	r29
     2b4:	1f 92       	push	r1
     2b6:	1f 92       	push	r1
     2b8:	cd b7       	in	r28, 0x3d	; 61
     2ba:	de b7       	in	r29, 0x3e	; 62
     2bc:	89 83       	std	Y+1, r24	; 0x01
     2be:	6a 83       	std	Y+2, r22	; 0x02
	rx_buffer[rx_producer_ptr][pos] = data;
     2c0:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
     2c4:	48 2f       	mov	r20, r24
     2c6:	50 e0       	ldi	r21, 0x00	; 0
     2c8:	89 81       	ldd	r24, Y+1	; 0x01
     2ca:	88 2f       	mov	r24, r24
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	64 e2       	ldi	r22, 0x24	; 36
     2d0:	64 9f       	mul	r22, r20
     2d2:	90 01       	movw	r18, r0
     2d4:	65 9f       	mul	r22, r21
     2d6:	30 0d       	add	r19, r0
     2d8:	11 24       	eor	r1, r1
     2da:	82 0f       	add	r24, r18
     2dc:	93 1f       	adc	r25, r19
     2de:	85 59       	subi	r24, 0x95	; 149
     2e0:	9d 4f       	sbci	r25, 0xFD	; 253
     2e2:	2a 81       	ldd	r18, Y+2	; 0x02
     2e4:	fc 01       	movw	r30, r24
     2e6:	20 83       	st	Z, r18
}
     2e8:	00 00       	nop
     2ea:	0f 90       	pop	r0
     2ec:	0f 90       	pop	r0
     2ee:	df 91       	pop	r29
     2f0:	cf 91       	pop	r28
     2f2:	08 95       	ret

000002f4 <rx_buffer_insertEntry>:

void rx_buffer_insertEntry (void)
{
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
	rx_producer_ptr++;
     2fc:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
     300:	8f 5f       	subi	r24, 0xFF	; 255
     302:	80 93 6a 02 	sts	0x026A, r24	; 0x80026a <rx_producer_ptr>
	
	if (rx_producer_ptr == RX_MESSAGE_COUNT)
     306:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <rx_producer_ptr>
     30a:	83 30       	cpi	r24, 0x03	; 3
     30c:	11 f4       	brne	.+4      	; 0x312 <rx_buffer_insertEntry+0x1e>
	{
		rx_producer_ptr = 0;
     30e:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <rx_producer_ptr>
	}
}
     312:	00 00       	nop
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	08 95       	ret

0000031a <rx_buffer_get_entry>:

uint8_t* rx_buffer_get_entry (void)
{
     31a:	cf 93       	push	r28
     31c:	df 93       	push	r29
     31e:	cd b7       	in	r28, 0x3d	; 61
     320:	de b7       	in	r29, 0x3e	; 62
	if(rx_producer_ptr == rx_consumer_ptr)
     322:	90 91 6a 02 	lds	r25, 0x026A	; 0x80026a <rx_producer_ptr>
     326:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
     32a:	98 17       	cp	r25, r24
     32c:	19 f4       	brne	.+6      	; 0x334 <rx_buffer_get_entry+0x1a>
	return NULL;
     32e:	80 e0       	ldi	r24, 0x00	; 0
     330:	90 e0       	ldi	r25, 0x00	; 0
     332:	0c c0       	rjmp	.+24     	; 0x34c <rx_buffer_get_entry+0x32>
	else
	return rx_buffer[rx_consumer_ptr];
     334:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
     338:	28 2f       	mov	r18, r24
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	44 e2       	ldi	r20, 0x24	; 36
     33e:	42 9f       	mul	r20, r18
     340:	c0 01       	movw	r24, r0
     342:	43 9f       	mul	r20, r19
     344:	90 0d       	add	r25, r0
     346:	11 24       	eor	r1, r1
     348:	85 59       	subi	r24, 0x95	; 149
     34a:	9d 4f       	sbci	r25, 0xFD	; 253
}
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	08 95       	ret

00000352 <rx_buffer_get_depth>:

uint8_t rx_buffer_get_depth (void)
{
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
	return (rx_producer_ptr - rx_consumer_ptr);
     35a:	90 91 6a 02 	lds	r25, 0x026A	; 0x80026a <rx_producer_ptr>
     35e:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
     362:	29 2f       	mov	r18, r25
     364:	28 1b       	sub	r18, r24
     366:	82 2f       	mov	r24, r18
}
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <rx_buffer_remove_entry>:

void rx_buffer_remove_entry (void)
{
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
	rx_consumer_ptr++;
     376:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
     37a:	8f 5f       	subi	r24, 0xFF	; 255
     37c:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <rx_consumer_ptr>
	
	if (rx_consumer_ptr == RX_MESSAGE_COUNT)
     380:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <rx_consumer_ptr>
     384:	83 30       	cpi	r24, 0x03	; 3
     386:	11 f4       	brne	.+4      	; 0x38c <rx_buffer_remove_entry+0x1e>
	{
		rx_consumer_ptr = 0;
     388:	10 92 d7 02 	sts	0x02D7, r1	; 0x8002d7 <rx_consumer_ptr>
	}
     38c:	00 00       	nop
     38e:	df 91       	pop	r29
     390:	cf 91       	pop	r28
     392:	08 95       	ret

00000394 <ibus_init>:
} eIrqStatus;

uint8_t irqStatus = standby;

void ibus_init (void)
{
     394:	cf 93       	push	r28
     396:	df 93       	push	r29
     398:	cd b7       	in	r28, 0x3d	; 61
     39a:	de b7       	in	r29, 0x3e	; 62
	uart0_init();
     39c:	86 d5       	rcall	.+2828   	; 0xeaa <uart0_init>
	sen_sta_init();
     39e:	08 d0       	rcall	.+16     	; 0x3b0 <sen_sta_init>
	init_buffer();
     3a0:	7b df       	rcall	.-266    	; 0x298 <init_buffer>
	irqStatus = standby;
     3a2:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <irqStatus>
	timer0_init();
     3a6:	3c d4       	rcall	.+2168   	; 0xc20 <timer0_init>
     3a8:	00 00       	nop
}
     3aa:	df 91       	pop	r29
     3ac:	cf 91       	pop	r28
     3ae:	08 95       	ret

000003b0 <sen_sta_init>:
     3b0:	cf 93       	push	r28

void sen_sta_init (void)
{
     3b2:	df 93       	push	r29
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
	// pe2 ist sen/sta pin des e910.15 und ist ein Eingang
	DDRE &= ~(1 << DDE2);
     3b8:	8d e2       	ldi	r24, 0x2D	; 45
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	2d e2       	ldi	r18, 0x2D	; 45
     3be:	30 e0       	ldi	r19, 0x00	; 0
     3c0:	f9 01       	movw	r30, r18
     3c2:	20 81       	ld	r18, Z
     3c4:	2b 7f       	andi	r18, 0xFB	; 251
     3c6:	fc 01       	movw	r30, r24
     3c8:	20 83       	st	Z, r18
	// pull up ist aktiv
	PORTE |= (1 << PE2);
     3ca:	8e e2       	ldi	r24, 0x2E	; 46
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	2e e2       	ldi	r18, 0x2E	; 46
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	f9 01       	movw	r30, r18
     3d4:	20 81       	ld	r18, Z
     3d6:	24 60       	ori	r18, 0x04	; 4
     3d8:	fc 01       	movw	r30, r24
     3da:	20 83       	st	Z, r18
}
     3dc:	00 00       	nop
     3de:	df 91       	pop	r29
     3e0:	cf 91       	pop	r28
     3e2:	08 95       	ret

000003e4 <send_ibus_message>:

void send_ibus_message (uint8_t *data)
{
     3e4:	cf 93       	push	r28
     3e6:	df 93       	push	r29
     3e8:	cd b7       	in	r28, 0x3d	; 61
     3ea:	de b7       	in	r29, 0x3e	; 62
     3ec:	27 97       	sbiw	r28, 0x07	; 7
     3ee:	0f b6       	in	r0, 0x3f	; 63
     3f0:	f8 94       	cli
     3f2:	de bf       	out	0x3e, r29	; 62
     3f4:	0f be       	out	0x3f, r0	; 63
     3f6:	cd bf       	out	0x3d, r28	; 61
     3f8:	9f 83       	std	Y+7, r25	; 0x07
     3fa:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t crc = 0, len = 0, t = 0;
     3fc:	19 82       	std	Y+1, r1	; 0x01
     3fe:	1d 82       	std	Y+5, r1	; 0x05
     400:	1a 82       	std	Y+2, r1	; 0x02
	len = data[1];
     402:	8e 81       	ldd	r24, Y+6	; 0x06
     404:	9f 81       	ldd	r25, Y+7	; 0x07
     406:	fc 01       	movw	r30, r24
     408:	81 81       	ldd	r24, Z+1	; 0x01
     40a:	8d 83       	std	Y+5, r24	; 0x05

	while (t < IBUS_PRIO1_DELAY)
     40c:	0d c0       	rjmp	.+26     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
	{
		if( PINE & (1<<PINE2) ) {	// sen/sta ist auf high, also wird gerade gesendet, ich muss die Klappe halten
     40e:	8c e2       	ldi	r24, 0x2C	; 44
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	fc 01       	movw	r30, r24
     414:	80 81       	ld	r24, Z
     416:	88 2f       	mov	r24, r24
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	84 70       	andi	r24, 0x04	; 4
     41c:	99 27       	eor	r25, r25
     41e:	89 2b       	or	r24, r25
     420:	09 f0       	breq	.+2      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
			timer0_reset();
     422:	22 d4       	rcall	.+2116   	; 0xc68 <timer0_reset>
		}
		
		t = timer0_getValue();
     424:	0a d4       	rcall	.+2068   	; 0xc3a <timer0_getValue>
     426:	8a 83       	std	Y+2, r24	; 0x02
     428:	8a 81       	ldd	r24, Y+2	; 0x02
void send_ibus_message (uint8_t *data)
{
	uint8_t crc = 0, len = 0, t = 0;
	len = data[1];

	while (t < IBUS_PRIO1_DELAY)
     42a:	8d 31       	cpi	r24, 0x1D	; 29
     42c:	80 f3       	brcs	.-32     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
		}
		
		t = timer0_getValue();
	}
	
	uart0_tx();
     42e:	79 d5       	rcall	.+2802   	; 0xf22 <uart0_tx>
     430:	1c 82       	std	Y+4, r1	; 0x04
		
	for (int i = 0; i <= len; i++)
     432:	1b 82       	std	Y+3, r1	; 0x03
     434:	19 c0       	rjmp	.+50     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
     436:	8b 81       	ldd	r24, Y+3	; 0x03
	{
		crc ^= data[i];
     438:	9c 81       	ldd	r25, Y+4	; 0x04
     43a:	2e 81       	ldd	r18, Y+6	; 0x06
     43c:	3f 81       	ldd	r19, Y+7	; 0x07
     43e:	82 0f       	add	r24, r18
     440:	93 1f       	adc	r25, r19
     442:	fc 01       	movw	r30, r24
     444:	80 81       	ld	r24, Z
     446:	99 81       	ldd	r25, Y+1	; 0x01
     448:	89 27       	eor	r24, r25
     44a:	89 83       	std	Y+1, r24	; 0x01
     44c:	8b 81       	ldd	r24, Y+3	; 0x03
		uart0_sendChar(data[i]);
     44e:	9c 81       	ldd	r25, Y+4	; 0x04
     450:	2e 81       	ldd	r18, Y+6	; 0x06
     452:	3f 81       	ldd	r19, Y+7	; 0x07
     454:	82 0f       	add	r24, r18
     456:	93 1f       	adc	r25, r19
     458:	fc 01       	movw	r30, r24
     45a:	80 81       	ld	r24, Z
     45c:	47 d5       	rcall	.+2702   	; 0xeec <uart0_sendChar>
     45e:	8b 81       	ldd	r24, Y+3	; 0x03
		t = timer0_getValue();
	}
	
	uart0_tx();
		
	for (int i = 0; i <= len; i++)
     460:	9c 81       	ldd	r25, Y+4	; 0x04
     462:	01 96       	adiw	r24, 0x01	; 1
     464:	9c 83       	std	Y+4, r25	; 0x04
     466:	8b 83       	std	Y+3, r24	; 0x03
     468:	8d 81       	ldd	r24, Y+5	; 0x05
     46a:	28 2f       	mov	r18, r24
     46c:	30 e0       	ldi	r19, 0x00	; 0
     46e:	8b 81       	ldd	r24, Y+3	; 0x03
     470:	9c 81       	ldd	r25, Y+4	; 0x04
     472:	28 17       	cp	r18, r24
     474:	39 07       	cpc	r19, r25
	{
		crc ^= data[i];
		uart0_sendChar(data[i]);
	}
	uart0_sendChar(crc);
     476:	fc f6       	brge	.-66     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     478:	89 81       	ldd	r24, Y+1	; 0x01
     47a:	38 d5       	rcall	.+2672   	; 0xeec <uart0_sendChar>
		
	uart0_rtx();		
     47c:	63 d5       	rcall	.+2758   	; 0xf44 <uart0_rtx>
     47e:	00 00       	nop
}
     480:	27 96       	adiw	r28, 0x07	; 7
     482:	0f b6       	in	r0, 0x3f	; 63
     484:	f8 94       	cli
     486:	de bf       	out	0x3e, r29	; 62
     488:	0f be       	out	0x3f, r0	; 63
     48a:	cd bf       	out	0x3d, r28	; 61
     48c:	df 91       	pop	r29
     48e:	cf 91       	pop	r28
     490:	08 95       	ret

00000492 <__vector_25>:
     492:	1f 92       	push	r1

ISR(USART0_RX_vect)
{
     494:	0f 92       	push	r0
     496:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     49a:	0f 92       	push	r0
     49c:	11 24       	eor	r1, r1
     49e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     4a2:	0f 92       	push	r0
     4a4:	2f 93       	push	r18
     4a6:	3f 93       	push	r19
     4a8:	4f 93       	push	r20
     4aa:	5f 93       	push	r21
     4ac:	6f 93       	push	r22
     4ae:	7f 93       	push	r23
     4b0:	8f 93       	push	r24
     4b2:	9f 93       	push	r25
     4b4:	af 93       	push	r26
     4b6:	bf 93       	push	r27
     4b8:	ef 93       	push	r30
     4ba:	ff 93       	push	r31
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29
     4c0:	1f 92       	push	r1
     4c2:	1f 92       	push	r1
     4c4:	cd b7       	in	r28, 0x3d	; 61
     4c6:	de b7       	in	r29, 0x3e	; 62
	uint8_t byte, timer_value;
	static uint8_t rx_position, len;
		
	byte = UDR0;
     4c8:	86 ec       	ldi	r24, 0xC6	; 198
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	fc 01       	movw	r30, r24
     4ce:	80 81       	ld	r24, Z
     4d0:	89 83       	std	Y+1, r24	; 0x01
	timer_value = timer0_getValue();
     4d2:	b3 d3       	rcall	.+1894   	; 0xc3a <timer0_getValue>
     4d4:	8a 83       	std	Y+2, r24	; 0x02
	
	if (timer_value > IBUS_PRIO1_DELAY)
     4d6:	8a 81       	ldd	r24, Y+2	; 0x02
     4d8:	8e 31       	cpi	r24, 0x1E	; 30
     4da:	38 f0       	brcs	.+14     	; 0x4ea <__vector_25+0x58>
	{
		// neue Botschaft fängt an
		rx_buffer_write_entry(0, byte);
     4dc:	69 81       	ldd	r22, Y+1	; 0x01
     4de:	80 e0       	ldi	r24, 0x00	; 0
     4e0:	e7 de       	rcall	.-562    	; 0x2b0 <rx_buffer_write_entry>
		irqStatus = waitingForLen;
     4e2:	82 e0       	ldi	r24, 0x02	; 2
     4e4:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
     4e8:	43 c0       	rjmp	.+134    	; 0x570 <__vector_25+0xde>
	}
	else 
	{
		switch (irqStatus)
     4ea:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <irqStatus>
     4ee:	88 2f       	mov	r24, r24
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	82 30       	cpi	r24, 0x02	; 2
     4f4:	91 05       	cpc	r25, r1
     4f6:	19 f0       	breq	.+6      	; 0x4fe <__vector_25+0x6c>
     4f8:	03 97       	sbiw	r24, 0x03	; 3
     4fa:	a9 f0       	breq	.+42     	; 0x526 <__vector_25+0x94>
     4fc:	39 c0       	rjmp	.+114    	; 0x570 <__vector_25+0xde>
		{
			case waitingForLen:
				if (byte < MESSAGE_LENGHT)
     4fe:	89 81       	ldd	r24, Y+1	; 0x01
     500:	84 32       	cpi	r24, 0x24	; 36
     502:	68 f4       	brcc	.+26     	; 0x51e <__vector_25+0x8c>
				{
					len = byte;
     504:	89 81       	ldd	r24, Y+1	; 0x01
     506:	80 93 62 02 	sts	0x0262, r24	; 0x800262 <len.1691>
					rx_buffer_write_entry(1, byte);
     50a:	69 81       	ldd	r22, Y+1	; 0x01
     50c:	81 e0       	ldi	r24, 0x01	; 1
     50e:	d0 de       	rcall	.-608    	; 0x2b0 <rx_buffer_write_entry>
					rx_position = 2;
     510:	82 e0       	ldi	r24, 0x02	; 2
     512:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <rx_position.1690>
					irqStatus = rxActive;
     516:	83 e0       	ldi	r24, 0x03	; 3
     518:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
				}
				else
				{
					irqStatus = standby_after_overflow;
				}
			break;
     51c:	29 c0       	rjmp	.+82     	; 0x570 <__vector_25+0xde>
					rx_position = 2;
					irqStatus = rxActive;
				}
				else
				{
					irqStatus = standby_after_overflow;
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <irqStatus>
				}
			break;
     524:	25 c0       	rjmp	.+74     	; 0x570 <__vector_25+0xde>
			
			case rxActive:
				if (rx_position < len + 2)
     526:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
     52a:	28 2f       	mov	r18, r24
     52c:	30 e0       	ldi	r19, 0x00	; 0
     52e:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <len.1691>
     532:	88 2f       	mov	r24, r24
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	02 96       	adiw	r24, 0x02	; 2
     538:	28 17       	cp	r18, r24
     53a:	39 07       	cpc	r19, r25
     53c:	24 f4       	brge	.+8      	; 0x546 <__vector_25+0xb4>
				{
					rx_buffer_write_entry(rx_position, byte);
     53e:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
     542:	69 81       	ldd	r22, Y+1	; 0x01
     544:	b5 de       	rcall	.-662    	; 0x2b0 <rx_buffer_write_entry>
				}
				
				rx_position++;
     546:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
     54a:	8f 5f       	subi	r24, 0xFF	; 255
     54c:	80 93 63 02 	sts	0x0263, r24	; 0x800263 <rx_position.1690>
				
				if (rx_position == len + 2) 
     550:	80 91 63 02 	lds	r24, 0x0263	; 0x800263 <rx_position.1690>
     554:	28 2f       	mov	r18, r24
     556:	30 e0       	ldi	r19, 0x00	; 0
     558:	80 91 62 02 	lds	r24, 0x0262	; 0x800262 <len.1691>
     55c:	88 2f       	mov	r24, r24
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	02 96       	adiw	r24, 0x02	; 2
     562:	28 17       	cp	r18, r24
     564:	39 07       	cpc	r19, r25
				{
					rx_buffer_insertEntry();
     566:	19 f4       	brne	.+6      	; 0x56e <__vector_25+0xdc>
					irqStatus = standby;
     568:	c5 de       	rcall	.-630    	; 0x2f4 <rx_buffer_insertEntry>
     56a:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <irqStatus>
				}
			break;
		}
	}
	timer0_reset();
     56e:	00 00       	nop
     570:	7b d3       	rcall	.+1782   	; 0xc68 <timer0_reset>
     572:	00 00       	nop
     574:	0f 90       	pop	r0
     576:	0f 90       	pop	r0
     578:	df 91       	pop	r29
     57a:	cf 91       	pop	r28
     57c:	ff 91       	pop	r31
     57e:	ef 91       	pop	r30
     580:	bf 91       	pop	r27
     582:	af 91       	pop	r26
     584:	9f 91       	pop	r25
     586:	8f 91       	pop	r24
     588:	7f 91       	pop	r23
     58a:	6f 91       	pop	r22
     58c:	5f 91       	pop	r21
     58e:	4f 91       	pop	r20
     590:	3f 91       	pop	r19
     592:	2f 91       	pop	r18
     594:	0f 90       	pop	r0
     596:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     59a:	0f 90       	pop	r0
     59c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     5a0:	0f 90       	pop	r0
     5a2:	1f 90       	pop	r1
     5a4:	18 95       	reti

000005a6 <set_brightness>:
	msg[2] = DEV_LOC;
	msg[3] = 0x02;
	msg[4] = 0x00;
	
	send_ibus_message(msg);
}
     5a6:	cf 93       	push	r28
     5a8:	df 93       	push	r29
     5aa:	00 d0       	rcall	.+0      	; 0x5ac <set_brightness+0x6>
     5ac:	1f 92       	push	r1
     5ae:	1f 92       	push	r1
     5b0:	cd b7       	in	r28, 0x3d	; 61
     5b2:	de b7       	in	r29, 0x3e	; 62
     5b4:	80 ed       	ldi	r24, 0xD0	; 208
     5b6:	89 83       	std	Y+1, r24	; 0x01
     5b8:	85 e0       	ldi	r24, 0x05	; 5
     5ba:	8a 83       	std	Y+2, r24	; 0x02
     5bc:	8f eb       	ldi	r24, 0xBF	; 191
     5be:	8b 83       	std	Y+3, r24	; 0x03
     5c0:	8c e5       	ldi	r24, 0x5C	; 92
     5c2:	8c 83       	std	Y+4, r24	; 0x04
     5c4:	80 91 60 02 	lds	r24, 0x0260	; 0x800260 <__data_end>
     5c8:	8d 83       	std	Y+5, r24	; 0x05
     5ca:	1e 82       	std	Y+6, r1	; 0x06
     5cc:	ce 01       	movw	r24, r28
     5ce:	01 96       	adiw	r24, 0x01	; 1
     5d0:	09 df       	rcall	.-494    	; 0x3e4 <send_ibus_message>
     5d2:	90 91 64 02 	lds	r25, 0x0264	; 0x800264 <_scheduler_initialized>
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	89 27       	eor	r24, r25
     5da:	88 23       	and	r24, r24
     5dc:	21 f0       	breq	.+8      	; 0x5e6 <set_brightness+0x40>
     5de:	97 d3       	rcall	.+1838   	; 0xd0e <scheduler_init>
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	80 93 64 02 	sts	0x0264, r24	; 0x800264 <_scheduler_initialized>
     5e6:	00 00       	nop
     5e8:	0f 90       	pop	r0
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	0f 90       	pop	r0
     5f0:	0f 90       	pop	r0
     5f2:	df 91       	pop	r29
     5f4:	cf 91       	pop	r28
     5f6:	08 95       	ret

000005f8 <device_status_ready_after_reset>:

void device_status_ready_after_reset (uint8_t source)
{
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	00 d0       	rcall	.+0      	; 0x5fe <device_status_ready_after_reset+0x6>
     5fe:	00 d0       	rcall	.+0      	; 0x600 <device_status_ready_after_reset+0x8>
     600:	cd b7       	in	r28, 0x3d	; 61
     602:	de b7       	in	r29, 0x3e	; 62
     604:	8e 83       	std	Y+6, r24	; 0x06
	uint8_t msg[5];
	
	msg[0] = source;
     606:	8e 81       	ldd	r24, Y+6	; 0x06
     608:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = 0x04;
     60a:	84 e0       	ldi	r24, 0x04	; 4
     60c:	8a 83       	std	Y+2, r24	; 0x02
	msg[2] = DEV_LOC;
     60e:	8f ef       	ldi	r24, 0xFF	; 255
     610:	8b 83       	std	Y+3, r24	; 0x03
	msg[3] = 0x02;
     612:	82 e0       	ldi	r24, 0x02	; 2
     614:	8c 83       	std	Y+4, r24	; 0x04
	msg[4] = 0x01;
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	8d 83       	std	Y+5, r24	; 0x05
	
	send_ibus_message(msg);
     61a:	ce 01       	movw	r24, r28
     61c:	01 96       	adiw	r24, 0x01	; 1
     61e:	e2 de       	rcall	.-572    	; 0x3e4 <send_ibus_message>
}
     620:	00 00       	nop
     622:	26 96       	adiw	r28, 0x06	; 6
     624:	0f b6       	in	r0, 0x3f	; 63
     626:	f8 94       	cli
     628:	de bf       	out	0x3e, r29	; 62
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	cd bf       	out	0x3d, r28	; 61
     62e:	df 91       	pop	r29
     630:	cf 91       	pop	r28
     632:	08 95       	ret

00000634 <ibus_processor>:
// direkt nach dem einschalten sendet MFL zwei Botschaften (jeweils 3x):
// 0x50 0x3 0xd0 0x5d 0xde: MFL  --> LKM : Light dimmer status request, wird mit einem set_brightness() beantwortet
// 0x50 0x3 0xc8 0x01 0x9a: MFL  --> TEL : Device status request, wird mit einem TEL  --> LOC : Device status ready after Reset (C8 04 FF 02 01 30)

void ibus_processor (uint8_t *msg)
{
     634:	cf 93       	push	r28
     636:	df 93       	push	r29
     638:	1f 92       	push	r1
     63a:	1f 92       	push	r1
     63c:	cd b7       	in	r28, 0x3d	; 61
     63e:	de b7       	in	r29, 0x3e	; 62
     640:	9a 83       	std	Y+2, r25	; 0x02
     642:	89 83       	std	Y+1, r24	; 0x01
	switch (msg[IBUS_SRC])
     644:	89 81       	ldd	r24, Y+1	; 0x01
     646:	9a 81       	ldd	r25, Y+2	; 0x02
     648:	fc 01       	movw	r30, r24
     64a:	80 81       	ld	r24, Z
     64c:	88 2f       	mov	r24, r24
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	80 35       	cpi	r24, 0x50	; 80
     652:	91 05       	cpc	r25, r1
     654:	09 f0       	breq	.+2      	; 0x658 <ibus_processor+0x24>
					}
				break;
			}
		break;
	}
}
     656:	9a c0       	rjmp	.+308    	; 0x78c <ibus_processor+0x158>
{
	switch (msg[IBUS_SRC])
	{
		// von wem kommt die Botschaft?
		case DEV_MFL:
			switch(msg[IBUS_DST])
     658:	89 81       	ldd	r24, Y+1	; 0x01
     65a:	9a 81       	ldd	r25, Y+2	; 0x02
     65c:	02 96       	adiw	r24, 0x02	; 2
     65e:	fc 01       	movw	r30, r24
     660:	80 81       	ld	r24, Z
     662:	88 2f       	mov	r24, r24
     664:	90 e0       	ldi	r25, 0x00	; 0
     666:	88 3c       	cpi	r24, 0xC8	; 200
     668:	91 05       	cpc	r25, r1
     66a:	09 f4       	brne	.+2      	; 0x66e <ibus_processor+0x3a>
     66c:	63 c0       	rjmp	.+198    	; 0x734 <ibus_processor+0x100>
     66e:	80 3d       	cpi	r24, 0xD0	; 208
     670:	91 05       	cpc	r25, r1
     672:	09 f4       	brne	.+2      	; 0x676 <ibus_processor+0x42>
     674:	51 c0       	rjmp	.+162    	; 0x718 <ibus_processor+0xe4>
     676:	88 36       	cpi	r24, 0x68	; 104
     678:	91 05       	cpc	r25, r1
     67a:	09 f0       	breq	.+2      	; 0x67e <ibus_processor+0x4a>
							}
						break;
					}
				break;
			}
		break;
     67c:	86 c0       	rjmp	.+268    	; 0x78a <ibus_processor+0x156>
		case DEV_MFL:
			switch(msg[IBUS_DST])
			{
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
     67e:	89 81       	ldd	r24, Y+1	; 0x01
     680:	9a 81       	ldd	r25, Y+2	; 0x02
     682:	03 96       	adiw	r24, 0x03	; 3
     684:	fc 01       	movw	r30, r24
     686:	80 81       	ld	r24, Z
     688:	88 2f       	mov	r24, r24
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	82 33       	cpi	r24, 0x32	; 50
     68e:	91 05       	cpc	r25, r1
     690:	19 f0       	breq	.+6      	; 0x698 <ibus_processor+0x64>
     692:	cb 97       	sbiw	r24, 0x3b	; 59
     694:	99 f0       	breq	.+38     	; 0x6bc <ibus_processor+0x88>
									controller_exec_search_down();
								break;
							}
						break;
					}
				break;
     696:	79 c0       	rjmp	.+242    	; 0x78a <ibus_processor+0x156>
				// an wen ist die Botschaft gerichtet?
				case DEV_RAD:
					switch(msg[IBUS_FUNC])
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
     698:	89 81       	ldd	r24, Y+1	; 0x01
     69a:	9a 81       	ldd	r25, Y+2	; 0x02
     69c:	04 96       	adiw	r24, 0x04	; 4
     69e:	fc 01       	movw	r30, r24
     6a0:	80 81       	ld	r24, Z
     6a2:	88 2f       	mov	r24, r24
     6a4:	90 e0       	ldi	r25, 0x00	; 0
     6a6:	80 31       	cpi	r24, 0x10	; 16
     6a8:	91 05       	cpc	r25, r1
     6aa:	29 f0       	breq	.+10     	; 0x6b6 <ibus_processor+0x82>
     6ac:	41 97       	sbiw	r24, 0x11	; 17
     6ae:	09 f0       	breq	.+2      	; 0x6b2 <ibus_processor+0x7e>
								
								case VOLUME_DEC:
									controller_volume_decrease();
								break;
							}
						break;
     6b0:	32 c0       	rjmp	.+100    	; 0x716 <ibus_processor+0xe2>
					{
						case WHEEL_VOLUME:
							switch (msg[IBUS_DATA])
							{
								case VOLUME_INC:
									controller_volume_increase();
     6b2:	0c d2       	rcall	.+1048   	; 0xacc <controller_volume_increase>
								break;
								
								case VOLUME_DEC:
									controller_volume_decrease();
     6b4:	02 c0       	rjmp	.+4      	; 0x6ba <ibus_processor+0x86>
     6b6:	15 d2       	rcall	.+1066   	; 0xae2 <controller_volume_decrease>
								break;
     6b8:	00 00       	nop
							}
						break;
     6ba:	2d c0       	rjmp	.+90     	; 0x716 <ibus_processor+0xe2>
						
						case WHEEL_SEARCH:
							switch (msg[IBUS_DATA])
     6bc:	89 81       	ldd	r24, Y+1	; 0x01
     6be:	9a 81       	ldd	r25, Y+2	; 0x02
     6c0:	04 96       	adiw	r24, 0x04	; 4
     6c2:	fc 01       	movw	r30, r24
     6c4:	80 81       	ld	r24, Z
     6c6:	88 2f       	mov	r24, r24
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	81 31       	cpi	r24, 0x11	; 17
     6cc:	91 05       	cpc	r25, r1
     6ce:	a9 f0       	breq	.+42     	; 0x6fa <ibus_processor+0xc6>
     6d0:	82 31       	cpi	r24, 0x12	; 18
     6d2:	91 05       	cpc	r25, r1
     6d4:	34 f4       	brge	.+12     	; 0x6e2 <ibus_processor+0xae>
     6d6:	81 30       	cpi	r24, 0x01	; 1
     6d8:	91 05       	cpc	r25, r1
     6da:	61 f0       	breq	.+24     	; 0x6f4 <ibus_processor+0xc0>
     6dc:	08 97       	sbiw	r24, 0x08	; 8
     6de:	91 f0       	breq	.+36     	; 0x704 <ibus_processor+0xd0>
								
								case SEARCH_DOWN_RELEASE:
									controller_exec_search_down();
								break;
							}
						break;
     6e0:	19 c0       	rjmp	.+50     	; 0x714 <ibus_processor+0xe0>
								break;
							}
						break;
						
						case WHEEL_SEARCH:
							switch (msg[IBUS_DATA])
     6e2:	81 32       	cpi	r24, 0x21	; 33
     6e4:	91 05       	cpc	r25, r1
     6e6:	61 f0       	breq	.+24     	; 0x700 <ibus_processor+0xcc>
     6e8:	88 32       	cpi	r24, 0x28	; 40
     6ea:	91 05       	cpc	r25, r1
     6ec:	89 f0       	breq	.+34     	; 0x710 <ibus_processor+0xdc>
     6ee:	48 97       	sbiw	r24, 0x18	; 24
     6f0:	61 f0       	breq	.+24     	; 0x70a <ibus_processor+0xd6>
							{
								case SEARCH_UP:
									controller_set_search(false);
     6f2:	10 c0       	rjmp	.+32     	; 0x714 <ibus_processor+0xe0>
     6f4:	80 e0       	ldi	r24, 0x00	; 0
								break;
     6f6:	00 d2       	rcall	.+1024   	; 0xaf8 <controller_set_search>
								
								case SEARCH_UP_LONG:
									controller_set_search(true);
     6f8:	0d c0       	rjmp	.+26     	; 0x714 <ibus_processor+0xe0>
     6fa:	81 e0       	ldi	r24, 0x01	; 1
								break;
								
								case SEARCH_UP_RELEASE:
									controller_exec_search_up();
     6fc:	fd d1       	rcall	.+1018   	; 0xaf8 <controller_set_search>
     6fe:	0a c0       	rjmp	.+20     	; 0x714 <ibus_processor+0xe0>
								break;
								
								case SEARCH_DOWN:
									controller_set_search(false);
     700:	09 d2       	rcall	.+1042   	; 0xb14 <controller_exec_search_up>
     702:	08 c0       	rjmp	.+16     	; 0x714 <ibus_processor+0xe0>
								break;
     704:	80 e0       	ldi	r24, 0x00	; 0
								
								case SEARCH_DOWN_LONG:
									controller_set_search(false);
     706:	f8 d1       	rcall	.+1008   	; 0xaf8 <controller_set_search>
     708:	05 c0       	rjmp	.+10     	; 0x714 <ibus_processor+0xe0>
     70a:	80 e0       	ldi	r24, 0x00	; 0
								break;
     70c:	f5 d1       	rcall	.+1002   	; 0xaf8 <controller_set_search>
								
								case SEARCH_DOWN_RELEASE:
									controller_exec_search_down();
     70e:	02 c0       	rjmp	.+4      	; 0x714 <ibus_processor+0xe0>
     710:	13 d2       	rcall	.+1062   	; 0xb38 <controller_exec_search_down>
								break;
     712:	00 00       	nop
							}
						break;
     714:	00 00       	nop
					}
				break;
     716:	39 c0       	rjmp	.+114    	; 0x78a <ibus_processor+0x156>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
     718:	89 81       	ldd	r24, Y+1	; 0x01
     71a:	9a 81       	ldd	r25, Y+2	; 0x02
     71c:	03 96       	adiw	r24, 0x03	; 3
     71e:	fc 01       	movw	r30, r24
     720:	80 81       	ld	r24, Z
     722:	88 2f       	mov	r24, r24
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	8d 35       	cpi	r24, 0x5D	; 93
     728:	91 05       	cpc	r25, r1
					{
						case LIGHT_DIMMER_STATUS:							
							set_brightness();						
						break;
					}
				break;
     72a:	09 f0       	breq	.+2      	; 0x72e <ibus_processor+0xfa>
				
				case DEV_LKM:
					switch(msg[IBUS_FUNC])
					{
						case LIGHT_DIMMER_STATUS:							
							set_brightness();						
     72c:	2e c0       	rjmp	.+92     	; 0x78a <ibus_processor+0x156>
     72e:	3b df       	rcall	.-394    	; 0x5a6 <set_brightness>
						break;
     730:	00 00       	nop
					}
				break;
     732:	2b c0       	rjmp	.+86     	; 0x78a <ibus_processor+0x156>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
     734:	89 81       	ldd	r24, Y+1	; 0x01
     736:	9a 81       	ldd	r25, Y+2	; 0x02
     738:	03 96       	adiw	r24, 0x03	; 3
     73a:	fc 01       	movw	r30, r24
     73c:	80 81       	ld	r24, Z
     73e:	88 2f       	mov	r24, r24
     740:	90 e0       	ldi	r25, 0x00	; 0
     742:	81 30       	cpi	r24, 0x01	; 1
     744:	91 05       	cpc	r25, r1
     746:	19 f0       	breq	.+6      	; 0x74e <ibus_processor+0x11a>
     748:	cb 97       	sbiw	r24, 0x3b	; 59
									controller_exec_micro();
								break;
							}
						break;
					}
				break;
     74a:	21 f0       	breq	.+8      	; 0x754 <ibus_processor+0x120>
				
				case DEV_TEL:
					switch(msg[IBUS_FUNC])
					{
						case DEVICE_STATUS_REQ:
							device_status_ready_after_reset(DEV_TEL);						
     74c:	1d c0       	rjmp	.+58     	; 0x788 <ibus_processor+0x154>
     74e:	88 ec       	ldi	r24, 0xC8	; 200
     750:	53 df       	rcall	.-346    	; 0x5f8 <device_status_ready_after_reset>
						break;
     752:	1a c0       	rjmp	.+52     	; 0x788 <ibus_processor+0x154>
						
						case WHEEL_MICRO:
							switch (msg[IBUS_DATA])
     754:	89 81       	ldd	r24, Y+1	; 0x01
     756:	9a 81       	ldd	r25, Y+2	; 0x02
     758:	04 96       	adiw	r24, 0x04	; 4
     75a:	fc 01       	movw	r30, r24
     75c:	80 81       	ld	r24, Z
     75e:	88 2f       	mov	r24, r24
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	80 39       	cpi	r24, 0x90	; 144
     764:	91 05       	cpc	r25, r1
     766:	51 f0       	breq	.+20     	; 0x77c <ibus_processor+0x148>
     768:	80 3a       	cpi	r24, 0xA0	; 160
     76a:	91 05       	cpc	r25, r1
     76c:	51 f0       	breq	.+20     	; 0x782 <ibus_processor+0x14e>
							
								case MICRO_RELEASE:
									controller_exec_micro();
								break;
							}
						break;
     76e:	80 38       	cpi	r24, 0x80	; 128
						
						case WHEEL_MICRO:
							switch (msg[IBUS_DATA])
							{
								case MICRO:
									controller_set_micro(false);
     770:	91 05       	cpc	r25, r1
     772:	09 f0       	breq	.+2      	; 0x776 <ibus_processor+0x142>
     774:	08 c0       	rjmp	.+16     	; 0x786 <ibus_processor+0x152>
								break;
     776:	80 e0       	ldi	r24, 0x00	; 0
							
								case MICRO_LONG:
									controller_set_micro(true);
     778:	f1 d1       	rcall	.+994    	; 0xb5c <controller_set_micro>
     77a:	05 c0       	rjmp	.+10     	; 0x786 <ibus_processor+0x152>
     77c:	81 e0       	ldi	r24, 0x01	; 1
								break;
     77e:	ee d1       	rcall	.+988    	; 0xb5c <controller_set_micro>
							
								case MICRO_RELEASE:
									controller_exec_micro();
     780:	02 c0       	rjmp	.+4      	; 0x786 <ibus_processor+0x152>
     782:	fa d1       	rcall	.+1012   	; 0xb78 <controller_exec_micro>
	...
					}
				break;
			}
		break;
	}
}
     78c:	00 00       	nop
     78e:	0f 90       	pop	r0
     790:	0f 90       	pop	r0
     792:	df 91       	pop	r29
     794:	cf 91       	pop	r28
     796:	08 95       	ret

00000798 <main>:
#include "adc/adc.h"
#include "ibus_processor/ibus_processor.h"
#include "radio_control/radio_controller.h"

int main(void)
{
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	00 d0       	rcall	.+0      	; 0x79e <main+0x6>
     79e:	cd b7       	in	r28, 0x3d	; 61
     7a0:	de b7       	in	r29, 0x3e	; 62
	uint8_t* msg;
	uint8_t depth = 0;
     7a2:	19 82       	std	Y+1, r1	; 0x01
	
	sei();
     7a4:	78 94       	sei
	adc_init();
     7a6:	35 dd       	rcall	.-1430   	; 0x212 <adc_init>
	ibus_init();
     7a8:	f5 dd       	rcall	.-1046   	; 0x394 <ibus_init>
	controller_init();
     7aa:	86 d1       	rcall	.+780    	; 0xab8 <controller_init>
     7ac:	d2 dd       	rcall	.-1116   	; 0x352 <rx_buffer_get_depth>

    while (1)
    {
		depth = rx_buffer_get_depth();
     7ae:	89 83       	std	Y+1, r24	; 0x01
     7b0:	89 81       	ldd	r24, Y+1	; 0x01
		
		if (depth > 0)
     7b2:	88 23       	and	r24, r24
     7b4:	d9 f3       	breq	.-10     	; 0x7ac <main+0x14>
     7b6:	b1 dd       	rcall	.-1182   	; 0x31a <rx_buffer_get_entry>
		{
			msg = rx_buffer_get_entry();			
     7b8:	9b 83       	std	Y+3, r25	; 0x03
     7ba:	8a 83       	std	Y+2, r24	; 0x02
			ibus_processor(msg);
     7bc:	8a 81       	ldd	r24, Y+2	; 0x02
     7be:	9b 81       	ldd	r25, Y+3	; 0x03
     7c0:	39 df       	rcall	.-398    	; 0x634 <ibus_processor>
     7c2:	d5 dd       	rcall	.-1110   	; 0x36e <rx_buffer_remove_entry>
			rx_buffer_remove_entry();
     7c4:	f3 cf       	rjmp	.-26     	; 0x7ac <main+0x14>

000007c6 <becker_next>:
     7c6:	cf 93       	push	r28
		}
    }
     7c8:	df 93       	push	r29

extern bool _is_in_init;
extern bool _to_be_released;

void becker_next(void)
{
     7ca:	cd b7       	in	r28, 0x3d	; 61
     7cc:	de b7       	in	r29, 0x3e	; 62
     7ce:	2c 97       	sbiw	r28, 0x0c	; 12
     7d0:	0f b6       	in	r0, 0x3f	; 63
     7d2:	f8 94       	cli
     7d4:	de bf       	out	0x3e, r29	; 62
     7d6:	0f be       	out	0x3f, r0	; 63
     7d8:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 9 9 0 1 6 3 CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x39, 0x39, 0x30, 0x31, 0x36, 0x33, CR};
     7da:	2c e0       	ldi	r18, 0x0C	; 12
     7dc:	e8 e1       	ldi	r30, 0x18	; 24
     7de:	f2 e0       	ldi	r31, 0x02	; 2
     7e0:	ce 01       	movw	r24, r28
     7e2:	01 96       	adiw	r24, 0x01	; 1
     7e4:	dc 01       	movw	r26, r24
     7e6:	01 90       	ld	r0, Z+
     7e8:	0d 92       	st	X+, r0
     7ea:	2a 95       	dec	r18
     7ec:	e1 f7       	brne	.-8      	; 0x7e6 <becker_next+0x20>
	uart1_sendCommand(msg);
     7ee:	ce 01       	movw	r24, r28
     7f0:	01 96       	adiw	r24, 0x01	; 1
     7f2:	f3 d3       	rcall	.+2022   	; 0xfda <uart1_sendCommand>
}
     7f4:	00 00       	nop
     7f6:	2c 96       	adiw	r28, 0x0c	; 12
     7f8:	0f b6       	in	r0, 0x3f	; 63
     7fa:	f8 94       	cli
     7fc:	de bf       	out	0x3e, r29	; 62
     7fe:	0f be       	out	0x3f, r0	; 63
     800:	cd bf       	out	0x3d, r28	; 61
     802:	df 91       	pop	r29
     804:	cf 91       	pop	r28
     806:	08 95       	ret

00000808 <becker_next_long>:

void becker_next_long(void)
{
     808:	cf 93       	push	r28
     80a:	df 93       	push	r29
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	2c 97       	sbiw	r28, 0x0c	; 12
     812:	0f b6       	in	r0, 0x3f	; 63
     814:	f8 94       	cli
     816:	de bf       	out	0x3e, r29	; 62
     818:	0f be       	out	0x3f, r0	; 63
     81a:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 4 0 E E CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x34, 0x30, 0x45, 0x45, CR};
     81c:	2c e0       	ldi	r18, 0x0C	; 12
     81e:	e4 e2       	ldi	r30, 0x24	; 36
     820:	f2 e0       	ldi	r31, 0x02	; 2
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	dc 01       	movw	r26, r24
     828:	01 90       	ld	r0, Z+
     82a:	0d 92       	st	X+, r0
     82c:	2a 95       	dec	r18
     82e:	e1 f7       	brne	.-8      	; 0x828 <becker_next_long+0x20>
	uart1_sendCommand(msg);
     830:	ce 01       	movw	r24, r28
     832:	01 96       	adiw	r24, 0x01	; 1
     834:	d2 d3       	rcall	.+1956   	; 0xfda <uart1_sendCommand>
}
     836:	00 00       	nop
     838:	2c 96       	adiw	r28, 0x0c	; 12
     83a:	0f b6       	in	r0, 0x3f	; 63
     83c:	f8 94       	cli
     83e:	de bf       	out	0x3e, r29	; 62
     840:	0f be       	out	0x3f, r0	; 63
     842:	cd bf       	out	0x3d, r28	; 61
     844:	df 91       	pop	r29
     846:	cf 91       	pop	r28
     848:	08 95       	ret

0000084a <becker_back>:

void becker_back(void)
{
     84a:	cf 93       	push	r28
     84c:	df 93       	push	r29
     84e:	cd b7       	in	r28, 0x3d	; 61
     850:	de b7       	in	r29, 0x3e	; 62
     852:	2c 97       	sbiw	r28, 0x0c	; 12
     854:	0f b6       	in	r0, 0x3f	; 63
     856:	f8 94       	cli
     858:	de bf       	out	0x3e, r29	; 62
     85a:	0f be       	out	0x3f, r0	; 63
     85c:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 A A 0 1 5 0 CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x41, 0x41, 0x30, 0x31, 0x35, 0x30, CR};
     85e:	2c e0       	ldi	r18, 0x0C	; 12
     860:	e0 e3       	ldi	r30, 0x30	; 48
     862:	f2 e0       	ldi	r31, 0x02	; 2
     864:	ce 01       	movw	r24, r28
     866:	01 96       	adiw	r24, 0x01	; 1
     868:	dc 01       	movw	r26, r24
     86a:	01 90       	ld	r0, Z+
     86c:	0d 92       	st	X+, r0
     86e:	2a 95       	dec	r18
     870:	e1 f7       	brne	.-8      	; 0x86a <becker_back+0x20>
	uart1_sendCommand(msg);
     872:	ce 01       	movw	r24, r28
     874:	01 96       	adiw	r24, 0x01	; 1
     876:	b1 d3       	rcall	.+1890   	; 0xfda <uart1_sendCommand>
}
     878:	00 00       	nop
     87a:	2c 96       	adiw	r28, 0x0c	; 12
     87c:	0f b6       	in	r0, 0x3f	; 63
     87e:	f8 94       	cli
     880:	de bf       	out	0x3e, r29	; 62
     882:	0f be       	out	0x3f, r0	; 63
     884:	cd bf       	out	0x3d, r28	; 61
     886:	df 91       	pop	r29
     888:	cf 91       	pop	r28
     88a:	08 95       	ret

0000088c <becker_back_long>:

void becker_back_long(void)
{
     88c:	cf 93       	push	r28
     88e:	df 93       	push	r29
     890:	cd b7       	in	r28, 0x3d	; 61
     892:	de b7       	in	r29, 0x3e	; 62
     894:	2c 97       	sbiw	r28, 0x0c	; 12
     896:	0f b6       	in	r0, 0x3f	; 63
     898:	f8 94       	cli
     89a:	de bf       	out	0x3e, r29	; 62
     89c:	0f be       	out	0x3f, r0	; 63
     89e:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 4 A A CR	
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x34, 0x41, 0x41, CR};
     8a0:	2c e0       	ldi	r18, 0x0C	; 12
     8a2:	ec e3       	ldi	r30, 0x3C	; 60
     8a4:	f2 e0       	ldi	r31, 0x02	; 2
     8a6:	ce 01       	movw	r24, r28
     8a8:	01 96       	adiw	r24, 0x01	; 1
     8aa:	dc 01       	movw	r26, r24
     8ac:	01 90       	ld	r0, Z+
     8ae:	0d 92       	st	X+, r0
     8b0:	2a 95       	dec	r18
     8b2:	e1 f7       	brne	.-8      	; 0x8ac <becker_back_long+0x20>
	uart1_sendCommand(msg);
     8b4:	ce 01       	movw	r24, r28
     8b6:	01 96       	adiw	r24, 0x01	; 1
     8b8:	90 d3       	rcall	.+1824   	; 0xfda <uart1_sendCommand>
}
     8ba:	00 00       	nop
     8bc:	2c 96       	adiw	r28, 0x0c	; 12
     8be:	0f b6       	in	r0, 0x3f	; 63
     8c0:	f8 94       	cli
     8c2:	de bf       	out	0x3e, r29	; 62
     8c4:	0f be       	out	0x3f, r0	; 63
     8c6:	cd bf       	out	0x3d, r28	; 61
     8c8:	df 91       	pop	r29
     8ca:	cf 91       	pop	r28
     8cc:	08 95       	ret

000008ce <becker_volume_increase>:

void becker_volume_increase(void)
{
     8ce:	cf 93       	push	r28
     8d0:	df 93       	push	r29
     8d2:	cd b7       	in	r28, 0x3d	; 61
     8d4:	de b7       	in	r29, 0x3e	; 62
     8d6:	2c 97       	sbiw	r28, 0x0c	; 12
     8d8:	0f b6       	in	r0, 0x3f	; 63
     8da:	f8 94       	cli
     8dc:	de bf       	out	0x3e, r29	; 62
     8de:	0f be       	out	0x3f, r0	; 63
     8e0:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 2 A C CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x32, 0x41, 0x43, CR};
     8e2:	2c e0       	ldi	r18, 0x0C	; 12
     8e4:	e8 e4       	ldi	r30, 0x48	; 72
     8e6:	f2 e0       	ldi	r31, 0x02	; 2
     8e8:	ce 01       	movw	r24, r28
     8ea:	01 96       	adiw	r24, 0x01	; 1
     8ec:	dc 01       	movw	r26, r24
     8ee:	01 90       	ld	r0, Z+
     8f0:	0d 92       	st	X+, r0
     8f2:	2a 95       	dec	r18
     8f4:	e1 f7       	brne	.-8      	; 0x8ee <becker_volume_increase+0x20>
	uart1_sendCommand(msg);
     8f6:	ce 01       	movw	r24, r28
     8f8:	01 96       	adiw	r24, 0x01	; 1
     8fa:	6f d3       	rcall	.+1758   	; 0xfda <uart1_sendCommand>
}
     8fc:	00 00       	nop
     8fe:	2c 96       	adiw	r28, 0x0c	; 12
     900:	0f b6       	in	r0, 0x3f	; 63
     902:	f8 94       	cli
     904:	de bf       	out	0x3e, r29	; 62
     906:	0f be       	out	0x3f, r0	; 63
     908:	cd bf       	out	0x3d, r28	; 61
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	08 95       	ret

00000910 <becker_volume_decrease>:

void becker_volume_decrease(void)
{
     910:	cf 93       	push	r28
     912:	df 93       	push	r29
     914:	cd b7       	in	r28, 0x3d	; 61
     916:	de b7       	in	r29, 0x3e	; 62
     918:	2c 97       	sbiw	r28, 0x0c	; 12
     91a:	0f b6       	in	r0, 0x3f	; 63
     91c:	f8 94       	cli
     91e:	de bf       	out	0x3e, r29	; 62
     920:	0f be       	out	0x3f, r0	; 63
     922:	cd bf       	out	0x3d, r28	; 61
	// STX 0 B F 0 5 5 0 1 A F CR
	uint8_t msg[] = {STX, 0x30, 0x42, 0x46, 0x30, 0x35, 0x35, 0x30, 0x31, 0x41, 0x46, CR};
     924:	2c e0       	ldi	r18, 0x0C	; 12
     926:	e4 e5       	ldi	r30, 0x54	; 84
     928:	f2 e0       	ldi	r31, 0x02	; 2
     92a:	ce 01       	movw	r24, r28
     92c:	01 96       	adiw	r24, 0x01	; 1
     92e:	dc 01       	movw	r26, r24
     930:	01 90       	ld	r0, Z+
     932:	0d 92       	st	X+, r0
     934:	2a 95       	dec	r18
     936:	e1 f7       	brne	.-8      	; 0x930 <becker_volume_decrease+0x20>
	uart1_sendCommand(msg);
     938:	ce 01       	movw	r24, r28
     93a:	01 96       	adiw	r24, 0x01	; 1
     93c:	4e d3       	rcall	.+1692   	; 0xfda <uart1_sendCommand>
}
     93e:	00 00       	nop
     940:	2c 96       	adiw	r28, 0x0c	; 12
     942:	0f b6       	in	r0, 0x3f	; 63
     944:	f8 94       	cli
     946:	de bf       	out	0x3e, r29	; 62
     948:	0f be       	out	0x3f, r0	; 63
     94a:	cd bf       	out	0x3d, r28	; 61
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	08 95       	ret

00000952 <becker_init>:

void becker_init(void)
{
     952:	cf 93       	push	r28
     954:	df 93       	push	r29
     956:	cd b7       	in	r28, 0x3d	; 61
     958:	de b7       	in	r29, 0x3e	; 62
	uart1_init();
     95a:	01 d3       	rcall	.+1538   	; 0xf5e <uart1_init>
	_is_in_init = true;
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <_is_in_init>
	becker_init_timer();
     962:	93 d1       	rcall	.+806    	; 0xc8a <becker_init_timer>
}
     964:	00 00       	nop
     966:	df 91       	pop	r29
     968:	cf 91       	pop	r28
     96a:	08 95       	ret

0000096c <becker_send_init>:

void becker_send_init (void)
{
     96c:	cf 93       	push	r28
     96e:	df 93       	push	r29
     970:	cd b7       	in	r28, 0x3d	; 61
     972:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(INIT);
     974:	80 e0       	ldi	r24, 0x00	; 0
     976:	92 e0       	ldi	r25, 0x02	; 2
     978:	30 d3       	rcall	.+1632   	; 0xfda <uart1_sendCommand>
}
     97a:	00 00       	nop
     97c:	df 91       	pop	r29
     97e:	cf 91       	pop	r28
     980:	08 95       	ret

00000982 <becker_send_release>:

void becker_send_release (void)
{
     982:	cf 93       	push	r28
     984:	df 93       	push	r29
     986:	cd b7       	in	r28, 0x3d	; 61
     988:	de b7       	in	r29, 0x3e	; 62
	uart1_sendCommand(RELEASE);
     98a:	8c e0       	ldi	r24, 0x0C	; 12
     98c:	92 e0       	ldi	r25, 0x02	; 2
     98e:	25 d3       	rcall	.+1610   	; 0xfda <uart1_sendCommand>
}
     990:	00 00       	nop
     992:	df 91       	pop	r29
     994:	cf 91       	pop	r28
     996:	08 95       	ret

00000998 <pioneer_init>:
}

void pioneer_release(void)
{
	release_timer();
}
     998:	cf 93       	push	r28
     99a:	df 93       	push	r29
     99c:	cd b7       	in	r28, 0x3d	; 61
     99e:	de b7       	in	r29, 0x3e	; 62
     9a0:	84 e2       	ldi	r24, 0x24	; 36
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	24 e2       	ldi	r18, 0x24	; 36
     9a6:	30 e0       	ldi	r19, 0x00	; 0
     9a8:	f9 01       	movw	r30, r18
     9aa:	20 81       	ld	r18, Z
     9ac:	20 61       	ori	r18, 0x10	; 16
     9ae:	fc 01       	movw	r30, r24
     9b0:	20 83       	st	Z, r18
     9b2:	85 e2       	ldi	r24, 0x25	; 37
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	25 e2       	ldi	r18, 0x25	; 37
     9b8:	30 e0       	ldi	r19, 0x00	; 0
     9ba:	f9 01       	movw	r30, r18
     9bc:	20 81       	ld	r18, Z
     9be:	20 61       	ori	r18, 0x10	; 16
     9c0:	fc 01       	movw	r30, r24
     9c2:	20 83       	st	Z, r18
     9c4:	e1 d0       	rcall	.+450    	; 0xb88 <spi_init>
     9c6:	f5 db       	rcall	.-2070   	; 0x1b2 <ad5293_reset>
     9c8:	a1 db       	rcall	.-2238   	; 0x10c <ad5293_init>
     9ca:	61 d0       	rcall	.+194    	; 0xa8e <pioneer_send_release>
     9cc:	85 e2       	ldi	r24, 0x25	; 37
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	25 e2       	ldi	r18, 0x25	; 37
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	f9 01       	movw	r30, r18
     9d6:	20 81       	ld	r18, Z
     9d8:	20 61       	ori	r18, 0x10	; 16
     9da:	fc 01       	movw	r30, r24
     9dc:	20 83       	st	Z, r18
     9de:	00 00       	nop
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	08 95       	ret

000009e6 <pioneer_next>:
     9e6:	cf 93       	push	r28
     9e8:	df 93       	push	r29
     9ea:	cd b7       	in	r28, 0x3d	; 61
     9ec:	de b7       	in	r29, 0x3e	; 62
     9ee:	8a e5       	ldi	r24, 0x5A	; 90
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	b5 db       	rcall	.-2198   	; 0x15e <ad5293_write>
     9f4:	00 00       	nop
     9f6:	df 91       	pop	r29
     9f8:	cf 91       	pop	r28
     9fa:	08 95       	ret

000009fc <pioneer_next_long>:
     9fc:	cf 93       	push	r28
     9fe:	df 93       	push	r29
     a00:	cd b7       	in	r28, 0x3d	; 61
     a02:	de b7       	in	r29, 0x3e	; 62
     a04:	8a e5       	ldi	r24, 0x5A	; 90
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	aa db       	rcall	.-2220   	; 0x15e <ad5293_write>
     a0a:	85 e2       	ldi	r24, 0x25	; 37
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	25 e2       	ldi	r18, 0x25	; 37
     a10:	30 e0       	ldi	r19, 0x00	; 0
     a12:	f9 01       	movw	r30, r18
     a14:	20 81       	ld	r18, Z
     a16:	2f 7e       	andi	r18, 0xEF	; 239
     a18:	fc 01       	movw	r30, r24
     a1a:	20 83       	st	Z, r18
     a1c:	00 00       	nop
     a1e:	df 91       	pop	r29
     a20:	cf 91       	pop	r28
     a22:	08 95       	ret

00000a24 <pioneer_back>:
     a24:	cf 93       	push	r28
     a26:	df 93       	push	r29
     a28:	cd b7       	in	r28, 0x3d	; 61
     a2a:	de b7       	in	r29, 0x3e	; 62
     a2c:	8c e7       	ldi	r24, 0x7C	; 124
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	96 db       	rcall	.-2260   	; 0x15e <ad5293_write>
     a32:	00 00       	nop
     a34:	df 91       	pop	r29
     a36:	cf 91       	pop	r28
     a38:	08 95       	ret

00000a3a <pioneer_back_long>:
     a3a:	cf 93       	push	r28
     a3c:	df 93       	push	r29
     a3e:	cd b7       	in	r28, 0x3d	; 61
     a40:	de b7       	in	r29, 0x3e	; 62
     a42:	8c e7       	ldi	r24, 0x7C	; 124
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	8b db       	rcall	.-2282   	; 0x15e <ad5293_write>
     a48:	85 e2       	ldi	r24, 0x25	; 37
     a4a:	90 e0       	ldi	r25, 0x00	; 0
     a4c:	25 e2       	ldi	r18, 0x25	; 37
     a4e:	30 e0       	ldi	r19, 0x00	; 0
     a50:	f9 01       	movw	r30, r18
     a52:	20 81       	ld	r18, Z
     a54:	2f 7e       	andi	r18, 0xEF	; 239
     a56:	fc 01       	movw	r30, r24
     a58:	20 83       	st	Z, r18
     a5a:	00 00       	nop
     a5c:	df 91       	pop	r29
     a5e:	cf 91       	pop	r28
     a60:	08 95       	ret

00000a62 <pioneer_volume_increase>:
     a62:	cf 93       	push	r28
     a64:	df 93       	push	r29
     a66:	cd b7       	in	r28, 0x3d	; 61
     a68:	de b7       	in	r29, 0x3e	; 62
     a6a:	8c ea       	ldi	r24, 0xAC	; 172
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	77 db       	rcall	.-2322   	; 0x15e <ad5293_write>
     a70:	00 00       	nop
     a72:	df 91       	pop	r29
     a74:	cf 91       	pop	r28
     a76:	08 95       	ret

00000a78 <pioneer_volume_decrease>:
     a78:	cf 93       	push	r28
     a7a:	df 93       	push	r29
     a7c:	cd b7       	in	r28, 0x3d	; 61
     a7e:	de b7       	in	r29, 0x3e	; 62
     a80:	82 ef       	ldi	r24, 0xF2	; 242
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	6c db       	rcall	.-2344   	; 0x15e <ad5293_write>
     a86:	00 00       	nop
     a88:	df 91       	pop	r29
     a8a:	cf 91       	pop	r28
     a8c:	08 95       	ret

00000a8e <pioneer_send_release>:

void pioneer_send_release(void)
{
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	cd b7       	in	r28, 0x3d	; 61
     a94:	de b7       	in	r29, 0x3e	; 62
	#ifdef AD5293
	ad5293_release();
     a96:	b2 db       	rcall	.-2204   	; 0x1fc <ad5293_release>
	#ifdef MCP42050
	mcp42xxx_release();
	#endif // MCP42050
	
	//DESELECT_PIONEER_2();
     a98:	00 00       	nop
     a9a:	df 91       	pop	r29
     a9c:	cf 91       	pop	r28
     a9e:	08 95       	ret

00000aa0 <controller_release>:
void controller_back (void)
{
	becker_back();
	pioneer_back();
	controller_release();
}
     aa0:	cf 93       	push	r28
     aa2:	df 93       	push	r29
     aa4:	cd b7       	in	r28, 0x3d	; 61
     aa6:	de b7       	in	r29, 0x3e	; 62
     aa8:	81 e0       	ldi	r24, 0x01	; 1
     aaa:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <_to_be_released>
     aae:	0e d1       	rcall	.+540    	; 0xccc <release_timer>
     ab0:	00 00       	nop
     ab2:	df 91       	pop	r29
     ab4:	cf 91       	pop	r28
     ab6:	08 95       	ret

00000ab8 <controller_init>:
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	cd b7       	in	r28, 0x3d	; 61
     abe:	de b7       	in	r29, 0x3e	; 62
     ac0:	6b df       	rcall	.-298    	; 0x998 <pioneer_init>
     ac2:	47 df       	rcall	.-370    	; 0x952 <becker_init>
     ac4:	00 00       	nop
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	08 95       	ret

00000acc <controller_volume_increase>:
     acc:	cf 93       	push	r28
     ace:	df 93       	push	r29
     ad0:	cd b7       	in	r28, 0x3d	; 61
     ad2:	de b7       	in	r29, 0x3e	; 62
     ad4:	fc de       	rcall	.-520    	; 0x8ce <becker_volume_increase>
     ad6:	c5 df       	rcall	.-118    	; 0xa62 <pioneer_volume_increase>
     ad8:	e3 df       	rcall	.-58     	; 0xaa0 <controller_release>
     ada:	00 00       	nop
     adc:	df 91       	pop	r29
     ade:	cf 91       	pop	r28
     ae0:	08 95       	ret

00000ae2 <controller_volume_decrease>:
     ae2:	cf 93       	push	r28
     ae4:	df 93       	push	r29
     ae6:	cd b7       	in	r28, 0x3d	; 61
     ae8:	de b7       	in	r29, 0x3e	; 62
     aea:	12 df       	rcall	.-476    	; 0x910 <becker_volume_decrease>
     aec:	c5 df       	rcall	.-118    	; 0xa78 <pioneer_volume_decrease>
     aee:	d8 df       	rcall	.-80     	; 0xaa0 <controller_release>
     af0:	00 00       	nop
     af2:	df 91       	pop	r29
     af4:	cf 91       	pop	r28
     af6:	08 95       	ret

00000af8 <controller_set_search>:

void controller_set_search (bool state)
{
     af8:	cf 93       	push	r28
     afa:	df 93       	push	r29
     afc:	1f 92       	push	r1
     afe:	cd b7       	in	r28, 0x3d	; 61
     b00:	de b7       	in	r29, 0x3e	; 62
     b02:	89 83       	std	Y+1, r24	; 0x01
	_search_long = state;
     b04:	89 81       	ldd	r24, Y+1	; 0x01
     b06:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <_search_long>
}
     b0a:	00 00       	nop
     b0c:	0f 90       	pop	r0
     b0e:	df 91       	pop	r29
     b10:	cf 91       	pop	r28
     b12:	08 95       	ret

00000b14 <controller_exec_search_up>:

void controller_exec_search_up (void)
{
     b14:	cf 93       	push	r28
     b16:	df 93       	push	r29
     b18:	cd b7       	in	r28, 0x3d	; 61
     b1a:	de b7       	in	r29, 0x3e	; 62
	if (_search_long) 
     b1c:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <_search_long>
     b20:	88 23       	and	r24, r24
     b22:	19 f0       	breq	.+6      	; 0xb2a <controller_exec_search_up+0x16>
	{
		// langes druecken detektiert
		becker_next_long();
     b24:	71 de       	rcall	.-798    	; 0x808 <becker_next_long>
		pioneer_next_long();
     b26:	6a df       	rcall	.-300    	; 0x9fc <pioneer_next_long>
     b28:	02 c0       	rjmp	.+4      	; 0xb2e <controller_exec_search_up+0x1a>
	}
	else
	{
		// kurzes druecken detektiert	
		becker_next();	
     b2a:	4d de       	rcall	.-870    	; 0x7c6 <becker_next>
		pioneer_next();
     b2c:	5c df       	rcall	.-328    	; 0x9e6 <pioneer_next>
     b2e:	b8 df       	rcall	.-144    	; 0xaa0 <controller_release>
	}
	
	controller_release();
     b30:	00 00       	nop
     b32:	df 91       	pop	r29
}
     b34:	cf 91       	pop	r28
     b36:	08 95       	ret

00000b38 <controller_exec_search_down>:
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29

void controller_exec_search_down (void)
{
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
	if (_search_long)
     b40:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <_search_long>
     b44:	88 23       	and	r24, r24
     b46:	19 f0       	breq	.+6      	; 0xb4e <controller_exec_search_down+0x16>
	{
		// langes druecken detektiert
		becker_back_long();
     b48:	a1 de       	rcall	.-702    	; 0x88c <becker_back_long>
		pioneer_back_long();
     b4a:	77 df       	rcall	.-274    	; 0xa3a <pioneer_back_long>
     b4c:	02 c0       	rjmp	.+4      	; 0xb52 <controller_exec_search_down+0x1a>
	}
	else
	{
		// kurzes druecken detektiert
		becker_back();
     b4e:	7d de       	rcall	.-774    	; 0x84a <becker_back>
		pioneer_back();
     b50:	69 df       	rcall	.-302    	; 0xa24 <pioneer_back>
     b52:	a6 df       	rcall	.-180    	; 0xaa0 <controller_release>
	}
		
	controller_release();
     b54:	00 00       	nop
     b56:	df 91       	pop	r29
}
     b58:	cf 91       	pop	r28
     b5a:	08 95       	ret

00000b5c <controller_set_micro>:
     b5c:	cf 93       	push	r28
     b5e:	df 93       	push	r29

void controller_set_micro (bool state)
{
     b60:	1f 92       	push	r1
     b62:	cd b7       	in	r28, 0x3d	; 61
     b64:	de b7       	in	r29, 0x3e	; 62
     b66:	89 83       	std	Y+1, r24	; 0x01
	_micro_long = state;
     b68:	89 81       	ldd	r24, Y+1	; 0x01
     b6a:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <_micro_long>
}
     b6e:	00 00       	nop
     b70:	0f 90       	pop	r0
     b72:	df 91       	pop	r29
     b74:	cf 91       	pop	r28
     b76:	08 95       	ret

00000b78 <controller_exec_micro>:

void controller_exec_micro (void)
{
     b78:	cf 93       	push	r28
     b7a:	df 93       	push	r29
     b7c:	cd b7       	in	r28, 0x3d	; 61
     b7e:	de b7       	in	r29, 0x3e	; 62
	// pruefen, ob _micro_long true oder false ist und entsprechend reagieren
}
     b80:	00 00       	nop
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <spi_init>:

void spi_write (uint8_t data)
{
	SPDR=data;
	while(!(SPSR & (1<<SPIF)));
}
     b88:	cf 93       	push	r28
     b8a:	df 93       	push	r29
     b8c:	cd b7       	in	r28, 0x3d	; 61
     b8e:	de b7       	in	r29, 0x3e	; 62
     b90:	84 e2       	ldi	r24, 0x24	; 36
     b92:	90 e0       	ldi	r25, 0x00	; 0
     b94:	24 e2       	ldi	r18, 0x24	; 36
     b96:	30 e0       	ldi	r19, 0x00	; 0
     b98:	f9 01       	movw	r30, r18
     b9a:	20 81       	ld	r18, Z
     b9c:	27 60       	ori	r18, 0x07	; 7
     b9e:	fc 01       	movw	r30, r24
     ba0:	20 83       	st	Z, r18
     ba2:	85 e2       	ldi	r24, 0x25	; 37
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	25 e2       	ldi	r18, 0x25	; 37
     ba8:	30 e0       	ldi	r19, 0x00	; 0
     baa:	f9 01       	movw	r30, r18
     bac:	20 81       	ld	r18, Z
     bae:	21 60       	ori	r18, 0x01	; 1
     bb0:	fc 01       	movw	r30, r24
     bb2:	20 83       	st	Z, r18
     bb4:	8c e4       	ldi	r24, 0x4C	; 76
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	2c e4       	ldi	r18, 0x4C	; 76
     bba:	30 e0       	ldi	r19, 0x00	; 0
     bbc:	f9 01       	movw	r30, r18
     bbe:	20 81       	ld	r18, Z
     bc0:	25 65       	ori	r18, 0x55	; 85
     bc2:	fc 01       	movw	r30, r24
     bc4:	20 83       	st	Z, r18
     bc6:	00 00       	nop
     bc8:	df 91       	pop	r29
     bca:	cf 91       	pop	r28
     bcc:	08 95       	ret

00000bce <spi_write16>:

void spi_write16 (uint16_t data)
{
     bce:	cf 93       	push	r28
     bd0:	df 93       	push	r29
     bd2:	1f 92       	push	r1
     bd4:	1f 92       	push	r1
     bd6:	cd b7       	in	r28, 0x3d	; 61
     bd8:	de b7       	in	r29, 0x3e	; 62
     bda:	9a 83       	std	Y+2, r25	; 0x02
     bdc:	89 83       	std	Y+1, r24	; 0x01
	SPDR = ((uint8_t) (data >> 8));
     bde:	8e e4       	ldi	r24, 0x4E	; 78
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	29 81       	ldd	r18, Y+1	; 0x01
     be4:	3a 81       	ldd	r19, Y+2	; 0x02
     be6:	23 2f       	mov	r18, r19
     be8:	33 27       	eor	r19, r19
     bea:	fc 01       	movw	r30, r24
     bec:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
     bee:	00 00       	nop
     bf0:	8d e4       	ldi	r24, 0x4D	; 77
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	fc 01       	movw	r30, r24
     bf6:	80 81       	ld	r24, Z
     bf8:	88 23       	and	r24, r24
     bfa:	d4 f7       	brge	.-12     	; 0xbf0 <spi_write16+0x22>
	SPDR = ((uint8_t) (data));
     bfc:	8e e4       	ldi	r24, 0x4E	; 78
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	29 81       	ldd	r18, Y+1	; 0x01
     c02:	fc 01       	movw	r30, r24
     c04:	20 83       	st	Z, r18
	while(!(SPSR & (1<<SPIF)));
     c06:	00 00       	nop
     c08:	8d e4       	ldi	r24, 0x4D	; 77
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	fc 01       	movw	r30, r24
     c0e:	80 81       	ld	r24, Z
     c10:	88 23       	and	r24, r24
     c12:	d4 f7       	brge	.-12     	; 0xc08 <spi_write16+0x3a>
     c14:	00 00       	nop
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	df 91       	pop	r29
     c1c:	cf 91       	pop	r28
     c1e:	08 95       	ret

00000c20 <timer0_init>:
		TCCR5B |= (1 << CS50);
		while ((TIFR5 & (1 << TOV5)) == 0);
		TIFR5 |= (1 << TOV5);
		delay--;
	} while (delay > 0);
}
     c20:	cf 93       	push	r28
     c22:	df 93       	push	r29
     c24:	cd b7       	in	r28, 0x3d	; 61
     c26:	de b7       	in	r29, 0x3e	; 62
     c28:	85 e4       	ldi	r24, 0x45	; 69
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	25 e0       	ldi	r18, 0x05	; 5
     c2e:	fc 01       	movw	r30, r24
     c30:	20 83       	st	Z, r18
     c32:	00 00       	nop
     c34:	df 91       	pop	r29
     c36:	cf 91       	pop	r28
     c38:	08 95       	ret

00000c3a <timer0_getValue>:
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	cd b7       	in	r28, 0x3d	; 61
     c40:	de b7       	in	r29, 0x3e	; 62
     c42:	85 e3       	ldi	r24, 0x35	; 53
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	fc 01       	movw	r30, r24
     c48:	80 81       	ld	r24, Z
     c4a:	88 2f       	mov	r24, r24
     c4c:	90 e0       	ldi	r25, 0x00	; 0
     c4e:	81 70       	andi	r24, 0x01	; 1
     c50:	99 27       	eor	r25, r25
     c52:	89 2b       	or	r24, r25
     c54:	11 f0       	breq	.+4      	; 0xc5a <timer0_getValue+0x20>
     c56:	8f ef       	ldi	r24, 0xFF	; 255
     c58:	04 c0       	rjmp	.+8      	; 0xc62 <timer0_getValue+0x28>
     c5a:	86 e4       	ldi	r24, 0x46	; 70
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	fc 01       	movw	r30, r24
     c60:	80 81       	ld	r24, Z
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	08 95       	ret

00000c68 <timer0_reset>:
     c68:	cf 93       	push	r28
     c6a:	df 93       	push	r29
     c6c:	cd b7       	in	r28, 0x3d	; 61
     c6e:	de b7       	in	r29, 0x3e	; 62
     c70:	85 e3       	ldi	r24, 0x35	; 53
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	21 e0       	ldi	r18, 0x01	; 1
     c76:	fc 01       	movw	r30, r24
     c78:	20 83       	st	Z, r18
     c7a:	86 e4       	ldi	r24, 0x46	; 70
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	fc 01       	movw	r30, r24
     c80:	10 82       	st	Z, r1
     c82:	00 00       	nop
     c84:	df 91       	pop	r29
     c86:	cf 91       	pop	r28
     c88:	08 95       	ret

00000c8a <becker_init_timer>:

// timer für die Initialisierung des Becker-Interfaces, Timer feuert alle 500ms
void becker_init_timer (void)
{
     c8a:	cf 93       	push	r28
     c8c:	df 93       	push	r29
     c8e:	cd b7       	in	r28, 0x3d	; 61
     c90:	de b7       	in	r29, 0x3e	; 62
	TCNT4 = 34286;
     c92:	84 ea       	ldi	r24, 0xA4	; 164
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	2e ee       	ldi	r18, 0xEE	; 238
     c98:	35 e8       	ldi	r19, 0x85	; 133
     c9a:	fc 01       	movw	r30, r24
     c9c:	31 83       	std	Z+1, r19	; 0x01
     c9e:	20 83       	st	Z, r18
	TCCR4B |= (1 << CS42);
     ca0:	81 ea       	ldi	r24, 0xA1	; 161
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	21 ea       	ldi	r18, 0xA1	; 161
     ca6:	30 e0       	ldi	r19, 0x00	; 0
     ca8:	f9 01       	movw	r30, r18
     caa:	20 81       	ld	r18, Z
     cac:	24 60       	ori	r18, 0x04	; 4
     cae:	fc 01       	movw	r30, r24
     cb0:	20 83       	st	Z, r18
	TIMSK4 |= (1 << TOIE4);
     cb2:	82 e7       	ldi	r24, 0x72	; 114
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	22 e7       	ldi	r18, 0x72	; 114
     cb8:	30 e0       	ldi	r19, 0x00	; 0
     cba:	f9 01       	movw	r30, r18
     cbc:	20 81       	ld	r18, Z
     cbe:	21 60       	ori	r18, 0x01	; 1
     cc0:	fc 01       	movw	r30, r24
     cc2:	20 83       	st	Z, r18
}
     cc4:	00 00       	nop
     cc6:	df 91       	pop	r29
     cc8:	cf 91       	pop	r28
     cca:	08 95       	ret

00000ccc <release_timer>:

// timer zum senden des Release Befehls, Timer feuert alle 80ms
void release_timer (void)
{
     ccc:	cf 93       	push	r28
     cce:	df 93       	push	r29
     cd0:	cd b7       	in	r28, 0x3d	; 61
     cd2:	de b7       	in	r29, 0x3e	; 62
	TCNT4 = 64286;
     cd4:	84 ea       	ldi	r24, 0xA4	; 164
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	2e e1       	ldi	r18, 0x1E	; 30
     cda:	3b ef       	ldi	r19, 0xFB	; 251
     cdc:	fc 01       	movw	r30, r24
     cde:	31 83       	std	Z+1, r19	; 0x01
     ce0:	20 83       	st	Z, r18
	TCCR4B |= (1 << CS42)|(1 << CS40);
     ce2:	81 ea       	ldi	r24, 0xA1	; 161
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	21 ea       	ldi	r18, 0xA1	; 161
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	f9 01       	movw	r30, r18
     cec:	20 81       	ld	r18, Z
     cee:	25 60       	ori	r18, 0x05	; 5
     cf0:	fc 01       	movw	r30, r24
     cf2:	20 83       	st	Z, r18
	TIMSK4 |= (1 << TOIE4);
     cf4:	82 e7       	ldi	r24, 0x72	; 114
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	22 e7       	ldi	r18, 0x72	; 114
     cfa:	30 e0       	ldi	r19, 0x00	; 0
     cfc:	f9 01       	movw	r30, r18
     cfe:	20 81       	ld	r18, Z
     d00:	21 60       	ori	r18, 0x01	; 1
     d02:	fc 01       	movw	r30, r24
     d04:	20 83       	st	Z, r18
}
     d06:	00 00       	nop
     d08:	df 91       	pop	r29
     d0a:	cf 91       	pop	r28
     d0c:	08 95       	ret

00000d0e <scheduler_init>:

void scheduler_init (void)
{
     d0e:	cf 93       	push	r28
     d10:	df 93       	push	r29
     d12:	cd b7       	in	r28, 0x3d	; 61
     d14:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = SCHEDULER_PRELOAD;
     d16:	84 e9       	ldi	r24, 0x94	; 148
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	22 ec       	ldi	r18, 0xC2	; 194
     d1c:	36 eb       	ldi	r19, 0xB6	; 182
     d1e:	fc 01       	movw	r30, r24
     d20:	31 83       	std	Z+1, r19	; 0x01
     d22:	20 83       	st	Z, r18
	TCCR3B |= (1<<CS32);
     d24:	81 e9       	ldi	r24, 0x91	; 145
     d26:	90 e0       	ldi	r25, 0x00	; 0
     d28:	21 e9       	ldi	r18, 0x91	; 145
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	f9 01       	movw	r30, r18
     d2e:	20 81       	ld	r18, Z
     d30:	24 60       	ori	r18, 0x04	; 4
     d32:	fc 01       	movw	r30, r24
     d34:	20 83       	st	Z, r18
	TIMSK3 |= (1<<TOIE3);
     d36:	81 e7       	ldi	r24, 0x71	; 113
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	21 e7       	ldi	r18, 0x71	; 113
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	f9 01       	movw	r30, r18
     d40:	20 81       	ld	r18, Z
     d42:	21 60       	ori	r18, 0x01	; 1
     d44:	fc 01       	movw	r30, r24
     d46:	20 83       	st	Z, r18
}
     d48:	00 00       	nop
     d4a:	df 91       	pop	r29
     d4c:	cf 91       	pop	r28
     d4e:	08 95       	ret

00000d50 <becker_disable_init_timer>:

void becker_disable_init_timer (void)
{
     d50:	cf 93       	push	r28
     d52:	df 93       	push	r29
     d54:	cd b7       	in	r28, 0x3d	; 61
     d56:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~(0 << CS42);
     d58:	81 ea       	ldi	r24, 0xA1	; 161
     d5a:	90 e0       	ldi	r25, 0x00	; 0
     d5c:	21 ea       	ldi	r18, 0xA1	; 161
     d5e:	30 e0       	ldi	r19, 0x00	; 0
     d60:	f9 01       	movw	r30, r18
     d62:	20 81       	ld	r18, Z
     d64:	fc 01       	movw	r30, r24
     d66:	20 83       	st	Z, r18
}
     d68:	00 00       	nop
     d6a:	df 91       	pop	r29
     d6c:	cf 91       	pop	r28
     d6e:	08 95       	ret

00000d70 <disable_release_timer>:

void disable_release_timer (void)
{
     d70:	cf 93       	push	r28
     d72:	df 93       	push	r29
     d74:	cd b7       	in	r28, 0x3d	; 61
     d76:	de b7       	in	r29, 0x3e	; 62
	TCCR4B &= ~((1 << CS42)|(1 << CS40));
     d78:	81 ea       	ldi	r24, 0xA1	; 161
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	21 ea       	ldi	r18, 0xA1	; 161
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	f9 01       	movw	r30, r18
     d82:	20 81       	ld	r18, Z
     d84:	2a 7f       	andi	r18, 0xFA	; 250
     d86:	fc 01       	movw	r30, r24
     d88:	20 83       	st	Z, r18
}
     d8a:	00 00       	nop
     d8c:	df 91       	pop	r29
     d8e:	cf 91       	pop	r28
     d90:	08 95       	ret

00000d92 <__vector_35>:

ISR(TIMER3_OVF_vect)
{
     d92:	1f 92       	push	r1
     d94:	0f 92       	push	r0
     d96:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     d9a:	0f 92       	push	r0
     d9c:	11 24       	eor	r1, r1
     d9e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     da2:	0f 92       	push	r0
     da4:	2f 93       	push	r18
     da6:	3f 93       	push	r19
     da8:	4f 93       	push	r20
     daa:	5f 93       	push	r21
     dac:	6f 93       	push	r22
     dae:	7f 93       	push	r23
     db0:	8f 93       	push	r24
     db2:	9f 93       	push	r25
     db4:	af 93       	push	r26
     db6:	bf 93       	push	r27
     db8:	ef 93       	push	r30
     dba:	ff 93       	push	r31
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = SCHEDULER_PRELOAD;
     dc4:	84 e9       	ldi	r24, 0x94	; 148
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	22 ec       	ldi	r18, 0xC2	; 194
     dca:	36 eb       	ldi	r19, 0xB6	; 182
     dcc:	fc 01       	movw	r30, r24
     dce:	31 83       	std	Z+1, r19	; 0x01
     dd0:	20 83       	st	Z, r18
	set_brightness();
     dd2:	e9 db       	rcall	.-2094   	; 0x5a6 <set_brightness>
}
     dd4:	00 00       	nop
     dd6:	df 91       	pop	r29
     dd8:	cf 91       	pop	r28
     dda:	ff 91       	pop	r31
     ddc:	ef 91       	pop	r30
     dde:	bf 91       	pop	r27
     de0:	af 91       	pop	r26
     de2:	9f 91       	pop	r25
     de4:	8f 91       	pop	r24
     de6:	7f 91       	pop	r23
     de8:	6f 91       	pop	r22
     dea:	5f 91       	pop	r21
     dec:	4f 91       	pop	r20
     dee:	3f 91       	pop	r19
     df0:	2f 91       	pop	r18
     df2:	0f 90       	pop	r0
     df4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     df8:	0f 90       	pop	r0
     dfa:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     dfe:	0f 90       	pop	r0
     e00:	1f 90       	pop	r1
     e02:	18 95       	reti

00000e04 <__vector_45>:

ISR(TIMER4_OVF_vect)
{
     e04:	1f 92       	push	r1
     e06:	0f 92       	push	r0
     e08:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     e0c:	0f 92       	push	r0
     e0e:	11 24       	eor	r1, r1
     e10:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     e14:	0f 92       	push	r0
     e16:	2f 93       	push	r18
     e18:	3f 93       	push	r19
     e1a:	4f 93       	push	r20
     e1c:	5f 93       	push	r21
     e1e:	6f 93       	push	r22
     e20:	7f 93       	push	r23
     e22:	8f 93       	push	r24
     e24:	9f 93       	push	r25
     e26:	af 93       	push	r26
     e28:	bf 93       	push	r27
     e2a:	ef 93       	push	r30
     e2c:	ff 93       	push	r31
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	static uint8_t msgCounter = 0;
	
	if(_is_in_init)
     e36:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <_is_in_init>
     e3a:	88 23       	and	r24, r24
     e3c:	a9 f0       	breq	.+42     	; 0xe68 <__vector_45+0x64>
	{
		if (msgCounter < 8)
     e3e:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <msgCounter.1773>
     e42:	88 30       	cpi	r24, 0x08	; 8
     e44:	70 f4       	brcc	.+28     	; 0xe62 <__vector_45+0x5e>
		{
			TCNT4 = 34286;
     e46:	84 ea       	ldi	r24, 0xA4	; 164
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	2e ee       	ldi	r18, 0xEE	; 238
     e4c:	35 e8       	ldi	r19, 0x85	; 133
     e4e:	fc 01       	movw	r30, r24
     e50:	31 83       	std	Z+1, r19	; 0x01
     e52:	20 83       	st	Z, r18
			becker_send_init();
     e54:	8b dd       	rcall	.-1258   	; 0x96c <becker_send_init>
			msgCounter++;
     e56:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <msgCounter.1773>
     e5a:	8f 5f       	subi	r24, 0xFF	; 255
     e5c:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <msgCounter.1773>
     e60:	03 c0       	rjmp	.+6      	; 0xe68 <__vector_45+0x64>
		}
		else
		{
			_is_in_init = false;
     e62:	10 92 65 02 	sts	0x0265, r1	; 0x800265 <_is_in_init>
			becker_disable_init_timer();
     e66:	74 df       	rcall	.-280    	; 0xd50 <becker_disable_init_timer>
		}
	}
	
	if(_to_be_released)
     e68:	80 91 66 02 	lds	r24, 0x0266	; 0x800266 <_to_be_released>
     e6c:	88 23       	and	r24, r24
	{
		becker_send_release();
     e6e:	29 f0       	breq	.+10     	; 0xe7a <__vector_45+0x76>
     e70:	88 dd       	rcall	.-1264   	; 0x982 <becker_send_release>
		pioneer_send_release();
     e72:	0d de       	rcall	.-998    	; 0xa8e <pioneer_send_release>
		_to_be_released = false;
     e74:	10 92 66 02 	sts	0x0266, r1	; 0x800266 <_to_be_released>
		disable_release_timer();
     e78:	7b df       	rcall	.-266    	; 0xd70 <disable_release_timer>
     e7a:	00 00       	nop
	}
     e7c:	df 91       	pop	r29
     e7e:	cf 91       	pop	r28
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	7f 91       	pop	r23
     e8e:	6f 91       	pop	r22
     e90:	5f 91       	pop	r21
     e92:	4f 91       	pop	r20
     e94:	3f 91       	pop	r19
     e96:	2f 91       	pop	r18
     e98:	0f 90       	pop	r0
     e9a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x70005b>
     e9e:	0f 90       	pop	r0
     ea0:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x70005f>
     ea4:	0f 90       	pop	r0
     ea6:	1f 90       	pop	r1
     ea8:	18 95       	reti

00000eaa <uart0_init>:

#define UBRR0_REG	103	// 9600 @ 16mhz
#define UBRR1_REG	103	// 9600 @ 16mhz

void uart0_init(void)
{
     eaa:	cf 93       	push	r28
     eac:	df 93       	push	r29
     eae:	1f 92       	push	r1
     eb0:	cd b7       	in	r28, 0x3d	; 61
     eb2:	de b7       	in	r29, 0x3e	; 62
	uint8_t dummy = 0;
     eb4:	19 82       	std	Y+1, r1	; 0x01
	UBRR0 = 103;
     eb6:	84 ec       	ldi	r24, 0xC4	; 196
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	27 e6       	ldi	r18, 0x67	; 103
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	fc 01       	movw	r30, r24
     ec0:	31 83       	std	Z+1, r19	; 0x01
     ec2:	20 83       	st	Z, r18
	UCSR0B = (1 << RXEN0)|(1 << TXEN0)|(1 << RXCIE0);	// receiver and transceiver enabled, rx interrupt enabled
     ec4:	81 ec       	ldi	r24, 0xC1	; 193
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	28 e9       	ldi	r18, 0x98	; 152
     eca:	fc 01       	movw	r30, r24
     ecc:	20 83       	st	Z, r18
	UCSR0C = (1 << UPM01)|(1 << UCSZ01)|(1 << UCSZ00);	// 8e1
     ece:	82 ec       	ldi	r24, 0xC2	; 194
     ed0:	90 e0       	ldi	r25, 0x00	; 0
     ed2:	26 e2       	ldi	r18, 0x26	; 38
     ed4:	fc 01       	movw	r30, r24
     ed6:	20 83       	st	Z, r18
	
	dummy = UDR0;
     ed8:	86 ec       	ldi	r24, 0xC6	; 198
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	fc 01       	movw	r30, r24
     ede:	80 81       	ld	r24, Z
     ee0:	89 83       	std	Y+1, r24	; 0x01
}
     ee2:	00 00       	nop
     ee4:	0f 90       	pop	r0
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	08 95       	ret

00000eec <uart0_sendChar>:

void uart0_sendChar(uint8_t data)
{
     eec:	cf 93       	push	r28
     eee:	df 93       	push	r29
     ef0:	1f 92       	push	r1
     ef2:	cd b7       	in	r28, 0x3d	; 61
     ef4:	de b7       	in	r29, 0x3e	; 62
     ef6:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR0A & (1<<UDRE0))) {};
     ef8:	00 00       	nop
     efa:	80 ec       	ldi	r24, 0xC0	; 192
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	fc 01       	movw	r30, r24
     f00:	80 81       	ld	r24, Z
     f02:	88 2f       	mov	r24, r24
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	80 72       	andi	r24, 0x20	; 32
     f08:	99 27       	eor	r25, r25
     f0a:	89 2b       	or	r24, r25
     f0c:	b1 f3       	breq	.-20     	; 0xefa <uart0_sendChar+0xe>
	UDR0 = data;
     f0e:	86 ec       	ldi	r24, 0xC6	; 198
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	29 81       	ldd	r18, Y+1	; 0x01
     f14:	fc 01       	movw	r30, r24
     f16:	20 83       	st	Z, r18
}
     f18:	00 00       	nop
     f1a:	0f 90       	pop	r0
     f1c:	df 91       	pop	r29
     f1e:	cf 91       	pop	r28
     f20:	08 95       	ret

00000f22 <uart0_tx>:

void uart0_tx (void)
{
     f22:	cf 93       	push	r28
     f24:	df 93       	push	r29
     f26:	cd b7       	in	r28, 0x3d	; 61
     f28:	de b7       	in	r29, 0x3e	; 62
	//	UCSR0B = (1 << TXEN0);
	UCSR0B &= ~(1 << RXEN0)|(1 << RXCIE0);
     f2a:	81 ec       	ldi	r24, 0xC1	; 193
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	21 ec       	ldi	r18, 0xC1	; 193
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	f9 01       	movw	r30, r18
     f34:	20 81       	ld	r18, Z
     f36:	2f 7e       	andi	r18, 0xEF	; 239
     f38:	fc 01       	movw	r30, r24
     f3a:	20 83       	st	Z, r18
}
     f3c:	00 00       	nop
     f3e:	df 91       	pop	r29
     f40:	cf 91       	pop	r28
     f42:	08 95       	ret

00000f44 <uart0_rtx>:

void uart0_rtx (void)
{
     f44:	cf 93       	push	r28
     f46:	df 93       	push	r29
     f48:	cd b7       	in	r28, 0x3d	; 61
     f4a:	de b7       	in	r29, 0x3e	; 62
	UCSR0B = (1 << RXEN0)|(1 << TXEN0)|(1 << RXCIE0);
     f4c:	81 ec       	ldi	r24, 0xC1	; 193
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	28 e9       	ldi	r18, 0x98	; 152
     f52:	fc 01       	movw	r30, r24
     f54:	20 83       	st	Z, r18
}
     f56:	00 00       	nop
     f58:	df 91       	pop	r29
     f5a:	cf 91       	pop	r28
     f5c:	08 95       	ret

00000f5e <uart1_init>:

void uart1_init(void)
{
     f5e:	cf 93       	push	r28
     f60:	df 93       	push	r29
     f62:	1f 92       	push	r1
     f64:	cd b7       	in	r28, 0x3d	; 61
     f66:	de b7       	in	r29, 0x3e	; 62
	uint8_t dummy = 0;
     f68:	19 82       	std	Y+1, r1	; 0x01
	UBRR1 = UBRR0_REG;
     f6a:	8c ec       	ldi	r24, 0xCC	; 204
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	27 e6       	ldi	r18, 0x67	; 103
     f70:	30 e0       	ldi	r19, 0x00	; 0
     f72:	fc 01       	movw	r30, r24
     f74:	31 83       	std	Z+1, r19	; 0x01
     f76:	20 83       	st	Z, r18
	UCSR1B = (1 << TXEN1);	// transceiver enabled
     f78:	89 ec       	ldi	r24, 0xC9	; 201
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	28 e0       	ldi	r18, 0x08	; 8
     f7e:	fc 01       	movw	r30, r24
     f80:	20 83       	st	Z, r18
	UCSR1C = (1 << UCSZ11)|(1 << UCSZ10);	// 8n1
     f82:	8a ec       	ldi	r24, 0xCA	; 202
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	26 e0       	ldi	r18, 0x06	; 6
     f88:	fc 01       	movw	r30, r24
     f8a:	20 83       	st	Z, r18
	dummy = UDR1;
     f8c:	8e ec       	ldi	r24, 0xCE	; 206
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	fc 01       	movw	r30, r24
     f92:	80 81       	ld	r24, Z
     f94:	89 83       	std	Y+1, r24	; 0x01
	
	uart1_sendChar(0x35);
     f96:	85 e3       	ldi	r24, 0x35	; 53
     f98:	05 d0       	rcall	.+10     	; 0xfa4 <uart1_sendChar>
}
     f9a:	00 00       	nop
     f9c:	0f 90       	pop	r0
     f9e:	df 91       	pop	r29
     fa0:	cf 91       	pop	r28
     fa2:	08 95       	ret

00000fa4 <uart1_sendChar>:

void uart1_sendChar(uint8_t data)
{
     fa4:	cf 93       	push	r28
     fa6:	df 93       	push	r29
     fa8:	1f 92       	push	r1
     faa:	cd b7       	in	r28, 0x3d	; 61
     fac:	de b7       	in	r29, 0x3e	; 62
     fae:	89 83       	std	Y+1, r24	; 0x01
	while (!( UCSR1A & (1<<UDRE1)));
     fb0:	00 00       	nop
     fb2:	88 ec       	ldi	r24, 0xC8	; 200
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	fc 01       	movw	r30, r24
     fb8:	80 81       	ld	r24, Z
     fba:	88 2f       	mov	r24, r24
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	80 72       	andi	r24, 0x20	; 32
     fc0:	99 27       	eor	r25, r25
     fc2:	89 2b       	or	r24, r25
     fc4:	b1 f3       	breq	.-20     	; 0xfb2 <uart1_sendChar+0xe>
	UDR1 = data;
     fc6:	8e ec       	ldi	r24, 0xCE	; 206
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	29 81       	ldd	r18, Y+1	; 0x01
     fcc:	fc 01       	movw	r30, r24
     fce:	20 83       	st	Z, r18
}
     fd0:	00 00       	nop
     fd2:	0f 90       	pop	r0
     fd4:	df 91       	pop	r29
     fd6:	cf 91       	pop	r28
     fd8:	08 95       	ret

00000fda <uart1_sendCommand>:

void uart1_sendCommand (uint8_t *data)
{
     fda:	cf 93       	push	r28
     fdc:	df 93       	push	r29
     fde:	00 d0       	rcall	.+0      	; 0xfe0 <uart1_sendCommand+0x6>
     fe0:	1f 92       	push	r1
     fe2:	cd b7       	in	r28, 0x3d	; 61
     fe4:	de b7       	in	r29, 0x3e	; 62
     fe6:	9c 83       	std	Y+4, r25	; 0x04
     fe8:	8b 83       	std	Y+3, r24	; 0x03
	int i = 0;
     fea:	1a 82       	std	Y+2, r1	; 0x02
     fec:	19 82       	std	Y+1, r1	; 0x01
	
	while(data[i] != CR)
     fee:	0e c0       	rjmp	.+28     	; 0x100c <uart1_sendCommand+0x32>
	{
		uart1_sendChar(data[i]);
     ff0:	89 81       	ldd	r24, Y+1	; 0x01
     ff2:	9a 81       	ldd	r25, Y+2	; 0x02
     ff4:	2b 81       	ldd	r18, Y+3	; 0x03
     ff6:	3c 81       	ldd	r19, Y+4	; 0x04
     ff8:	82 0f       	add	r24, r18
     ffa:	93 1f       	adc	r25, r19
     ffc:	fc 01       	movw	r30, r24
     ffe:	80 81       	ld	r24, Z
    1000:	d1 df       	rcall	.-94     	; 0xfa4 <uart1_sendChar>
		i++;
    1002:	89 81       	ldd	r24, Y+1	; 0x01
    1004:	9a 81       	ldd	r25, Y+2	; 0x02
    1006:	01 96       	adiw	r24, 0x01	; 1
    1008:	9a 83       	std	Y+2, r25	; 0x02
    100a:	89 83       	std	Y+1, r24	; 0x01

void uart1_sendCommand (uint8_t *data)
{
	int i = 0;
	
	while(data[i] != CR)
    100c:	89 81       	ldd	r24, Y+1	; 0x01
    100e:	9a 81       	ldd	r25, Y+2	; 0x02
    1010:	2b 81       	ldd	r18, Y+3	; 0x03
    1012:	3c 81       	ldd	r19, Y+4	; 0x04
    1014:	82 0f       	add	r24, r18
    1016:	93 1f       	adc	r25, r19
    1018:	fc 01       	movw	r30, r24
    101a:	80 81       	ld	r24, Z
    101c:	8d 30       	cpi	r24, 0x0D	; 13
    101e:	41 f7       	brne	.-48     	; 0xff0 <uart1_sendCommand+0x16>
	{
		uart1_sendChar(data[i]);
		i++;
	}
	
	uart1_sendChar(CR);
    1020:	8d e0       	ldi	r24, 0x0D	; 13
    1022:	c0 df       	rcall	.-128    	; 0xfa4 <uart1_sendChar>
    1024:	00 00       	nop
    1026:	0f 90       	pop	r0
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0
    102c:	0f 90       	pop	r0
    102e:	df 91       	pop	r29
    1030:	cf 91       	pop	r28
    1032:	08 95       	ret

00001034 <_exit>:
    1034:	f8 94       	cli

00001036 <__stop_program>:
    1036:	ff cf       	rjmp	.-2      	; 0x1036 <__stop_program>
