# Advanced-Digital-Design-and-Verification-Project
Implemented a full verification environment around a RISC-V pipeline, including random instruction generation, covergroups, improved constraints for coverage closure, and SVA checks for instruction latency
