# DSD_LAB_Spring2021
This Lab course is all about how to design Digital System in the form of Schemetic form (gate level modelling), Boolean Eqation Form (Data flow Modelling), Truth Table (UDP), Algorithm and State Diagram with the help of Vivado 2016.2 software and NEXYS4 DDR Hardware.
