
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+51 (git sha1 6405bbab1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `verilog_defines -DNO_ICE40_DEFAULT_ASSIGNMENTS -DGITCLEAN=1 -DGITHASH=a663a8d -DBUILDDATE=20230827 -DFPGA_CONFIG=0 -DMODE_640x480 -DPMOD_DIGILENT_VGA -DEN_PF_B -DEN_AUDIO=4 -DICE40UP5K -DUPDUINO ; read_verilog -I. -sv upduino/xosera_upd.sv ./acia.sv ./acia_rx.sv ./acia_tx.sv ./audio_dac.sv ./audio_mem.sv ./audio_mixer_slim.sv ./blitter_slim.sv ./bus_interface.sv ./colormem.sv ./copper_slim.sv ./coppermem.sv ./pointermem.sv ./reg_interface.sv ./spi_target.sv ./tilemem.sv ./video_blend_2bit.sv ./video_blend_4bit.sv ./video_gen.sv ./video_playfield.sv ./video_timing.sv ./vram.sv ./vram_arb.sv ./xosera_main.sv ./xosera_pkg.sv ./xrmem_arb.sv  ; synth_ice40 -device u -no-rw-check -abc9 -dff -top xosera_upd -json upduino/xosera_upd_aud4_vga_640x480.json' --

1. Executing Verilog-2005 frontend: upduino/xosera_upd.sv
Parsing SystemVerilog input from `upduino/xosera_upd.sv' to AST representation.
Generating RTLIL representation for module `\xosera_upd'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./acia.sv
Parsing SystemVerilog input from `./acia.sv' to AST representation.
Deferring `\acia' because it contains parameter(s) without defaults.
Storing AST representation for module `$abstract\acia'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./acia_rx.sv
Parsing SystemVerilog input from `./acia_rx.sv' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./acia_tx.sv
Parsing SystemVerilog input from `./acia_tx.sv' to AST representation.
Deferring `\acia_tx' because it contains parameter(s) without defaults.
Storing AST representation for module `$abstract\acia_tx'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./audio_dac.sv
Parsing SystemVerilog input from `./audio_dac.sv' to AST representation.
Generating RTLIL representation for module `\audio_dac'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./audio_mem.sv
Parsing SystemVerilog input from `./audio_mem.sv' to AST representation.
Generating RTLIL representation for module `\audio_mem'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./audio_mixer_slim.sv
Parsing SystemVerilog input from `./audio_mixer_slim.sv' to AST representation.
Generating RTLIL representation for module `\audio_mixer_slim'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./blitter_slim.sv
Parsing SystemVerilog input from `./blitter_slim.sv' to AST representation.
Generating RTLIL representation for module `\blitter_slim'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./bus_interface.sv
Parsing SystemVerilog input from `./bus_interface.sv' to AST representation.
Generating RTLIL representation for module `\bus_interface'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./colormem.sv
Parsing SystemVerilog input from `./colormem.sv' to AST representation.
Generating RTLIL representation for module `\colormem'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./copper_slim.sv
Parsing SystemVerilog input from `./copper_slim.sv' to AST representation.
Generating RTLIL representation for module `\slim_copper'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./coppermem.sv
Parsing SystemVerilog input from `./coppermem.sv' to AST representation.
Generating RTLIL representation for module `\coppermem'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./pointermem.sv
Parsing SystemVerilog input from `./pointermem.sv' to AST representation.
Generating RTLIL representation for module `\pointermem'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./reg_interface.sv
Parsing SystemVerilog input from `./reg_interface.sv' to AST representation.
Generating RTLIL representation for module `\reg_interface'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./spi_target.sv
Parsing SystemVerilog input from `./spi_target.sv' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./tilemem.sv
Parsing SystemVerilog input from `./tilemem.sv' to AST representation.
Generating RTLIL representation for module `\tilemem'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./video_blend_2bit.sv
Parsing SystemVerilog input from `./video_blend_2bit.sv' to AST representation.
Generating RTLIL representation for module `\video_blend_2bit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./video_blend_4bit.sv
Parsing SystemVerilog input from `./video_blend_4bit.sv' to AST representation.
Generating RTLIL representation for module `\video_blend_4bit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ./video_gen.sv
Parsing SystemVerilog input from `./video_gen.sv' to AST representation.
Generating RTLIL representation for module `\video_gen'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ./video_playfield.sv
Parsing SystemVerilog input from `./video_playfield.sv' to AST representation.
Generating RTLIL representation for module `\video_playfield'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ./video_timing.sv
Parsing SystemVerilog input from `./video_timing.sv' to AST representation.
Generating RTLIL representation for module `\video_timing'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ./vram.sv
Parsing SystemVerilog input from `./vram.sv' to AST representation.
Generating RTLIL representation for module `\vram'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ./vram_arb.sv
Parsing SystemVerilog input from `./vram_arb.sv' to AST representation.
Generating RTLIL representation for module `\vram_arb'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ./xosera_main.sv
Parsing SystemVerilog input from `./xosera_main.sv' to AST representation.
Generating RTLIL representation for module `\xosera_main'.
   XOSERA xosera_info:    Xosera v0.39 20230827 =#0A663A8D iCE40UP5K 128KB PF_B BLND COPP BLIT PIXA PNTR UART AUD4
   XOSERA configuration:  MODE_640x480@60 PF_B BLND COPP BLIT PIXA PNTR UART AUD4 
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ./xosera_pkg.sv
Parsing SystemVerilog input from `./xosera_pkg.sv' to AST representation.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ./xrmem_arb.sv
Parsing SystemVerilog input from `./xrmem_arb.sv' to AST representation.
Generating RTLIL representation for module `\xrmem_arb'.
Successfully finished Verilog frontend.

27. Executing SYNTH_ICE40 pass.

27.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

27.2. Executing HIERARCHY pass (managing design hierarchy).

27.2.1. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             \coppermem
Used module:             \tilemem
Used module:             \pointermem
Used module:             \colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 \audio_dac
Used module:                 \audio_mem
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8

27.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_dac'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \AWIDTH = 8

27.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\audio_mem'.
Parameter \AWIDTH = 8
Generating RTLIL representation for module `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000'.
Reprocessing module audio_mixer_slim because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\audio_mixer_slim'.
Parameter \BPS_RATE = 230400
Parameter \CLK_HZ = 25125000

27.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\acia'.
Parameter \BPS_RATE = 230400
Parameter \CLK_HZ = 25125000
Generating RTLIL representation for module `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia'.
Reprocessing module reg_interface because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\reg_interface'.
Reprocessing module video_blend_4bit because instantiated module SB_MAC16 has become available.
Generating RTLIL representation for module `\video_blend_4bit'.
Parameter \AWIDTH = 9
Parameter \ADDINFO = 8'01011001

27.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 9
Parameter \ADDINFO = 8'01011001
Generating RTLIL representation for module `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem'.
Parameter \AWIDTH = 10
Parameter \ADDINFO = 8'01001110

27.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\coppermem'.
Parameter \AWIDTH = 10
Parameter \ADDINFO = 8'01001110
Generating RTLIL representation for module `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem'.
Parameter \AWIDTH = 10

27.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 10
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010'.
Parameter \AWIDTH = 12

27.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\tilemem'.
Parameter \AWIDTH = 12
Generating RTLIL representation for module `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010

27.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000010
Generating RTLIL representation for module `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001

27.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\colormem'.
Parameter \AWIDTH = 8
Parameter \PLAYFIELD = 8'01000001
Generating RTLIL representation for module `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem'.

27.2.11. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 \audio_dac
Used module:                 \audio_mem
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             \bus_interface
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \WIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000'.
Parameter \AWIDTH = 8
Found cached RTLIL representation for module `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000'.
Parameter \BPS_RATE = 230400
Parameter \CLK_HZ = 25125000
Found cached RTLIL representation for module `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia'.

27.2.12. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia
Used module:             \bus_interface
Parameter \BPS_RATE = 230400
Parameter \CLK_HZ = 25125000

27.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\acia_tx'.
Parameter \BPS_RATE = 230400
Parameter \CLK_HZ = 25125000
Generating RTLIL representation for module `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx'.

27.2.14. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia
Used module:                 $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx
Used module:             \bus_interface

27.2.15. Analyzing design hierarchy..
Top module:  \xosera_upd
Used module:     \xosera_main
Used module:         \video_blend_4bit
Used module:         \xrmem_arb
Used module:             $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem
Used module:             $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100
Used module:             \pointermem
Used module:             $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem
Used module:             $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem
Used module:         \vram_arb
Used module:             \vram
Used module:         \blitter_slim
Used module:         \slim_copper
Used module:         \video_gen
Used module:             \audio_mixer_slim
Used module:                 $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000
Used module:                 $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000
Used module:             \video_playfield
Used module:             \video_timing
Used module:         \reg_interface
Used module:             $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia
Used module:                 $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx
Used module:             \bus_interface
Removing unused module `\video_blend_2bit'.
Removing unused module `\tilemem'.
Removing unused module `\coppermem'.
Removing unused module `\colormem'.
Removing unused module `\audio_mem'.
Removing unused module `\audio_dac'.
Removing unused module `$abstract\acia_tx'.
Removing unused module `$abstract\acia'.
Removed 8 unused modules.

27.3. Executing PROC pass (convert processes to netlists).

27.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$6471'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:0$6471'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:0$1440'.
Found and cleaned up 2 empty switches in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$6457'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:0$6457'.
Removing empty process `pointermem.$proc$./pointermem.sv:0$1123'.
Found and cleaned up 1 empty switch in `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:0$6445'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:0$6445'.
Found and cleaned up 1 empty switch in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$6495'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:0$6495'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$6483'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:0$6483'.
Cleaned up 8 empty switches.

27.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$6459 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Marked 1 switch rules as full_case in process $proc$./audio_dac.sv:31$1893 in module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1748 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1739 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1736 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1733 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1730 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1727 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1714 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1705 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1702 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1699 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1696 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1693 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1490 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1485 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1480 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1470 in module xrmem_arb.
Marked 3 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1463 in module xrmem_arb.
Marked 2 switch rules as full_case in process $proc$./xrmem_arb.sv:0$1455 in module xrmem_arb.
Marked 1 switch rules as full_case in process $proc$./xosera_main.sv:478$1431 in module xosera_main.
Marked 3 switch rules as full_case in process $proc$./vram_arb.sv:0$1420 in module vram_arb.
Removed 1 dead cases from process $proc$./vram.sv:0$1419 in module vram.
Marked 1 switch rules as full_case in process $proc$./vram.sv:0$1419 in module vram.
Marked 1 switch rules as full_case in process $proc$./video_timing.sv:165$1413 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$1412 in module video_timing.
Removed 1 dead cases from process $proc$./video_timing.sv:0$1406 in module video_timing.
Marked 2 switch rules as full_case in process $proc$./video_timing.sv:0$1399 in module video_timing.
Marked 10 switch rules as full_case in process $proc$./video_playfield.sv:326$1332 in module video_playfield.
Marked 16 switch rules as full_case in process $proc$./video_playfield.sv:0$1281 in module video_playfield.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:799$1270 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:749$1263 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:708$1247 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1238 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:0$1237 in module video_gen.
Marked 1 switch rules as full_case in process $proc$./video_gen.sv:412$1234 in module video_gen.
Marked 6 switch rules as full_case in process $proc$./video_gen.sv:0$1211 in module video_gen.
Removed 1 dead cases from process $proc$./reg_interface.sv:0$2919 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$2919 in module reg_interface.
Marked 15 switch rules as full_case in process $proc$./reg_interface.sv:293$2893 in module reg_interface.
Removed 1 dead cases from process $proc$./reg_interface.sv:0$2892 in module reg_interface.
Marked 1 switch rules as full_case in process $proc$./reg_interface.sv:0$2892 in module reg_interface.
Marked 2 switch rules as full_case in process $proc$./reg_interface.sv:198$2885 in module reg_interface.
Marked 3 switch rules as full_case in process $proc$./acia_tx.sv:57$6496 in module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.
Marked 1 switch rules as full_case in process $proc$./tilemem.sv:72$6447 in module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Marked 2 switch rules as full_case in process $proc$./acia.sv:88$2875 in module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.
Marked 1 switch rules as full_case in process $proc$./acia.sv:68$2874 in module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.
Marked 1 switch rules as full_case in process $proc$./pointermem.sv:37$1113 in module pointermem.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:72$6435 in module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Marked 7 switch rules as full_case in process $proc$./copper_slim.sv:239$1084 in module slim_copper.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:223$1082 in module slim_copper.
Marked 2 switch rules as full_case in process $proc$./copper_slim.sv:198$1077 in module slim_copper.
Marked 124 switch rules as full_case in process $proc$./coppermem.sv:0$3447 in module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Marked 1 switch rules as full_case in process $proc$./coppermem.sv:72$3185 in module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Marked 2 switch rules as full_case in process $proc$./bus_interface.sv:81$1058 in module bus_interface.
Marked 1 switch rules as full_case in process $proc$./bus_interface.sv:47$1057 in module bus_interface.
Removed 1 dead cases from process $proc$./blitter_slim.sv:0$1028 in module blitter_slim.
Marked 8 switch rules as full_case in process $proc$./blitter_slim.sv:0$1028 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:226$1025 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./blitter_slim.sv:65$993 in module blitter_slim.
Marked 1 switch rules as full_case in process $proc$./audio_mem.sv:37$2152 in module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Marked 3 switch rules as full_case in process $proc$./video_blend_4bit.sv:74$2924 in module video_blend_4bit.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:40$6485 in module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Marked 1 switch rules as full_case in process $proc$./colormem.sv:40$6473 in module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Marked 6 switch rules as full_case in process $proc$./audio_mixer_slim.sv:360$2853 in module audio_mixer_slim.
Marked 2 switch rules as full_case in process $proc$./audio_mixer_slim.sv:0$2852 in module audio_mixer_slim.
Marked 1 switch rules as full_case in process $proc$./audio_mixer_slim.sv:313$2851 in module audio_mixer_slim.
Marked 19 switch rules as full_case in process $proc$./audio_mixer_slim.sv:138$2692 in module audio_mixer_slim.
Marked 1 switch rules as full_case in process $proc$upduino/xosera_upd.sv:273$5 in module xosera_upd.
Removed a total of 6 dead cases.

27.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 77 redundant assignments.
Promoted 1217 assignments to connections.

27.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1756'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1752'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1747'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1743'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1738'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1735'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1732'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1729'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1726'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1718'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1713'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1709'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1704'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1701'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1698'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1695'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1692'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
  Set init value: \Q = 1'0

27.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753'.
Found async reset \R in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744'.
Found async reset \S in `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1736'.
Found async reset \R in `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1730'.
Found async reset \S in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719'.
Found async reset \R in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710'.
Found async reset \S in `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1702'.
Found async reset \R in `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1696'.

27.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~364 debug messages>

27.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6466'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6465
     2/3: $1$memwr$\bram$./tilemem.sv:74$6458_DATA[15:0]$6464
     3/3: $1$memwr$\bram$./tilemem.sv:74$6458_ADDR[11:0]$6463
Creating decoders for process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1893'.
     1/2: $0\pulse_o[0:0]
     2/2: $0\accumulator[8:0]
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1756'.
Creating decoders for process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1752'.
Creating decoders for process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1748'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1747'.
Creating decoders for process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1743'.
Creating decoders for process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1739'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1738'.
Creating decoders for process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1736'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1735'.
Creating decoders for process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1733'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1732'.
Creating decoders for process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1730'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1729'.
Creating decoders for process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1727'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1726'.
Creating decoders for process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
Creating decoders for process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1723'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
Creating decoders for process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1718'.
Creating decoders for process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1714'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1713'.
Creating decoders for process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1709'.
Creating decoders for process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1704'.
Creating decoders for process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1702'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1701'.
Creating decoders for process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1698'.
Creating decoders for process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1696'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1695'.
Creating decoders for process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1693'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1692'.
Creating decoders for process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1691'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
Creating decoders for process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1689'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1490'.
     1/4: $2\copp_addr_next[10:0]
     2/4: $2\copp_rd_ack_next[0:0]
     3/4: $1\copp_addr_next[10:0]
     4/4: $1\copp_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1485'.
     1/4: $2\tile_addr_next[12:0]
     2/4: $2\tile_rd_ack_next[0:0]
     3/4: $1\tile_addr_next[12:0]
     4/4: $1\tile_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
     1/6: $2\colorB_addr[7:0]
     2/6: $2\colorA_addr[7:0]
     3/6: $2\color_rd_ack_next[0:0]
     4/6: $1\colorB_addr[7:0]
     5/6: $1\colorA_addr[7:0]
     6/6: $1\color_rd_ack_next[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
     1/3: $2\xreg_wr_o[0:0]
     2/3: $1\xreg_rd_ack_next[0:0]
     3/3: $1\xreg_wr_o[0:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1463'.
     1/3: $3\xr_data_o[15:0]
     2/3: $2\xr_data_o[15:0]
     3/3: $1\xr_data_o[15:0]
Creating decoders for process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
     1/8: $2\copp_wr_en[0:0]
     2/8: $2\tile_wr_en[0:0]
     3/8: $2\color_wr_en[0:0]
     4/8: $1\xr_wr_ack_next[0:0]
     5/8: $1\copp_wr_en[0:0]
     6/8: $1\tile_wr_en[0:0]
     7/8: $1\color_wr_en[0:0]
     8/8: $1\copp_wr_ack_next[0:0]
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:171$1439'.
Creating decoders for process `\xosera_main.$proc$./xosera_main.sv:478$1431'.
     1/2: $0\intr_status[6:0]
     2/2: $0\bus_intr_o[0:0]
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:88$1425'.
Creating decoders for process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
     1/17: $3\vram_data_in[15:0]
     2/17: $3\vram_wr_mask[3:0]
     3/17: $3\vram_addr[15:0]
     4/17: $3\vram_wr[0:0]
     5/17: $3\blit_ack_next[0:0]
     6/17: $2\vram_data_in[15:0]
     7/17: $2\vram_wr_mask[3:0]
     8/17: $2\vram_addr[15:0]
     9/17: $2\vram_wr[0:0]
    10/17: $2\regs_ack_next[0:0]
    11/17: $2\blit_ack_next[0:0]
    12/17: $1\vram_data_in[15:0]
    13/17: $1\vram_wr_mask[3:0]
    14/17: $1\vram_addr[15:0]
    15/17: $1\vram_wr[0:0]
    16/17: $1\blit_ack_next[0:0]
    17/17: $1\regs_ack_next[0:0]
Creating decoders for process `\vram.$proc$./vram.sv:0$1419'.
     1/1: $1\data_out[15:0]
Creating decoders for process `\vram.$proc$./vram.sv:86$1418'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:165$1413'.
     1/10: $0\dv_de[0:0]
     2/10: $0\vsync[0:0]
     3/10: $0\hsync[0:0]
     4/10: $0\end_of_visible[0:0]
     5/10: $0\end_of_frame[0:0]
     6/10: $0\end_of_line[0:0]
     7/10: $0\v_count[9:0]
     8/10: $0\h_count[9:0]
     9/10: $0\v_state[1:0]
    10/10: $0\h_state[1:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1412'.
     1/1: $1\v_count_match_value[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1407'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1406'.
     1/1: $1\h_count_match_value[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1402'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1399'.
     1/3: $2\v_count_next[9:0]
     2/3: $1\v_count_next[9:0]
     3/3: $1\h_count_next[9:0]
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1395'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1392'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1389'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1385'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1381'.
Creating decoders for process `\video_timing.$proc$./video_timing.sv:0$1377'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
     1/29: $0\pf_pixels[63:0] [63:56]
     2/29: $0\pf_pixels[63:0] [55:0]
     3/29: $0\pf_pixels_buf[63:0]
     4/29: $0\pf_pixels_buf_hrev[0:0]
     5/29: $0\pf_pixels_buf_full[0:0]
     6/29: $0\pf_data_word3[15:0]
     7/29: $0\pf_data_word2[15:0]
     8/29: $0\pf_data_word1[15:0]
     9/29: $0\pf_data_word0[15:0]
    10/29: $0\pf_attr_word[15:0]
    11/29: $0\pf_words_ready[0:0]
    12/29: $0\pf_initial_buf[0:0]
    13/29: $0\fetch_addr[15:0]
    14/29: $0\pf_addr[15:0]
    15/29: $0\pf_fetch[4:0]
    16/29: $0\pf_line_start[15:0]
    17/29: $0\pf_tile_y[3:0]
    18/29: $0\pf_tile_x[2:0]
    19/29: $0\pf_v_frac_count[2:0]
    20/29: $0\pf_h_frac_count[2:0]
    21/29: $0\pf_v_count[1:0]
    22/29: $0\pf_h_count[1:0]
    23/29: $0\scanout_end_hcount[9:0]
    24/29: $0\scanout_start_hcount[9:0]
    25/29: $0\scanout[0:0]
    26/29: $0\tilemem_addr_o[12:0]
    27/29: $0\tilemem_sel_o[0:0]
    28/29: $0\vram_addr_o[15:0]
    29/29: $0\vram_sel_o[0:0]
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
     1/57: $1\pf_data_word0_next[15:0] [15:8]
     2/57: $11\fetch_addr_next[15:0]
     3/57: $6\tilemem_sel_next[0:0]
     4/57: $11\vram_sel_next[0:0]
     5/57: $1\pf_attr_word_next[15:0] [10:0]
     6/57: $5\tilemem_sel_next[0:0]
     7/57: $10\vram_sel_next[0:0]
     8/57: $3\pf_data_word0_next[7:0]
     9/57: $8\pf_fetch_next[4:0]
    10/57: $2\pf_data_word0_next[7:0]
    11/57: $9\fetch_addr_next[15:0]
    12/57: $4\tilemem_sel_next[0:0]
    13/57: $9\vram_sel_next[0:0]
    14/57: $1\pf_data_word0_next[15:0] [7:0]
    15/57: $1\pf_attr_word_next[15:0] [15:11]
    16/57: $3\tilemem_sel_next[0:0]
    17/57: $8\vram_sel_next[0:0]
    18/57: $10\fetch_addr_next[15:0]
    19/57: $7\pf_addr_next[15:0]
    20/57: $7\fetch_addr_next[15:0]
    21/57: $2\tilemem_sel_next[0:0]
    22/57: $7\vram_sel_next[0:0]
    23/57: $8\fetch_addr_next[15:0]
    24/57: $6\fetch_addr_next[15:0]
    25/57: $6\vram_sel_next[0:0]
    26/57: $6\pf_addr_next[15:0]
    27/57: $7\pf_fetch_next[4:0]
    28/57: $6\pf_fetch_next[4:0]
    29/57: $5\fetch_addr_next[15:0]
    30/57: $5\vram_sel_next[0:0]
    31/57: $5\pf_fetch_next[4:0]
    32/57: $4\fetch_addr_next[15:0]
    33/57: $4\vram_sel_next[0:0]
    34/57: $4\pf_addr_next[15:0]
    35/57: $3\pf_addr_next[15:0]
    36/57: $3\fetch_addr_next[15:0]
    37/57: $3\vram_sel_next[0:0]
    38/57: $4\pf_fetch_next[4:0]
    39/57: $2\pf_addr_next[15:0]
    40/57: $2\fetch_addr_next[15:0]
    41/57: $2\vram_sel_next[0:0]
    42/57: $3\pf_fetch_next[4:0]
    43/57: $2\pf_fetch_next[4:0]
    44/57: $1\pf_fetch_next[4:0]
    45/57: $1\pf_data_word3_next[15:0]
    46/57: $1\pf_data_word2_next[15:0]
    47/57: $1\pf_data_word1_next[15:0]
    48/57: $9\pf_fetch_next[4:0]
    49/57: $5\pf_addr_next[15:0]
    50/57: $1\pf_words_ready_next[0:0]
    51/57: $1\pf_initial_buf_next[0:0]
    52/57: $1\fetch_addr_next[15:0]
    53/57: $1\tilemem_sel_next[0:0]
    54/57: $1\vram_sel_next[0:0]
    55/57: $1\pf_addr_next[15:0]
    56/57: $2\calc_tile_addr$func$./video_playfield.sv:171$1274.$result[15:0]$1291
    57/57: $1\calc_tile_addr$func$./video_playfield.sv:171$1274.$result[15:0]$1289
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1278'.
Creating decoders for process `\video_playfield.$proc$./video_playfield.sv:0$1275'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:799$1270'.
     1/22: $0\audio_restart_nchan[3:0] [3]
     2/22: $0\audio_intr_o[3:0] [2]
     3/22: $0\audio_restart_nchan[3:0] [2]
     4/22: $0\audio_period_nchan[59:0] [44:30]
     5/22: $0\audio_vol_l_nchan[27:0] [20:14]
     6/22: $0\audio_vol_r_nchan[27:0] [20:14]
     7/22: $0\audio_intr_o[3:0] [1]
     8/22: $0\audio_restart_nchan[3:0] [1]
     9/22: $0\audio_period_nchan[59:0] [29:15]
    10/22: $0\audio_vol_l_nchan[27:0] [13:7]
    11/22: $0\audio_vol_r_nchan[27:0] [13:7]
    12/22: $0\audio_intr_o[3:0] [0]
    13/22: $0\audio_restart_nchan[3:0] [0]
    14/22: $0\audio_period_nchan[59:0] [14:0]
    15/22: $0\audio_vol_l_nchan[27:0] [6:0]
    16/22: $0\audio_vol_r_nchan[27:0] [6:0]
    17/22: $0\audio_intr_o[3:0] [3]
    18/22: $0\audio_reg_wr[0:0]
    19/22: $1$fordecl_block$1207.i[31:0]$1272
    20/22: $0\audio_period_nchan[59:0] [59:45]
    21/22: $0\audio_vol_r_nchan[27:0] [27:21]
    22/22: $0\audio_vol_l_nchan[27:0] [27:21]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:749$1263'.
     1/3: $0\mem_fetch[0:0]
     2/3: $0\colorB_index_o[7:0]
     3/3: $0\colorA_index_o[7:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1258'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1256'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1254'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:708$1247'.
     1/3: $0\pointer_word[15:0]
     2/3: $0\pointer_h_cnt[5:0]
     3/3: $0\pointer_v_cnt[5:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1238'.
     1/1: $1\rd_pf_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1237'.
     1/1: $1\rd_vid_regs[15:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:633$1235'.
Creating decoders for process `\video_gen.$proc$./video_gen.sv:412$1234'.
     1/48: $0\copp_reg_wr_o[0:0]
     2/48: $0\pb_gfx_ctrl_set[0:0]
     3/48: $0\pb_line_start_set[0:0]
     4/48: $0\pa_gfx_ctrl_set[0:0]
     5/48: $0\pa_line_start_set[0:0]
     6/48: $0\video_intr_o[0:0]
     7/48: $0\audio_enable[0:0]
     8/48: $0\pb_fine_vscroll[5:0]
     9/48: $0\pb_fine_hscroll[4:0]
    10/48: $0\pb_v_frac_repeat[2:0]
    11/48: $0\pb_h_frac_repeat[2:0]
    12/48: $0\pb_v_repeat[1:0]
    13/48: $0\pb_h_repeat[1:0]
    14/48: $0\pb_tile_height[3:0]
    15/48: $0\pb_tile_in_vram[0:0]
    16/48: $0\pb_disp_in_tile[0:0]
    17/48: $0\pb_tile_bank[5:0]
    18/48: $0\pb_bitmap[0:0]
    19/48: $0\pb_bpp[1:0]
    20/48: $0\pb_colorbase[7:0]
    21/48: $0\pb_line_len[15:0]
    22/48: $0\pb_start_addr[15:0]
    23/48: $0\pb_blank[0:0]
    24/48: $0\pa_fine_vscroll[5:0]
    25/48: $0\pa_fine_hscroll[4:0]
    26/48: $0\pa_v_frac_repeat[2:0]
    27/48: $0\pa_h_frac_repeat[2:0]
    28/48: $0\pa_v_repeat[1:0]
    29/48: $0\pa_h_repeat[1:0]
    30/48: $0\pa_tile_height[3:0]
    31/48: $0\pa_tile_in_vram[0:0]
    32/48: $0\pa_disp_in_tile[0:0]
    33/48: $0\pa_tile_bank[5:0]
    34/48: $0\pa_bitmap[0:0]
    35/48: $0\pa_bpp[1:0]
    36/48: $0\pa_colorbase[7:0]
    37/48: $0\pa_line_len[15:0]
    38/48: $0\pa_start_addr[15:0]
    39/48: $0\pa_blank[0:0]
    40/48: $0\vid_pointer_col[3:0]
    41/48: $0\vid_pointer_v[9:0]
    42/48: $0\vid_pointer_h[9:0]
    43/48: $0\line_set_addr[15:0]
    44/48: $0\vid_right[9:0]
    45/48: $0\vid_left[9:0]
    46/48: $0\vid_colorswap[0:0]
    47/48: $0\border_color[7:0]
    48/48: $0\copp_reg_enable_o[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:346$1223'.
     1/4: $0\pb_tilemem_rd_data[15:0]
     2/4: $0\pb_tilemem_rd_save[0:0]
     3/4: $0\pb_vram_rd_data[15:0]
     4/4: $0\pb_vram_rd_save[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:289$1219'.
     1/1: $0\audio_dma_ack[0:0]
Creating decoders for process `\video_gen.$proc$./video_gen.sv:0$1211'.
     1/18: $3\tilemem_addr_o[12:0]
     2/18: $3\tilemem_sel_o[0:0]
     3/18: $6\audio_dma_cycle[0:0]
     4/18: $2\tilemem_addr_o[12:0]
     5/18: $2\tilemem_sel_o[0:0]
     6/18: $5\audio_dma_cycle[0:0]
     7/18: $1\tilemem_addr_o[12:0]
     8/18: $1\tilemem_sel_o[0:0]
     9/18: $4\audio_dma_cycle[0:0]
    10/18: $3\vram_addr_o[15:0]
    11/18: $3\vram_sel_o[0:0]
    12/18: $3\audio_dma_cycle[0:0]
    13/18: $2\vram_addr_o[15:0]
    14/18: $2\vram_sel_o[0:0]
    15/18: $2\audio_dma_cycle[0:0]
    16/18: $1\vram_addr_o[15:0]
    17/18: $1\vram_sel_o[0:0]
    18/18: $1\audio_dma_cycle[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2919'.
     1/1: $1\pixel_xm[3:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
     1/43: $0\reg_wr_addr[15:0] [15:8]
     2/43: $0\reg_pixel_y[15:0] [7:0]
     3/43: $0\reg_pixel_x[15:0] [7:0]
     4/43: $0\reg_pixel_y[15:0] [15:8]
     5/43: $0\reg_wr_incr[15:0] [7:0]
     6/43: $0\reg_rd_addr[15:0] [7:0]
     7/43: $0\reg_rd_incr[15:0] [7:0]
     8/43: $0\reg_wr_xaddr[15:0] [7:0]
     9/43: $0\reg_rd_xaddr[15:0] [7:0]
    10/43: $0\xrd_incr_flag[0:0]
    11/43: $0\wr_incr_flag[0:0]
    12/43: $0\rd_incr_flag[0:0]
    13/43: $0\uart_wr[0:0]
    14/43: $0\pixel_strobe[0:0]
    15/43: $0\intr_clear_o[6:0]
    16/43: $0\pixel_bpp[1:0]
    17/43: $0\pixel_width[15:0]
    18/43: $0\pixel_base[15:0]
    19/43: $0\reg_pixel_x[15:0] [15:8]
    20/43: $0\reg_wr_addr[15:0] [7:0]
    21/43: $0\intr_mask[6:0]
    22/43: $0\reg_data_even[7:0]
    23/43: $0\reg_xdata_even[7:0]
    24/43: $0\timer_latch_val[7:0]
    25/43: $0\vram_rd[0:0]
    26/43: $0\xr_rd[0:0]
    27/43: $0\uart_din[7:0]
    28/43: $0\reg_timer_interval[7:0]
    29/43: $0\reg_wr_incr[15:0] [15:8]
    30/43: $0\reg_rd_addr[15:0] [15:8]
    31/43: $0\reg_data[15:0]
    32/43: $0\reg_rd_incr[15:0] [15:8]
    33/43: $0\reg_wr_xaddr[15:0] [15:8]
    34/43: $0\reg_xdata[15:0]
    35/43: $0\reg_rd_xaddr[15:0] [15:8]
    36/43: $0\xwr_incr_flag[0:0]
    37/43: $0\regs_data_o[15:0]
    38/43: $0\regs_addr_o[15:0]
    39/43: $0\regs_wrmask_o[3:0]
    40/43: $0\regs_wr_o[0:0]
    41/43: $0\regs_xr_sel_o[0:0]
    42/43: $0\regs_vram_sel_o[0:0]
    43/43: $0\reconfig_o[0:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2892'.
     1/1: $1\rd_temp_word[15:0]
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:0$2889'.
Creating decoders for process `\reg_interface.$proc$./reg_interface.sv:198$2885'.
     1/3: $0\reg_timer_frac[13:0]
     2/3: $0\reg_timer_countdown[7:0]
     3/3: $0\reg_timer[15:0]
Creating decoders for process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
     1/4: $0\tx_busy_o[0:0]
     2/4: $0\tx_rcnt[6:0]
     3/4: $0\tx_bcnt[3:0]
     4/4: $0\tx_sr[8:0]
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6454'.
Creating decoders for process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
     1/3: $1$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6453
     2/3: $1$memwr$\bram$./tilemem.sv:74$6446_DATA[15:0]$6452
     3/3: $1$memwr$\bram$./tilemem.sv:74$6446_ADDR[9:0]$6451
Creating decoders for process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:88$2875'.
     1/2: $0\prev_tx_busy[0:0]
     2/2: $0\txf[0:0]
Creating decoders for process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:68$2874'.
     1/1: $0\txf_o[0:0]
Creating decoders for process `\pointermem.$proc$./pointermem.sv:43$1120'.
Creating decoders for process `\pointermem.$proc$./pointermem.sv:37$1113'.
     1/3: $1$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1119
     2/3: $1$memwr$\bram$./pointermem.sv:39$1112_DATA[15:0]$1118
     3/3: $1$memwr$\bram$./pointermem.sv:39$1112_ADDR[7:0]$1117
Creating decoders for process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:78$6442'.
Creating decoders for process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
     1/3: $1$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6441
     2/3: $1$memwr$\bram$./coppermem.sv:74$6434_DATA[15:0]$6440
     3/3: $1$memwr$\bram$./coppermem.sv:74$6434_ADDR[9:0]$6439
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
     1/13: $0\rd_pipeline[0:0]
     2/13: $0\reg_wr_en[0:0]
     3/13: $0\ram_rd_addr[10:0]
     4/13: $0\ram_rd_en[0:0]
     5/13: $0\cop_ex_state[1:0]
     6/13: $0\write_data[15:0]
     7/13: $0\write_addr[15:0]
     8/13: $0\xr_wr_en[0:0]
     9/13: $0\rd_reg_save[0:0]
    10/13: $0\wait_for_v[0:0]
    11/13: $0\wait_hv_flag[0:0]
    12/13: $0\cop_IR[15:0]
    13/13: $0\cop_PC[10:0]
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:223$1082'.
     1/1: $0\cop_RA[15:0]
Creating decoders for process `\slim_copper.$proc$./copper_slim.sv:198$1077'.
     1/3: $0\cop_reset[0:0]
     2/3: $0\cop_run[0:0]
     3/3: $0\cop_en[0:0]
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
     1/372: $2$memwr$\bram$./coppermem.sv:57$3178_EN[15:0]$6420
     2/372: $2$memwr$\bram$./coppermem.sv:57$3178_DATA[15:0]$6419
     3/372: $2$memwr$\bram$./coppermem.sv:59$3179_EN[15:0]$6421
     4/372: $2$memwr$\bram$./coppermem.sv:57$3176_EN[15:0]$6402
     5/372: $2$memwr$\bram$./coppermem.sv:57$3176_DATA[15:0]$6401
     6/372: $2$memwr$\bram$./coppermem.sv:59$3177_EN[15:0]$6403
     7/372: $2$memwr$\bram$./coppermem.sv:57$3174_EN[15:0]$6384
     8/372: $2$memwr$\bram$./coppermem.sv:57$3174_DATA[15:0]$6383
     9/372: $2$memwr$\bram$./coppermem.sv:59$3175_EN[15:0]$6385
    10/372: $2$memwr$\bram$./coppermem.sv:57$3172_EN[15:0]$6366
    11/372: $2$memwr$\bram$./coppermem.sv:57$3172_DATA[15:0]$6365
    12/372: $2$memwr$\bram$./coppermem.sv:59$3173_EN[15:0]$6367
    13/372: $2$memwr$\bram$./coppermem.sv:57$3170_EN[15:0]$6348
    14/372: $2$memwr$\bram$./coppermem.sv:57$3170_DATA[15:0]$6347
    15/372: $2$memwr$\bram$./coppermem.sv:59$3171_EN[15:0]$6349
    16/372: $2$memwr$\bram$./coppermem.sv:57$3168_EN[15:0]$6330
    17/372: $2$memwr$\bram$./coppermem.sv:57$3168_DATA[15:0]$6329
    18/372: $2$memwr$\bram$./coppermem.sv:59$3169_EN[15:0]$6331
    19/372: $2$memwr$\bram$./coppermem.sv:57$3166_EN[15:0]$6312
    20/372: $2$memwr$\bram$./coppermem.sv:57$3166_DATA[15:0]$6311
    21/372: $2$memwr$\bram$./coppermem.sv:59$3167_EN[15:0]$6313
    22/372: $2$memwr$\bram$./coppermem.sv:57$3164_EN[15:0]$6294
    23/372: $2$memwr$\bram$./coppermem.sv:57$3164_DATA[15:0]$6293
    24/372: $2$memwr$\bram$./coppermem.sv:59$3165_EN[15:0]$6295
    25/372: $2$memwr$\bram$./coppermem.sv:57$3162_EN[15:0]$6276
    26/372: $2$memwr$\bram$./coppermem.sv:57$3162_DATA[15:0]$6275
    27/372: $2$memwr$\bram$./coppermem.sv:59$3163_EN[15:0]$6277
    28/372: $2$memwr$\bram$./coppermem.sv:57$3160_EN[15:0]$6258
    29/372: $2$memwr$\bram$./coppermem.sv:57$3160_DATA[15:0]$6257
    30/372: $2$memwr$\bram$./coppermem.sv:59$3161_EN[15:0]$6259
    31/372: $2$memwr$\bram$./coppermem.sv:57$3158_EN[15:0]$6240
    32/372: $2$memwr$\bram$./coppermem.sv:57$3158_DATA[15:0]$6239
    33/372: $2$memwr$\bram$./coppermem.sv:59$3159_EN[15:0]$6241
    34/372: $2$memwr$\bram$./coppermem.sv:57$3156_EN[15:0]$6222
    35/372: $2$memwr$\bram$./coppermem.sv:57$3156_DATA[15:0]$6221
    36/372: $2$memwr$\bram$./coppermem.sv:59$3157_EN[15:0]$6223
    37/372: $2$memwr$\bram$./coppermem.sv:57$3154_EN[15:0]$6204
    38/372: $2$memwr$\bram$./coppermem.sv:57$3154_DATA[15:0]$6203
    39/372: $2$memwr$\bram$./coppermem.sv:59$3155_EN[15:0]$6205
    40/372: $2$memwr$\bram$./coppermem.sv:57$3152_EN[15:0]$6186
    41/372: $2$memwr$\bram$./coppermem.sv:57$3152_DATA[15:0]$6185
    42/372: $2$memwr$\bram$./coppermem.sv:59$3153_EN[15:0]$6187
    43/372: $2$memwr$\bram$./coppermem.sv:57$3150_EN[15:0]$6168
    44/372: $2$memwr$\bram$./coppermem.sv:57$3150_DATA[15:0]$6167
    45/372: $2$memwr$\bram$./coppermem.sv:59$3151_EN[15:0]$6169
    46/372: $2$memwr$\bram$./coppermem.sv:57$3148_EN[15:0]$6150
    47/372: $2$memwr$\bram$./coppermem.sv:57$3148_DATA[15:0]$6149
    48/372: $2$memwr$\bram$./coppermem.sv:59$3149_EN[15:0]$6151
    49/372: $2$memwr$\bram$./coppermem.sv:57$3146_EN[15:0]$6132
    50/372: $2$memwr$\bram$./coppermem.sv:57$3146_DATA[15:0]$6131
    51/372: $2$memwr$\bram$./coppermem.sv:59$3147_EN[15:0]$6133
    52/372: $2$memwr$\bram$./coppermem.sv:57$3144_EN[15:0]$6114
    53/372: $2$memwr$\bram$./coppermem.sv:57$3144_DATA[15:0]$6113
    54/372: $2$memwr$\bram$./coppermem.sv:59$3145_EN[15:0]$6115
    55/372: $2$memwr$\bram$./coppermem.sv:57$3142_EN[15:0]$6096
    56/372: $2$memwr$\bram$./coppermem.sv:57$3142_DATA[15:0]$6095
    57/372: $2$memwr$\bram$./coppermem.sv:59$3143_EN[15:0]$6097
    58/372: $2$memwr$\bram$./coppermem.sv:57$3140_EN[15:0]$6078
    59/372: $2$memwr$\bram$./coppermem.sv:57$3140_DATA[15:0]$6077
    60/372: $2$memwr$\bram$./coppermem.sv:59$3141_EN[15:0]$6079
    61/372: $2$memwr$\bram$./coppermem.sv:57$3138_EN[15:0]$6060
    62/372: $2$memwr$\bram$./coppermem.sv:57$3138_DATA[15:0]$6059
    63/372: $2$memwr$\bram$./coppermem.sv:59$3139_EN[15:0]$6061
    64/372: $2$memwr$\bram$./coppermem.sv:57$3136_EN[15:0]$6042
    65/372: $2$memwr$\bram$./coppermem.sv:57$3136_DATA[15:0]$6041
    66/372: $2$memwr$\bram$./coppermem.sv:59$3137_EN[15:0]$6043
    67/372: $2$memwr$\bram$./coppermem.sv:57$3134_EN[15:0]$6024
    68/372: $2$memwr$\bram$./coppermem.sv:57$3134_DATA[15:0]$6023
    69/372: $2$memwr$\bram$./coppermem.sv:59$3135_EN[15:0]$6025
    70/372: $2$memwr$\bram$./coppermem.sv:57$3132_EN[15:0]$6006
    71/372: $2$memwr$\bram$./coppermem.sv:57$3132_DATA[15:0]$6005
    72/372: $2$memwr$\bram$./coppermem.sv:59$3133_EN[15:0]$6007
    73/372: $2$memwr$\bram$./coppermem.sv:57$3130_EN[15:0]$5988
    74/372: $2$memwr$\bram$./coppermem.sv:57$3130_DATA[15:0]$5987
    75/372: $2$memwr$\bram$./coppermem.sv:59$3131_EN[15:0]$5989
    76/372: $2$memwr$\bram$./coppermem.sv:57$3128_EN[15:0]$5970
    77/372: $2$memwr$\bram$./coppermem.sv:57$3128_DATA[15:0]$5969
    78/372: $2$memwr$\bram$./coppermem.sv:59$3129_EN[15:0]$5971
    79/372: $2$memwr$\bram$./coppermem.sv:57$3126_EN[15:0]$5952
    80/372: $2$memwr$\bram$./coppermem.sv:57$3126_DATA[15:0]$5951
    81/372: $2$memwr$\bram$./coppermem.sv:59$3127_EN[15:0]$5953
    82/372: $2$memwr$\bram$./coppermem.sv:57$3124_EN[15:0]$5934
    83/372: $2$memwr$\bram$./coppermem.sv:57$3124_DATA[15:0]$5933
    84/372: $2$memwr$\bram$./coppermem.sv:59$3125_EN[15:0]$5935
    85/372: $2$memwr$\bram$./coppermem.sv:57$3122_EN[15:0]$5916
    86/372: $2$memwr$\bram$./coppermem.sv:57$3122_DATA[15:0]$5915
    87/372: $2$memwr$\bram$./coppermem.sv:59$3123_EN[15:0]$5917
    88/372: $2$memwr$\bram$./coppermem.sv:57$3120_EN[15:0]$5898
    89/372: $2$memwr$\bram$./coppermem.sv:57$3120_DATA[15:0]$5897
    90/372: $2$memwr$\bram$./coppermem.sv:59$3121_EN[15:0]$5899
    91/372: $2$memwr$\bram$./coppermem.sv:57$3118_EN[15:0]$5880
    92/372: $2$memwr$\bram$./coppermem.sv:57$3118_DATA[15:0]$5879
    93/372: $2$memwr$\bram$./coppermem.sv:59$3119_EN[15:0]$5881
    94/372: $2$memwr$\bram$./coppermem.sv:57$3116_EN[15:0]$5862
    95/372: $2$memwr$\bram$./coppermem.sv:57$3116_DATA[15:0]$5861
    96/372: $2$memwr$\bram$./coppermem.sv:59$3117_EN[15:0]$5863
    97/372: $2$memwr$\bram$./coppermem.sv:57$3114_EN[15:0]$5844
    98/372: $2$memwr$\bram$./coppermem.sv:57$3114_DATA[15:0]$5843
    99/372: $2$memwr$\bram$./coppermem.sv:59$3115_EN[15:0]$5845
   100/372: $2$memwr$\bram$./coppermem.sv:57$3112_EN[15:0]$5826
   101/372: $2$memwr$\bram$./coppermem.sv:57$3112_DATA[15:0]$5825
   102/372: $2$memwr$\bram$./coppermem.sv:59$3113_EN[15:0]$5827
   103/372: $2$memwr$\bram$./coppermem.sv:57$3110_EN[15:0]$5808
   104/372: $2$memwr$\bram$./coppermem.sv:57$3110_DATA[15:0]$5807
   105/372: $2$memwr$\bram$./coppermem.sv:59$3111_EN[15:0]$5809
   106/372: $2$memwr$\bram$./coppermem.sv:57$3108_EN[15:0]$5790
   107/372: $2$memwr$\bram$./coppermem.sv:57$3108_DATA[15:0]$5789
   108/372: $2$memwr$\bram$./coppermem.sv:59$3109_EN[15:0]$5791
   109/372: $2$memwr$\bram$./coppermem.sv:57$3106_EN[15:0]$5772
   110/372: $2$memwr$\bram$./coppermem.sv:57$3106_DATA[15:0]$5771
   111/372: $2$memwr$\bram$./coppermem.sv:59$3107_EN[15:0]$5773
   112/372: $2$memwr$\bram$./coppermem.sv:57$3104_EN[15:0]$5754
   113/372: $2$memwr$\bram$./coppermem.sv:57$3104_DATA[15:0]$5753
   114/372: $2$memwr$\bram$./coppermem.sv:59$3105_EN[15:0]$5755
   115/372: $2$memwr$\bram$./coppermem.sv:57$3102_EN[15:0]$5736
   116/372: $2$memwr$\bram$./coppermem.sv:57$3102_DATA[15:0]$5735
   117/372: $2$memwr$\bram$./coppermem.sv:59$3103_EN[15:0]$5737
   118/372: $2$memwr$\bram$./coppermem.sv:57$3100_EN[15:0]$5718
   119/372: $2$memwr$\bram$./coppermem.sv:57$3100_DATA[15:0]$5717
   120/372: $2$memwr$\bram$./coppermem.sv:59$3101_EN[15:0]$5719
   121/372: $2$memwr$\bram$./coppermem.sv:57$3098_EN[15:0]$5700
   122/372: $2$memwr$\bram$./coppermem.sv:57$3098_DATA[15:0]$5699
   123/372: $2$memwr$\bram$./coppermem.sv:59$3099_EN[15:0]$5701
   124/372: $2$memwr$\bram$./coppermem.sv:57$3096_EN[15:0]$5682
   125/372: $2$memwr$\bram$./coppermem.sv:57$3096_DATA[15:0]$5681
   126/372: $2$memwr$\bram$./coppermem.sv:59$3097_EN[15:0]$5683
   127/372: $2$memwr$\bram$./coppermem.sv:57$3094_EN[15:0]$5664
   128/372: $2$memwr$\bram$./coppermem.sv:57$3094_DATA[15:0]$5663
   129/372: $2$memwr$\bram$./coppermem.sv:59$3095_EN[15:0]$5665
   130/372: $2$memwr$\bram$./coppermem.sv:57$3092_EN[15:0]$5646
   131/372: $2$memwr$\bram$./coppermem.sv:57$3092_DATA[15:0]$5645
   132/372: $2$memwr$\bram$./coppermem.sv:59$3093_EN[15:0]$5647
   133/372: $2$memwr$\bram$./coppermem.sv:57$3090_EN[15:0]$5628
   134/372: $2$memwr$\bram$./coppermem.sv:57$3090_DATA[15:0]$5627
   135/372: $2$memwr$\bram$./coppermem.sv:59$3091_EN[15:0]$5629
   136/372: $2$memwr$\bram$./coppermem.sv:57$3088_EN[15:0]$5610
   137/372: $2$memwr$\bram$./coppermem.sv:57$3088_DATA[15:0]$5609
   138/372: $2$memwr$\bram$./coppermem.sv:59$3089_EN[15:0]$5611
   139/372: $2$memwr$\bram$./coppermem.sv:57$3086_EN[15:0]$5592
   140/372: $2$memwr$\bram$./coppermem.sv:57$3086_DATA[15:0]$5591
   141/372: $2$memwr$\bram$./coppermem.sv:59$3087_EN[15:0]$5593
   142/372: $2$memwr$\bram$./coppermem.sv:57$3084_EN[15:0]$5574
   143/372: $2$memwr$\bram$./coppermem.sv:57$3084_DATA[15:0]$5573
   144/372: $2$memwr$\bram$./coppermem.sv:59$3085_EN[15:0]$5575
   145/372: $2$memwr$\bram$./coppermem.sv:57$3082_EN[15:0]$5556
   146/372: $2$memwr$\bram$./coppermem.sv:57$3082_DATA[15:0]$5555
   147/372: $2$memwr$\bram$./coppermem.sv:59$3083_EN[15:0]$5557
   148/372: $2$memwr$\bram$./coppermem.sv:57$3080_EN[15:0]$5538
   149/372: $2$memwr$\bram$./coppermem.sv:57$3080_DATA[15:0]$5537
   150/372: $2$memwr$\bram$./coppermem.sv:59$3081_EN[15:0]$5539
   151/372: $2$memwr$\bram$./coppermem.sv:57$3078_EN[15:0]$5520
   152/372: $2$memwr$\bram$./coppermem.sv:57$3078_DATA[15:0]$5519
   153/372: $2$memwr$\bram$./coppermem.sv:59$3079_EN[15:0]$5521
   154/372: $2$memwr$\bram$./coppermem.sv:57$3076_EN[15:0]$5502
   155/372: $2$memwr$\bram$./coppermem.sv:57$3076_DATA[15:0]$5501
   156/372: $2$memwr$\bram$./coppermem.sv:59$3077_EN[15:0]$5503
   157/372: $2$memwr$\bram$./coppermem.sv:57$3074_EN[15:0]$5484
   158/372: $2$memwr$\bram$./coppermem.sv:57$3074_DATA[15:0]$5483
   159/372: $2$memwr$\bram$./coppermem.sv:59$3075_EN[15:0]$5485
   160/372: $2$memwr$\bram$./coppermem.sv:57$3072_EN[15:0]$5466
   161/372: $2$memwr$\bram$./coppermem.sv:57$3072_DATA[15:0]$5465
   162/372: $2$memwr$\bram$./coppermem.sv:59$3073_EN[15:0]$5467
   163/372: $2$memwr$\bram$./coppermem.sv:57$3070_EN[15:0]$5448
   164/372: $2$memwr$\bram$./coppermem.sv:57$3070_DATA[15:0]$5447
   165/372: $2$memwr$\bram$./coppermem.sv:59$3071_EN[15:0]$5449
   166/372: $2$memwr$\bram$./coppermem.sv:57$3068_EN[15:0]$5430
   167/372: $2$memwr$\bram$./coppermem.sv:57$3068_DATA[15:0]$5429
   168/372: $2$memwr$\bram$./coppermem.sv:59$3069_EN[15:0]$5431
   169/372: $2$memwr$\bram$./coppermem.sv:57$3066_EN[15:0]$5412
   170/372: $2$memwr$\bram$./coppermem.sv:57$3066_DATA[15:0]$5411
   171/372: $2$memwr$\bram$./coppermem.sv:59$3067_EN[15:0]$5413
   172/372: $2$memwr$\bram$./coppermem.sv:57$3064_EN[15:0]$5394
   173/372: $2$memwr$\bram$./coppermem.sv:57$3064_DATA[15:0]$5393
   174/372: $2$memwr$\bram$./coppermem.sv:59$3065_EN[15:0]$5395
   175/372: $2$memwr$\bram$./coppermem.sv:57$3062_EN[15:0]$5376
   176/372: $2$memwr$\bram$./coppermem.sv:57$3062_DATA[15:0]$5375
   177/372: $2$memwr$\bram$./coppermem.sv:59$3063_EN[15:0]$5377
   178/372: $2$memwr$\bram$./coppermem.sv:57$3060_EN[15:0]$5358
   179/372: $2$memwr$\bram$./coppermem.sv:57$3060_DATA[15:0]$5357
   180/372: $2$memwr$\bram$./coppermem.sv:59$3061_EN[15:0]$5359
   181/372: $2$memwr$\bram$./coppermem.sv:57$3058_EN[15:0]$5340
   182/372: $2$memwr$\bram$./coppermem.sv:57$3058_DATA[15:0]$5339
   183/372: $2$memwr$\bram$./coppermem.sv:59$3059_EN[15:0]$5341
   184/372: $2$memwr$\bram$./coppermem.sv:57$3056_EN[15:0]$5322
   185/372: $2$memwr$\bram$./coppermem.sv:57$3056_DATA[15:0]$5321
   186/372: $2$memwr$\bram$./coppermem.sv:59$3057_EN[15:0]$5323
   187/372: $2$memwr$\bram$./coppermem.sv:57$3054_EN[15:0]$5304
   188/372: $2$memwr$\bram$./coppermem.sv:57$3054_DATA[15:0]$5303
   189/372: $2$memwr$\bram$./coppermem.sv:59$3055_EN[15:0]$5305
   190/372: $2$memwr$\bram$./coppermem.sv:57$3052_EN[15:0]$5286
   191/372: $2$memwr$\bram$./coppermem.sv:57$3052_DATA[15:0]$5285
   192/372: $2$memwr$\bram$./coppermem.sv:59$3053_EN[15:0]$5287
   193/372: $2$memwr$\bram$./coppermem.sv:57$3050_EN[15:0]$5268
   194/372: $2$memwr$\bram$./coppermem.sv:57$3050_DATA[15:0]$5267
   195/372: $2$memwr$\bram$./coppermem.sv:59$3051_EN[15:0]$5269
   196/372: $2$memwr$\bram$./coppermem.sv:57$3048_EN[15:0]$5250
   197/372: $2$memwr$\bram$./coppermem.sv:57$3048_DATA[15:0]$5249
   198/372: $2$memwr$\bram$./coppermem.sv:59$3049_EN[15:0]$5251
   199/372: $2$memwr$\bram$./coppermem.sv:57$3046_EN[15:0]$5232
   200/372: $2$memwr$\bram$./coppermem.sv:57$3046_DATA[15:0]$5231
   201/372: $2$memwr$\bram$./coppermem.sv:59$3047_EN[15:0]$5233
   202/372: $2$memwr$\bram$./coppermem.sv:57$3044_EN[15:0]$5214
   203/372: $2$memwr$\bram$./coppermem.sv:57$3044_DATA[15:0]$5213
   204/372: $2$memwr$\bram$./coppermem.sv:59$3045_EN[15:0]$5215
   205/372: $2$memwr$\bram$./coppermem.sv:57$3042_EN[15:0]$5196
   206/372: $2$memwr$\bram$./coppermem.sv:57$3042_DATA[15:0]$5195
   207/372: $2$memwr$\bram$./coppermem.sv:59$3043_EN[15:0]$5197
   208/372: $2$memwr$\bram$./coppermem.sv:57$3040_EN[15:0]$5178
   209/372: $2$memwr$\bram$./coppermem.sv:57$3040_DATA[15:0]$5177
   210/372: $2$memwr$\bram$./coppermem.sv:59$3041_EN[15:0]$5179
   211/372: $2$memwr$\bram$./coppermem.sv:57$3038_EN[15:0]$5160
   212/372: $2$memwr$\bram$./coppermem.sv:57$3038_DATA[15:0]$5159
   213/372: $2$memwr$\bram$./coppermem.sv:59$3039_EN[15:0]$5161
   214/372: $2$memwr$\bram$./coppermem.sv:57$3036_EN[15:0]$5142
   215/372: $2$memwr$\bram$./coppermem.sv:57$3036_DATA[15:0]$5141
   216/372: $2$memwr$\bram$./coppermem.sv:59$3037_EN[15:0]$5143
   217/372: $2$memwr$\bram$./coppermem.sv:57$3034_EN[15:0]$5124
   218/372: $2$memwr$\bram$./coppermem.sv:57$3034_DATA[15:0]$5123
   219/372: $2$memwr$\bram$./coppermem.sv:59$3035_EN[15:0]$5125
   220/372: $2$memwr$\bram$./coppermem.sv:57$3032_EN[15:0]$5106
   221/372: $2$memwr$\bram$./coppermem.sv:57$3032_DATA[15:0]$5105
   222/372: $2$memwr$\bram$./coppermem.sv:59$3033_EN[15:0]$5107
   223/372: $2$memwr$\bram$./coppermem.sv:57$3030_EN[15:0]$5088
   224/372: $2$memwr$\bram$./coppermem.sv:57$3030_DATA[15:0]$5087
   225/372: $2$memwr$\bram$./coppermem.sv:59$3031_EN[15:0]$5089
   226/372: $2$memwr$\bram$./coppermem.sv:57$3028_EN[15:0]$5070
   227/372: $2$memwr$\bram$./coppermem.sv:57$3028_DATA[15:0]$5069
   228/372: $2$memwr$\bram$./coppermem.sv:59$3029_EN[15:0]$5071
   229/372: $2$memwr$\bram$./coppermem.sv:57$3026_EN[15:0]$5052
   230/372: $2$memwr$\bram$./coppermem.sv:57$3026_DATA[15:0]$5051
   231/372: $2$memwr$\bram$./coppermem.sv:59$3027_EN[15:0]$5053
   232/372: $2$memwr$\bram$./coppermem.sv:57$3024_EN[15:0]$5034
   233/372: $2$memwr$\bram$./coppermem.sv:57$3024_DATA[15:0]$5033
   234/372: $2$memwr$\bram$./coppermem.sv:59$3025_EN[15:0]$5035
   235/372: $2$memwr$\bram$./coppermem.sv:57$3022_EN[15:0]$5016
   236/372: $2$memwr$\bram$./coppermem.sv:57$3022_DATA[15:0]$5015
   237/372: $2$memwr$\bram$./coppermem.sv:59$3023_EN[15:0]$5017
   238/372: $2$memwr$\bram$./coppermem.sv:57$3020_EN[15:0]$4998
   239/372: $2$memwr$\bram$./coppermem.sv:57$3020_DATA[15:0]$4997
   240/372: $2$memwr$\bram$./coppermem.sv:59$3021_EN[15:0]$4999
   241/372: $2$memwr$\bram$./coppermem.sv:57$3018_EN[15:0]$4980
   242/372: $2$memwr$\bram$./coppermem.sv:57$3018_DATA[15:0]$4979
   243/372: $2$memwr$\bram$./coppermem.sv:59$3019_EN[15:0]$4981
   244/372: $2$memwr$\bram$./coppermem.sv:57$3016_EN[15:0]$4962
   245/372: $2$memwr$\bram$./coppermem.sv:57$3016_DATA[15:0]$4961
   246/372: $2$memwr$\bram$./coppermem.sv:59$3017_EN[15:0]$4963
   247/372: $2$memwr$\bram$./coppermem.sv:57$3014_EN[15:0]$4944
   248/372: $2$memwr$\bram$./coppermem.sv:57$3014_DATA[15:0]$4943
   249/372: $2$memwr$\bram$./coppermem.sv:59$3015_EN[15:0]$4945
   250/372: $2$memwr$\bram$./coppermem.sv:57$3012_EN[15:0]$4926
   251/372: $2$memwr$\bram$./coppermem.sv:57$3012_DATA[15:0]$4925
   252/372: $2$memwr$\bram$./coppermem.sv:59$3013_EN[15:0]$4927
   253/372: $2$memwr$\bram$./coppermem.sv:57$3010_EN[15:0]$4908
   254/372: $2$memwr$\bram$./coppermem.sv:57$3010_DATA[15:0]$4907
   255/372: $2$memwr$\bram$./coppermem.sv:59$3011_EN[15:0]$4909
   256/372: $2$memwr$\bram$./coppermem.sv:57$3008_EN[15:0]$4890
   257/372: $2$memwr$\bram$./coppermem.sv:57$3008_DATA[15:0]$4889
   258/372: $2$memwr$\bram$./coppermem.sv:59$3009_EN[15:0]$4891
   259/372: $2$memwr$\bram$./coppermem.sv:57$3006_EN[15:0]$4872
   260/372: $2$memwr$\bram$./coppermem.sv:57$3006_DATA[15:0]$4871
   261/372: $2$memwr$\bram$./coppermem.sv:59$3007_EN[15:0]$4873
   262/372: $2$memwr$\bram$./coppermem.sv:57$3004_EN[15:0]$4854
   263/372: $2$memwr$\bram$./coppermem.sv:57$3004_DATA[15:0]$4853
   264/372: $2$memwr$\bram$./coppermem.sv:59$3005_EN[15:0]$4855
   265/372: $2$memwr$\bram$./coppermem.sv:57$3002_EN[15:0]$4836
   266/372: $2$memwr$\bram$./coppermem.sv:57$3002_DATA[15:0]$4835
   267/372: $2$memwr$\bram$./coppermem.sv:59$3003_EN[15:0]$4837
   268/372: $2$memwr$\bram$./coppermem.sv:57$3000_EN[15:0]$4818
   269/372: $2$memwr$\bram$./coppermem.sv:57$3000_DATA[15:0]$4817
   270/372: $2$memwr$\bram$./coppermem.sv:59$3001_EN[15:0]$4819
   271/372: $2$memwr$\bram$./coppermem.sv:57$2998_EN[15:0]$4800
   272/372: $2$memwr$\bram$./coppermem.sv:57$2998_DATA[15:0]$4799
   273/372: $2$memwr$\bram$./coppermem.sv:59$2999_EN[15:0]$4801
   274/372: $2$memwr$\bram$./coppermem.sv:57$2996_EN[15:0]$4782
   275/372: $2$memwr$\bram$./coppermem.sv:57$2996_DATA[15:0]$4781
   276/372: $2$memwr$\bram$./coppermem.sv:59$2997_EN[15:0]$4783
   277/372: $2$memwr$\bram$./coppermem.sv:57$2994_EN[15:0]$4764
   278/372: $2$memwr$\bram$./coppermem.sv:57$2994_DATA[15:0]$4763
   279/372: $2$memwr$\bram$./coppermem.sv:59$2995_EN[15:0]$4765
   280/372: $2$memwr$\bram$./coppermem.sv:57$2992_EN[15:0]$4746
   281/372: $2$memwr$\bram$./coppermem.sv:57$2992_DATA[15:0]$4745
   282/372: $2$memwr$\bram$./coppermem.sv:59$2993_EN[15:0]$4747
   283/372: $2$memwr$\bram$./coppermem.sv:57$2990_EN[15:0]$4728
   284/372: $2$memwr$\bram$./coppermem.sv:57$2990_DATA[15:0]$4727
   285/372: $2$memwr$\bram$./coppermem.sv:59$2991_EN[15:0]$4729
   286/372: $2$memwr$\bram$./coppermem.sv:57$2988_EN[15:0]$4710
   287/372: $2$memwr$\bram$./coppermem.sv:57$2988_DATA[15:0]$4709
   288/372: $2$memwr$\bram$./coppermem.sv:59$2989_EN[15:0]$4711
   289/372: $2$memwr$\bram$./coppermem.sv:57$2986_EN[15:0]$4692
   290/372: $2$memwr$\bram$./coppermem.sv:57$2986_DATA[15:0]$4691
   291/372: $2$memwr$\bram$./coppermem.sv:59$2987_EN[15:0]$4693
   292/372: $2$memwr$\bram$./coppermem.sv:57$2984_EN[15:0]$4674
   293/372: $2$memwr$\bram$./coppermem.sv:57$2984_DATA[15:0]$4673
   294/372: $2$memwr$\bram$./coppermem.sv:59$2985_EN[15:0]$4675
   295/372: $2$memwr$\bram$./coppermem.sv:57$2982_EN[15:0]$4656
   296/372: $2$memwr$\bram$./coppermem.sv:57$2982_DATA[15:0]$4655
   297/372: $2$memwr$\bram$./coppermem.sv:59$2983_EN[15:0]$4657
   298/372: $2$memwr$\bram$./coppermem.sv:57$2980_EN[15:0]$4638
   299/372: $2$memwr$\bram$./coppermem.sv:57$2980_DATA[15:0]$4637
   300/372: $2$memwr$\bram$./coppermem.sv:59$2981_EN[15:0]$4639
   301/372: $2$memwr$\bram$./coppermem.sv:57$2978_EN[15:0]$4620
   302/372: $2$memwr$\bram$./coppermem.sv:57$2978_DATA[15:0]$4619
   303/372: $2$memwr$\bram$./coppermem.sv:59$2979_EN[15:0]$4621
   304/372: $2$memwr$\bram$./coppermem.sv:57$2976_EN[15:0]$4602
   305/372: $2$memwr$\bram$./coppermem.sv:57$2976_DATA[15:0]$4601
   306/372: $2$memwr$\bram$./coppermem.sv:59$2977_EN[15:0]$4603
   307/372: $2$memwr$\bram$./coppermem.sv:57$2974_EN[15:0]$4584
   308/372: $2$memwr$\bram$./coppermem.sv:57$2974_DATA[15:0]$4583
   309/372: $2$memwr$\bram$./coppermem.sv:59$2975_EN[15:0]$4585
   310/372: $2$memwr$\bram$./coppermem.sv:57$2972_EN[15:0]$4566
   311/372: $2$memwr$\bram$./coppermem.sv:57$2972_DATA[15:0]$4565
   312/372: $2$memwr$\bram$./coppermem.sv:59$2973_EN[15:0]$4567
   313/372: $2$memwr$\bram$./coppermem.sv:57$2970_EN[15:0]$4548
   314/372: $2$memwr$\bram$./coppermem.sv:57$2970_DATA[15:0]$4547
   315/372: $2$memwr$\bram$./coppermem.sv:59$2971_EN[15:0]$4549
   316/372: $2$memwr$\bram$./coppermem.sv:57$2968_EN[15:0]$4530
   317/372: $2$memwr$\bram$./coppermem.sv:57$2968_DATA[15:0]$4529
   318/372: $2$memwr$\bram$./coppermem.sv:59$2969_EN[15:0]$4531
   319/372: $2$memwr$\bram$./coppermem.sv:57$2966_EN[15:0]$4512
   320/372: $2$memwr$\bram$./coppermem.sv:57$2966_DATA[15:0]$4511
   321/372: $2$memwr$\bram$./coppermem.sv:59$2967_EN[15:0]$4513
   322/372: $2$memwr$\bram$./coppermem.sv:57$2964_EN[15:0]$4494
   323/372: $2$memwr$\bram$./coppermem.sv:57$2964_DATA[15:0]$4493
   324/372: $2$memwr$\bram$./coppermem.sv:59$2965_EN[15:0]$4495
   325/372: $2$memwr$\bram$./coppermem.sv:57$2962_EN[15:0]$4476
   326/372: $2$memwr$\bram$./coppermem.sv:57$2962_DATA[15:0]$4475
   327/372: $2$memwr$\bram$./coppermem.sv:59$2963_EN[15:0]$4477
   328/372: $2$memwr$\bram$./coppermem.sv:57$2960_EN[15:0]$4458
   329/372: $2$memwr$\bram$./coppermem.sv:57$2960_DATA[15:0]$4457
   330/372: $2$memwr$\bram$./coppermem.sv:59$2961_EN[15:0]$4459
   331/372: $2$memwr$\bram$./coppermem.sv:57$2958_EN[15:0]$4440
   332/372: $2$memwr$\bram$./coppermem.sv:57$2958_DATA[15:0]$4439
   333/372: $2$memwr$\bram$./coppermem.sv:59$2959_EN[15:0]$4441
   334/372: $2$memwr$\bram$./coppermem.sv:57$2956_EN[15:0]$4422
   335/372: $2$memwr$\bram$./coppermem.sv:57$2956_DATA[15:0]$4421
   336/372: $2$memwr$\bram$./coppermem.sv:59$2957_EN[15:0]$4423
   337/372: $2$memwr$\bram$./coppermem.sv:57$2954_EN[15:0]$4404
   338/372: $2$memwr$\bram$./coppermem.sv:57$2954_DATA[15:0]$4403
   339/372: $2$memwr$\bram$./coppermem.sv:59$2955_EN[15:0]$4405
   340/372: $2$memwr$\bram$./coppermem.sv:57$2952_EN[15:0]$4386
   341/372: $2$memwr$\bram$./coppermem.sv:57$2952_DATA[15:0]$4385
   342/372: $2$memwr$\bram$./coppermem.sv:59$2953_EN[15:0]$4387
   343/372: $2$memwr$\bram$./coppermem.sv:57$2950_EN[15:0]$4368
   344/372: $2$memwr$\bram$./coppermem.sv:57$2950_DATA[15:0]$4367
   345/372: $2$memwr$\bram$./coppermem.sv:59$2951_EN[15:0]$4369
   346/372: $2$memwr$\bram$./coppermem.sv:57$2948_EN[15:0]$4350
   347/372: $2$memwr$\bram$./coppermem.sv:57$2948_DATA[15:0]$4349
   348/372: $2$memwr$\bram$./coppermem.sv:59$2949_EN[15:0]$4351
   349/372: $2$memwr$\bram$./coppermem.sv:57$2946_EN[15:0]$4332
   350/372: $2$memwr$\bram$./coppermem.sv:57$2946_DATA[15:0]$4331
   351/372: $2$memwr$\bram$./coppermem.sv:59$2947_EN[15:0]$4333
   352/372: $2$memwr$\bram$./coppermem.sv:57$2944_EN[15:0]$4314
   353/372: $2$memwr$\bram$./coppermem.sv:57$2944_DATA[15:0]$4313
   354/372: $2$memwr$\bram$./coppermem.sv:59$2945_EN[15:0]$4315
   355/372: $2$memwr$\bram$./coppermem.sv:57$2942_EN[15:0]$4296
   356/372: $2$memwr$\bram$./coppermem.sv:57$2942_DATA[15:0]$4295
   357/372: $2$memwr$\bram$./coppermem.sv:59$2943_EN[15:0]$4297
   358/372: $2$memwr$\bram$./coppermem.sv:57$2940_EN[15:0]$4278
   359/372: $2$memwr$\bram$./coppermem.sv:57$2940_DATA[15:0]$4277
   360/372: $2$memwr$\bram$./coppermem.sv:59$2941_EN[15:0]$4279
   361/372: $2$memwr$\bram$./coppermem.sv:57$2938_EN[15:0]$4260
   362/372: $2$memwr$\bram$./coppermem.sv:57$2938_DATA[15:0]$4259
   363/372: $2$memwr$\bram$./coppermem.sv:59$2939_EN[15:0]$4261
   364/372: $2$memwr$\bram$./coppermem.sv:57$2936_EN[15:0]$4242
   365/372: $2$memwr$\bram$./coppermem.sv:57$2936_DATA[15:0]$4241
   366/372: $2$memwr$\bram$./coppermem.sv:59$2937_EN[15:0]$4243
   367/372: $2$memwr$\bram$./coppermem.sv:57$2934_EN[15:0]$4224
   368/372: $2$memwr$\bram$./coppermem.sv:57$2934_DATA[15:0]$4223
   369/372: $2$memwr$\bram$./coppermem.sv:59$2935_EN[15:0]$4225
   370/372: $2$memwr$\bram$./coppermem.sv:57$2932_EN[15:0]$4206
   371/372: $2$memwr$\bram$./coppermem.sv:57$2932_DATA[15:0]$4205
   372/372: $2$memwr$\bram$./coppermem.sv:59$2933_EN[15:0]$4207
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:78$3192'.
Creating decoders for process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
     1/3: $1$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3191
     2/3: $1$memwr$\bram$./coppermem.sv:74$3184_DATA[15:0]$3190
     3/3: $1$memwr$\bram$./coppermem.sv:74$3184_ADDR[8:0]$3189
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
     1/5: $0\bytedata_o[7:0]
     2/5: $0\bytesel_o[0:0]
     3/5: $0\reg_num_o[3:0]
     4/5: $0\read_strobe_o[0:0]
     5/5: $0\write_strobe_o[0:0]
Creating decoders for process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
     1/12: $0\data[7:0]
     2/12: $0\data_ff0[7:0]
     3/12: $0\reg_num[3:0]
     4/12: $0\reg_num_ff0[3:0]
     5/12: $0\bytesel[0:0]
     6/12: $0\bytesel_ff0[0:0]
     7/12: $0\rd_nwr[0:0]
     8/12: $0\rd_nwr_ff0[0:0]
     9/12: $0\cs_n_last[0:0]
    10/12: $0\cs_n[0:0]
    11/12: $0\cs_n_ff1[0:0]
    12/12: $0\cs_n_ff0[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
     1/34: $7\blit_state_next[2:0]
     2/34: $6\blit_state_next[2:0]
     3/34: $2\blit_done_intr_next[0:0]
     4/34: $5\blit_state_next[2:0]
     5/34: $4\blit_addr_next[15:0]
     6/34: $4\blit_wr_next[0:0]
     7/34: $4\blit_vram_sel_next[0:0]
     8/34: $4\blit_state_next[2:0]
     9/34: $3\blit_wr_next[0:0]
    10/34: $3\blit_vram_sel_next[0:0]
    11/34: $3\blit_addr_next[15:0]
    12/34: $2\shifter$func$./blitter_slim.sv:353$991.$result[15:0]$1040
    13/34: $3\blit_state_next[2:0]
    14/34: $2\blit_addr_next[15:0]
    15/34: $2\blit_wr_next[0:0]
    16/34: $2\blit_vram_sel_next[0:0]
    17/34: $2\blit_state_next[2:0]
    18/34: $1\blit_state_next[2:0]
    19/34: $1\shifter$func$./blitter_slim.sv:353$991.prev_word[11:0]$1036
    20/34: $1\shifter$func$./blitter_slim.sv:353$991.data_word[15:0]$1035
    21/34: $1\shifter$func$./blitter_slim.sv:353$991.shift_amount[1:0]$1034
    22/34: $1\shifter$func$./blitter_slim.sv:353$991.$result[15:0]$1033
    23/34: $1\blit_done_intr_next[0:0]
    24/34: $1\blit_f_mask_next[3:0]
    25/34: $1\blit_count_next[16:0]
    26/34: $1\blit_lines_next[15:0]
    27/34: $1\last_S_next[11:0]
    28/34: $1\val_S_next[15:0]
    29/34: $1\blit_dst_D_next[15:0]
    30/34: $1\blit_src_S_next[15:0]
    31/34: $1\blit_addr_next[15:0]
    32/34: $1\blit_wr_next[0:0]
    33/34: $1\blit_vram_sel_next[0:0]
    34/34: $1\blit_setup[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
     1/24: $0\blit_state[2:0]
     2/24: $0\blit_addr[15:0]
     3/24: $0\blit_wr[0:0]
     4/24: $0\blit_vram_sel[0:0]
     5/24: $0\blit_done_intr[0:0]
     6/24: $0\blit_f_mask[3:0]
     7/24: $0\last_S[11:0]
     8/24: $0\val_S[15:0]
     9/24: $0\blit_count[16:0]
    10/24: $0\blit_words[15:0]
    11/24: $0\blit_lines[15:0]
    12/24: $0\blit_dst_D[15:0]
    13/24: $0\blit_src_S[15:0]
    14/24: $0\blit_val_CX[15:0]
    15/24: $0\blit_val_CA[15:0]
    16/24: $0\blit_mod_D[15:0]
    17/24: $0\blit_mod_S[15:0]
    18/24: $0\blit_shift_l_mask[3:0]
    19/24: $0\blit_shift_f_mask[3:0]
    20/24: $0\blit_shift_amount[1:0]
    21/24: $0\blit_ctrl_transp_T[7:0]
    22/24: $0\blit_ctrl_transp_8b[0:0]
    23/24: $0\blit_ctrl_transp[0:0]
    24/24: $0\blit_ctrl_S_const[0:0]
Creating decoders for process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
     1/16: $0\xreg_blit_queued[0:0]
     2/16: $0\xreg_words[15:0]
     3/16: $0\xreg_lines[15:0]
     4/16: $0\xreg_dst_D[15:0]
     5/16: $0\xreg_mod_D[15:0]
     6/16: $0\xreg_val_CX[15:0]
     7/16: $0\xreg_val_CA[15:0]
     8/16: $0\xreg_src_S[15:0]
     9/16: $0\xreg_mod_S[15:0]
    10/16: $0\xreg_shift_l_mask[3:0]
    11/16: $0\xreg_shift_f_mask[3:0]
    12/16: $0\xreg_shift_amount[1:0]
    13/16: $0\xreg_ctrl_transp_T[7:0]
    14/16: $0\xreg_ctrl_transp_8b[0:0]
    15/16: $0\xreg_ctrl_transp[0:0]
    16/16: $0\xreg_ctrl_S_const[0:0]
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2159'.
Creating decoders for process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
     1/3: $1$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2158
     2/3: $1$memwr$\bram$./audio_mem.sv:39$2151_DATA[15:0]$2157
     3/3: $1$memwr$\bram$./audio_mem.sv:39$2151_ADDR[7:0]$2156
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:61$2930'.
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
     1/3: $0\blend_rgb_o[11:0]
     2/3: $0\alphaB[7:0]
     3/3: $0\alphaA[7:0]
Creating decoders for process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2920'.
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6492'.
Creating decoders for process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
     1/3: $1$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6491
     2/3: $1$memwr$\bram$./colormem.sv:42$6484_DATA[15:0]$6490
     3/3: $1$memwr$\bram$./colormem.sv:42$6484_ADDR[7:0]$6489
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6480'.
Creating decoders for process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
     1/3: $1$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6479
     2/3: $1$memwr$\bram$./colormem.sv:42$6472_DATA[15:0]$6478
     3/3: $1$memwr$\bram$./colormem.sv:42$6472_ADDR[7:0]$6477
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2871'.
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
     1/7: $0\mix_clr[0:0]
     2/7: $0\mix_chan[2:0]
     3/7: $0\vol_r_temp[7:0]
     4/7: $0\vol_l_temp[7:0]
     5/7: $0\value_temp[7:0]
     6/7: $0\output_r[7:0]
     7/7: $0\output_l[7:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
     1/8: $2\audio_mem_wr_data[15:0]
     2/8: $2\audio_mem_wr_addr[7:0]
     3/8: $2\audio_mem_wr_en[0:0]
     4/8: $2\audio_reg_wr_next[0:0]
     5/8: $1\audio_mem_wr_en[0:0]
     6/8: $1\audio_mem_wr_data[15:0]
     7/8: $1\audio_mem_wr_addr[7:0]
     8/8: $1\audio_reg_wr_next[0:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
     1/3: $0\audio_reg_wr[0:0]
     2/3: $0\audio_reg_data[15:0]
     3/3: $0\audio_reg_addr[3:0]
Creating decoders for process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
     1/87: $15$lookahead\chan_buff_ok$2691[3:0]$2828
     2/87: $3$bitselwrite$data$./audio_mixer_slim.sv:299$2685[3:0]$2825
     3/87: $3$bitselwrite$mask$./audio_mixer_slim.sv:299$2684[3:0]$2824
     4/87: $3$bitselwrite$sel$./audio_mixer_slim.sv:299$2686[1:0]$2826
     5/87: $3$lookahead\chan_buff$2690[63:0]$2827
     6/87: $3$bitselwrite$data$./audio_mixer_slim.sv:298$2682[63:0]$2822
     7/87: $3$bitselwrite$mask$./audio_mixer_slim.sv:298$2681[63:0]$2821
     8/87: $3$bitselwrite$sel$./audio_mixer_slim.sv:298$2683[31:0]$2823
     9/87: $14$lookahead\chan_buff_ok$2691[3:0]$2782
    10/87: $2$lookahead\chan_buff$2690[63:0]$2781
    11/87: $2$lookahead\audio_reload_nchan_o$2689[3:0]$2780
    12/87: $6$lookahead\fetch_restart$2688[3:0]$2779
    13/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:299$2686[1:0]$2778
    14/87: $2$bitselwrite$data$./audio_mixer_slim.sv:299$2685[3:0]$2777
    15/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:299$2684[3:0]$2776
    16/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:298$2683[31:0]$2775
    17/87: $2$bitselwrite$data$./audio_mixer_slim.sv:298$2682[63:0]$2774
    18/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:298$2681[63:0]$2773
    19/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:276$2680[1:0]$2772
    20/87: $2$bitselwrite$data$./audio_mixer_slim.sv:276$2679[3:0]$2771
    21/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:276$2678[3:0]$2770
    22/87: $2$bitselwrite$sel$./audio_mixer_slim.sv:259$2677[1:0]$2769
    23/87: $2$bitselwrite$data$./audio_mixer_slim.sv:259$2676[3:0]$2768
    24/87: $2$bitselwrite$mask$./audio_mixer_slim.sv:259$2675[3:0]$2767
    25/87: $13$lookahead\chan_buff_ok$2691[3:3]$2766
    26/87: $0\chan_period[63:0] [62:49]
    27/87: $0\chan_period[63:0] [48]
    28/87: $0\chan_period[63:0] [63]
    29/87: $12$lookahead\chan_buff_ok$2691[3:3]$2762
    30/87: $11$lookahead\chan_buff_ok$2691[3:3]$2759
    31/87: $10$lookahead\chan_buff_ok$2691[2:2]$2756
    32/87: $0\chan_period[63:0] [46:33]
    33/87: $0\chan_period[63:0] [32]
    34/87: $0\chan_period[63:0] [47]
    35/87: $9$lookahead\chan_buff_ok$2691[2:2]$2752
    36/87: $8$lookahead\chan_buff_ok$2691[2:2]$2749
    37/87: $0\chan_val[31:0] [31:24]
    38/87: $0\chan_val[31:0] [23:16]
    39/87: $0\chan_buff_odd[3:0] [2]
    40/87: $0\chan_period[63:0] [30:17]
    41/87: $0\chan_period[63:0] [16]
    42/87: $0\chan_period[63:0] [31]
    43/87: $6$lookahead\chan_buff_ok$2691[1:1]$2742
    44/87: $5$lookahead\chan_buff_ok$2691[1:1]$2739
    45/87: $0\chan_buff_odd[3:0] [3]
    46/87: $0\chan_val[31:0] [15:8]
    47/87: $0\chan_buff_odd[3:0] [1]
    48/87: $0\chan_period[63:0] [14:1]
    49/87: $0\chan_period[63:0] [0]
    50/87: $0\chan_period[63:0] [15]
    51/87: $3$lookahead\chan_buff_ok$2691[0:0]$2732
    52/87: $2$lookahead\chan_buff_ok$2691[0:0]$2729
    53/87: $7$lookahead\chan_buff_ok$2691[1:1]$2746
    54/87: $0\chan_val[31:0] [7:0]
    55/87: $0\chan_buff_odd[3:0] [0]
    56/87: $4$lookahead\fetch_restart$2688[2:2]$2755
    57/87: $3$lookahead\fetch_restart$2688[1:1]$2745
    58/87: $2$lookahead\fetch_restart$2688[0:0]$2735
    59/87: $1$lookahead\chan_buff_ok$2691[3:0]$2726
    60/87: $1$lookahead\chan_buff$2690[63:0]$2725
    61/87: $1$lookahead\fetch_restart$2688[3:0]$2723
    62/87: $0\audio_wr_en[0:0]
    63/87: $1$lookahead\audio_reload_nchan_o$2689[3:0]$2724
    64/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:299$2686[1:0]$2722
    65/87: $1$bitselwrite$data$./audio_mixer_slim.sv:299$2685[3:0]$2721
    66/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:299$2684[3:0]$2720
    67/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:298$2683[31:0]$2719
    68/87: $1$bitselwrite$data$./audio_mixer_slim.sv:298$2682[63:0]$2718
    69/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:298$2681[63:0]$2717
    70/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:276$2680[1:0]$2716
    71/87: $1$bitselwrite$data$./audio_mixer_slim.sv:276$2679[3:0]$2715
    72/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:276$2678[3:0]$2714
    73/87: $1$bitselwrite$sel$./audio_mixer_slim.sv:259$2677[1:0]$2713
    74/87: $1$bitselwrite$data$./audio_mixer_slim.sv:259$2676[3:0]$2712
    75/87: $1$bitselwrite$mask$./audio_mixer_slim.sv:259$2675[3:0]$2711
    76/87: $1\chan_process.$fordecl_block$791.i[31:0]$2710
    77/87: $4$lookahead\chan_buff_ok$2691[0:0]$2736
    78/87: $5$lookahead\fetch_restart$2688[3:3]$2765
    79/87: $0\audio_mem_rd_addr[7:0]
    80/87: $0\audio_wr_data[15:0]
    81/87: $0\audio_wr_addr[7:0]
    82/87: $0\fetch_tile[0:0]
    83/87: $0\fetch_chan[1:0]
    84/87: $0\fetch_st[31:0]
    85/87: $0\audio_dma_addr_o[15:0]
    86/87: $0\audio_dma_tile_req_o[0:0]
    87/87: $0\audio_dma_vram_req_o[0:0]
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
     1/1: $0\reset[0:0]
Creating decoders for process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.

27.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\xrmem_arb.\copp_addr_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1490'.
No latch inferred for signal `\xrmem_arb.\copp_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1490'.
No latch inferred for signal `\xrmem_arb.\tile_addr_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1485'.
No latch inferred for signal `\xrmem_arb.\tile_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1485'.
No latch inferred for signal `\xrmem_arb.\colorA_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
No latch inferred for signal `\xrmem_arb.\colorB_addr' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
No latch inferred for signal `\xrmem_arb.\color_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
No latch inferred for signal `\xrmem_arb.\xreg_wr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
No latch inferred for signal `\xrmem_arb.\xreg_addr_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
No latch inferred for signal `\xrmem_arb.\xreg_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
No latch inferred for signal `\xrmem_arb.\xreg_rd_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
No latch inferred for signal `\xrmem_arb.\xr_data_o' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1463'.
No latch inferred for signal `\xrmem_arb.\color_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
No latch inferred for signal `\xrmem_arb.\tile_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
No latch inferred for signal `\xrmem_arb.\copp_wr_en' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
No latch inferred for signal `\xrmem_arb.\copp_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
No latch inferred for signal `\xrmem_arb.\xr_wr_ack_next' from process `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
No latch inferred for signal `\xosera_main.\unused_uart_tx' from process `\xosera_main.$proc$./xosera_main.sv:171$1439'.
No latch inferred for signal `\vram_arb.\vram_wr' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram_arb.\vram_wr_mask' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram_arb.\vram_addr' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram_arb.\vram_data_in' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram_arb.\regs_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram_arb.\blit_ack_next' from process `\vram_arb.$proc$./vram_arb.sv:0$1420'.
No latch inferred for signal `\vram.\data_out' from process `\vram.$proc$./vram.sv:0$1419'.
No latch inferred for signal `\video_timing.\v_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$1412'.
No latch inferred for signal `\video_timing.\v_state_next' from process `\video_timing.$proc$./video_timing.sv:0$1407'.
No latch inferred for signal `\video_timing.\h_count_match_value' from process `\video_timing.$proc$./video_timing.sv:0$1406'.
No latch inferred for signal `\video_timing.\h_state_next' from process `\video_timing.$proc$./video_timing.sv:0$1402'.
No latch inferred for signal `\video_timing.\h_count_next' from process `\video_timing.$proc$./video_timing.sv:0$1399'.
No latch inferred for signal `\video_timing.\v_count_next' from process `\video_timing.$proc$./video_timing.sv:0$1399'.
No latch inferred for signal `\video_timing.\dv_de_next' from process `\video_timing.$proc$./video_timing.sv:0$1395'.
No latch inferred for signal `\video_timing.\vsync_next' from process `\video_timing.$proc$./video_timing.sv:0$1392'.
No latch inferred for signal `\video_timing.\hsync_next' from process `\video_timing.$proc$./video_timing.sv:0$1389'.
No latch inferred for signal `\video_timing.\end_of_visible_next' from process `\video_timing.$proc$./video_timing.sv:0$1385'.
No latch inferred for signal `\video_timing.\end_of_frame_next' from process `\video_timing.$proc$./video_timing.sv:0$1381'.
No latch inferred for signal `\video_timing.\end_of_line_next' from process `\video_timing.$proc$./video_timing.sv:0$1377'.
No latch inferred for signal `\video_playfield.\pf_fetch_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_tile_addr' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\vram_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\tilemem_sel_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\fetch_addr_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_initial_buf_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_words_ready_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_attr_word_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_data_word0_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_data_word1_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_data_word2_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\pf_data_word3_next' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.$result' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.tile_char' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.tile_y' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.tilebank' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.bpp' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.tile_8x16' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\calc_tile_addr$func$./video_playfield.sv:171$1274.vrev' from process `\video_playfield.$proc$./video_playfield.sv:0$1281'.
No latch inferred for signal `\video_playfield.\scanout_end' from process `\video_playfield.$proc$./video_playfield.sv:0$1278'.
No latch inferred for signal `\video_playfield.\scanout_start' from process `\video_playfield.$proc$./video_playfield.sv:0$1275'.
No latch inferred for signal `\video_gen.\mem_fetch_next' from process `\video_gen.$proc$./video_gen.sv:0$1258'.
No latch inferred for signal `\video_gen.\mem_fetch_h_end' from process `\video_gen.$proc$./video_gen.sv:0$1256'.
No latch inferred for signal `\video_gen.\mem_fetch_h_start' from process `\video_gen.$proc$./video_gen.sv:0$1254'.
No latch inferred for signal `\video_gen.\rd_pf_regs' from process `\video_gen.$proc$./video_gen.sv:0$1238'.
No latch inferred for signal `\video_gen.\rd_vid_regs' from process `\video_gen.$proc$./video_gen.sv:0$1237'.
No latch inferred for signal `\video_gen.\vram_sel_o' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\video_gen.\vram_addr_o' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\video_gen.\tilemem_sel_o' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\video_gen.\tilemem_addr_o' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\video_gen.\pb_stall' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\video_gen.\audio_dma_cycle' from process `\video_gen.$proc$./video_gen.sv:0$1211'.
No latch inferred for signal `\reg_interface.\pixel_xm' from process `\reg_interface.$proc$./reg_interface.sv:0$2919'.
No latch inferred for signal `\reg_interface.\rd_temp_word' from process `\reg_interface.$proc$./reg_interface.sv:0$2892'.
No latch inferred for signal `\reg_interface.\bus_data_o' from process `\reg_interface.$proc$./reg_interface.sv:0$2889'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.\x' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$fordecl_block$1098.i' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2932_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2932_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2933_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2934_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2934_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2935_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2936_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2936_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2937_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2938_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2938_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2939_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2940_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2940_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2941_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2942_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2942_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2943_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2944_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2944_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2945_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2946_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2946_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2947_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2948_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2948_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2949_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2950_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2950_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2951_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2952_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2952_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2953_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2954_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2954_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2955_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2956_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2956_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2957_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2958_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2958_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2959_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2960_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2960_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2961_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2962_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2962_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2963_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2964_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2964_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2965_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2966_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2966_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2967_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2968_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2968_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2969_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2970_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2970_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2971_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2972_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2972_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2973_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2974_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2974_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2975_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2976_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2976_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2977_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2978_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2978_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2979_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2980_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2980_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2981_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2982_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2982_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2983_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2984_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2984_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2985_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2986_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2986_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2987_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2988_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2988_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2989_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2990_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2990_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2991_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2992_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2992_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2993_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2994_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2994_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2995_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2996_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2996_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2997_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2998_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$2998_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$2999_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3000_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3000_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3001_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3002_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3002_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3003_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3004_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3004_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3005_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3006_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3006_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3007_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3008_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3008_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3009_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3010_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3010_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3011_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3012_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3012_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3013_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3014_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3014_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3015_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3016_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3016_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3017_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3018_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3018_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3019_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3020_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3020_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3021_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3022_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3022_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3023_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3024_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3024_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3025_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3026_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3026_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3027_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3028_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3028_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3029_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3030_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3030_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3031_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3032_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3032_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3033_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3034_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3034_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3035_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3036_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3036_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3037_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3038_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3038_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3039_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3040_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3040_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3041_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3042_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3042_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3043_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3044_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3044_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3045_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3046_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3046_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3047_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3048_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3048_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3049_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3050_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3050_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3051_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3052_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3052_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3053_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3054_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3054_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3055_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3056_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3056_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3057_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3058_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3058_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3059_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3060_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3060_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3061_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3062_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3062_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3063_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3064_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3064_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3065_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3066_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3066_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3067_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3068_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3068_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3069_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3070_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3070_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3071_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3072_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3072_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3073_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3074_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3074_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3075_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3076_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3076_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3077_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3078_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3078_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3079_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3080_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3080_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3081_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3082_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3082_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3083_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3084_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3084_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3085_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3086_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3086_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3087_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3088_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3088_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3089_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3090_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3090_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3091_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3092_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3092_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3093_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3094_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3094_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3095_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3096_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3096_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3097_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3098_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3098_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3099_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3100_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3100_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3101_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3102_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3102_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3103_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3104_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3104_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3105_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3106_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3106_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3107_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3108_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3108_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3109_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3110_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3110_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3111_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3112_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3112_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3113_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3114_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3114_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3115_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3116_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3116_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3117_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3118_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3118_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3119_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3120_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3120_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3121_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3122_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3122_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3123_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3124_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3124_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3125_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3126_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3126_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3127_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3128_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3128_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3129_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3130_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3130_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3131_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3132_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3132_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3133_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3134_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3134_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3135_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3136_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3136_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3137_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3138_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3138_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3139_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3140_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3140_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3141_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3142_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3142_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3143_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3144_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3144_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3145_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3146_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3146_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3147_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3148_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3148_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3149_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3150_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3150_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3151_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3152_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3152_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3153_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3154_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3154_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3155_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3156_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3156_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3157_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3158_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3158_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3159_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3160_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3160_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3161_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3162_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3162_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3163_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3164_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3164_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3165_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3166_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3166_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3167_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3168_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3168_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3169_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3170_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3170_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3171_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3172_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3172_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3173_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3174_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3174_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3175_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3176_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3176_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3177_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3178_DATA' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:57$3178_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:59$3179_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:64$3180_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:65$3181_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:66$3182_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:67$3183_EN' from process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
No latch inferred for signal `\blitter_slim.\blit_setup' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_vram_sel_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_wr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_addr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_src_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_dst_D_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\val_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\last_S_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_lines_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_count_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_f_mask_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_done_intr_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\blit_state_next' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.$result' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.shift_amount' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.data_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `\blitter_slim.\shifter$func$./blitter_slim.sv:353$991.prev_word' from process `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1895_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1896_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1897_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1898_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1899_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1900_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1901_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1902_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1903_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1904_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1905_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1906_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1907_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1908_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1909_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1910_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1911_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1912_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$fordecl_block$9.i' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1913_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1914_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1915_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1916_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1917_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1918_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1919_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1920_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1921_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1922_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1923_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1924_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1925_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1926_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1927_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1928_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1929_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1930_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1931_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1932_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1933_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1934_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1935_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1936_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1937_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1938_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1939_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1940_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1941_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1942_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1943_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1944_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1945_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1946_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1947_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1948_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1949_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1950_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1951_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1952_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1953_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1954_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1955_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1956_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1957_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1958_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1959_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1960_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1961_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1962_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1963_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1964_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1965_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1966_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1967_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1968_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1969_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1970_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1971_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1972_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1973_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1974_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1975_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1976_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1977_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1978_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1979_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1980_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1981_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1982_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1983_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1984_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1985_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1986_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1987_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1988_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1989_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1990_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1991_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1992_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1993_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1994_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1995_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1996_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1997_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1998_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$1999_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2000_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2001_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2002_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2003_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2004_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2005_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2006_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2007_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2008_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2009_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2010_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2011_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2012_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2013_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2014_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2015_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2016_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2017_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2018_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2019_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2020_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2021_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2022_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2023_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2024_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2025_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2026_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2027_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2028_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2029_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2030_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2031_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2032_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2033_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2034_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2035_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2036_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2037_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2038_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2039_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2040_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2041_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2042_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2043_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2044_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2045_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2046_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2047_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2048_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2049_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2050_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2051_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2052_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2053_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2054_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2055_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2056_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2057_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2058_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2059_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2060_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2061_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2062_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2063_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2064_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2065_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2066_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2067_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2068_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2069_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2070_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2071_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2072_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2073_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2074_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2075_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2076_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2077_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2078_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2079_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2080_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2081_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2082_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2083_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2084_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2085_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2086_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2087_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2088_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2089_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2090_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2091_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2092_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2093_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2094_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2095_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2096_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2097_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2098_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2099_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2100_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2101_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2102_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2103_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2104_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2105_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2106_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2107_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2108_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2109_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2110_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2111_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2112_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2113_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2114_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2115_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2116_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2117_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2118_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2119_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2120_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2121_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2122_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2123_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2124_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2125_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2126_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2127_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2128_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2129_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2130_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2131_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2132_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2133_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2134_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2135_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2136_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2137_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2138_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2139_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2140_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2141_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2142_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2143_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2144_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2145_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2146_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2147_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2148_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2149_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:32$2150_EN' from process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
No latch inferred for signal `\video_blend_4bit.\unused_signals' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:61$2930'.
No latch inferred for signal `\video_blend_4bit.\result_r' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2920'.
No latch inferred for signal `\video_blend_4bit.\result_g' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2920'.
No latch inferred for signal `\video_blend_4bit.\result_b' from process `\video_blend_4bit.$proc$./video_blend_4bit.sv:0$2920'.
No latch inferred for signal `\audio_mixer_slim.\unused_bits' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2871'.
No latch inferred for signal `\audio_mixer_slim.\audio_reg_wr_next' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_en' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_addr' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
No latch inferred for signal `\audio_mixer_slim.\audio_mem_wr_data' from process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.

27.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6466'.
  created $dff cell `$procdff$12738' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6458_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
  created $dff cell `$procdff$12739' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6458_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
  created $dff cell `$procdff$12740' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$memwr$\bram$./tilemem.sv:74$6458_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
  created $dff cell `$procdff$12741' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\pulse_o' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1893'.
  created $dff cell `$procdff$12742' with positive edge clock.
Creating register for signal `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.\accumulator' using process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1893'.
  created $dff cell `$procdff$12743' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753'.
  created $adff cell `$procdff$12744' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1748'.
  created $dff cell `$procdff$12745' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744'.
  created $adff cell `$procdff$12746' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1739'.
  created $dff cell `$procdff$12747' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1736'.
  created $adff cell `$procdff$12748' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1733'.
  created $dff cell `$procdff$12749' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1730'.
  created $adff cell `$procdff$12750' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1727'.
  created $dff cell `$procdff$12751' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1725'.
  created $dff cell `$procdff$12752' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1723'.
  created $dff cell `$procdff$12753' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719'.
  created $adff cell `$procdff$12754' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1714'.
  created $dff cell `$procdff$12755' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710'.
  created $adff cell `$procdff$12756' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1705'.
  created $dff cell `$procdff$12757' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1702'.
  created $adff cell `$procdff$12758' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1699'.
  created $dff cell `$procdff$12759' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1696'.
  created $adff cell `$procdff$12760' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1693'.
  created $dff cell `$procdff$12761' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1691'.
  created $dff cell `$procdff$12762' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1689'.
  created $dff cell `$procdff$12763' with positive edge clock.
Creating register for signal `\xrmem_arb.\xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
  created $dff cell `$procdff$12764' with positive edge clock.
Creating register for signal `\xrmem_arb.\copp_xr_ack_o' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
  created $dff cell `$procdff$12765' with positive edge clock.
Creating register for signal `\xrmem_arb.\tile_addr' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
  created $dff cell `$procdff$12766' with positive edge clock.
Creating register for signal `\xrmem_arb.\copp_addr' using process `\xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
  created $dff cell `$procdff$12767' with positive edge clock.
Creating register for signal `\xosera_main.\bus_intr_o' using process `\xosera_main.$proc$./xosera_main.sv:478$1431'.
  created $dff cell `$procdff$12768' with positive edge clock.
Creating register for signal `\xosera_main.\intr_status' using process `\xosera_main.$proc$./xosera_main.sv:478$1431'.
  created $dff cell `$procdff$12769' with positive edge clock.
Creating register for signal `\vram_arb.\regs_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$1425'.
  created $dff cell `$procdff$12770' with positive edge clock.
Creating register for signal `\vram_arb.\blit_ack_o' using process `\vram_arb.$proc$./vram_arb.sv:88$1425'.
  created $dff cell `$procdff$12771' with positive edge clock.
Creating register for signal `\vram.\read_bank' using process `\vram.$proc$./vram.sv:86$1418'.
  created $dff cell `$procdff$12772' with positive edge clock.
Creating register for signal `\video_timing.\dv_de' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12773' with positive edge clock.
Creating register for signal `\video_timing.\end_of_line' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12774' with positive edge clock.
Creating register for signal `\video_timing.\end_of_frame' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12775' with positive edge clock.
Creating register for signal `\video_timing.\end_of_visible' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12776' with positive edge clock.
Creating register for signal `\video_timing.\h_count' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12777' with positive edge clock.
Creating register for signal `\video_timing.\v_count' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12778' with positive edge clock.
Creating register for signal `\video_timing.\hsync' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12779' with positive edge clock.
Creating register for signal `\video_timing.\vsync' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12780' with positive edge clock.
Creating register for signal `\video_timing.\h_state' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12781' with positive edge clock.
Creating register for signal `\video_timing.\v_state' using process `\video_timing.$proc$./video_timing.sv:165$1413'.
  created $dff cell `$procdff$12782' with positive edge clock.
Creating register for signal `\video_playfield.\vram_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12783' with positive edge clock.
Creating register for signal `\video_playfield.\vram_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12784' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_sel_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12785' with positive edge clock.
Creating register for signal `\video_playfield.\tilemem_addr_o' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12786' with positive edge clock.
Creating register for signal `\video_playfield.\scanout' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12787' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_start_hcount' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12788' with positive edge clock.
Creating register for signal `\video_playfield.\scanout_end_hcount' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12789' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12790' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12791' with positive edge clock.
Creating register for signal `\video_playfield.\pf_h_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12792' with positive edge clock.
Creating register for signal `\video_playfield.\pf_v_frac_count' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12793' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_x' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12794' with positive edge clock.
Creating register for signal `\video_playfield.\pf_tile_y' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12795' with positive edge clock.
Creating register for signal `\video_playfield.\pf_line_start' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12796' with positive edge clock.
Creating register for signal `\video_playfield.\pf_fetch' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12797' with positive edge clock.
Creating register for signal `\video_playfield.\pf_addr' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12798' with positive edge clock.
Creating register for signal `\video_playfield.\fetch_addr' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12799' with positive edge clock.
Creating register for signal `\video_playfield.\pf_initial_buf' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12800' with positive edge clock.
Creating register for signal `\video_playfield.\pf_words_ready' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12801' with positive edge clock.
Creating register for signal `\video_playfield.\pf_attr_word' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12802' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word0' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12803' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word1' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12804' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word2' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12805' with positive edge clock.
Creating register for signal `\video_playfield.\pf_data_word3' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12806' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_full' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12807' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf_hrev' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12808' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels_buf' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12809' with positive edge clock.
Creating register for signal `\video_playfield.\pf_pixels' using process `\video_playfield.$proc$./video_playfield.sv:326$1332'.
  created $dff cell `$procdff$12810' with positive edge clock.
Creating register for signal `\video_gen.\audio_reg_wr' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12811' with positive edge clock.
Creating register for signal `\video_gen.\audio_intr_o' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12812' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_l_nchan' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12813' with positive edge clock.
Creating register for signal `\video_gen.\audio_vol_r_nchan' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12814' with positive edge clock.
Creating register for signal `\video_gen.\audio_period_nchan' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12815' with positive edge clock.
Creating register for signal `\video_gen.\audio_restart_nchan' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12816' with positive edge clock.
Creating register for signal `\video_gen.$fordecl_block$1207.i' using process `\video_gen.$proc$./video_gen.sv:799$1270'.
  created $dff cell `$procdff$12817' with positive edge clock.
Creating register for signal `\video_gen.\colorA_index_o' using process `\video_gen.$proc$./video_gen.sv:749$1263'.
  created $dff cell `$procdff$12818' with positive edge clock.
Creating register for signal `\video_gen.\colorB_index_o' using process `\video_gen.$proc$./video_gen.sv:749$1263'.
  created $dff cell `$procdff$12819' with positive edge clock.
Creating register for signal `\video_gen.\mem_fetch' using process `\video_gen.$proc$./video_gen.sv:749$1263'.
  created $dff cell `$procdff$12820' with positive edge clock.
Creating register for signal `\video_gen.\pointer_word' using process `\video_gen.$proc$./video_gen.sv:708$1247'.
  created $dff cell `$procdff$12821' with positive edge clock.
Creating register for signal `\video_gen.\pointer_h_cnt' using process `\video_gen.$proc$./video_gen.sv:708$1247'.
  created $dff cell `$procdff$12822' with positive edge clock.
Creating register for signal `\video_gen.\pointer_v_cnt' using process `\video_gen.$proc$./video_gen.sv:708$1247'.
  created $dff cell `$procdff$12823' with positive edge clock.
Creating register for signal `\video_gen.\vgen_reg_data_o' using process `\video_gen.$proc$./video_gen.sv:633$1235'.
  created $dff cell `$procdff$12824' with positive edge clock.
Creating register for signal `\video_gen.\video_intr_o' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12825' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_wr_o' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12826' with positive edge clock.
Creating register for signal `\video_gen.\copp_reg_enable_o' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12827' with positive edge clock.
Creating register for signal `\video_gen.\border_color' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12828' with positive edge clock.
Creating register for signal `\video_gen.\vid_colorswap' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12829' with positive edge clock.
Creating register for signal `\video_gen.\vid_left' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12830' with positive edge clock.
Creating register for signal `\video_gen.\vid_right' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12831' with positive edge clock.
Creating register for signal `\video_gen.\line_set_addr' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12832' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_h' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12833' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_v' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12834' with positive edge clock.
Creating register for signal `\video_gen.\vid_pointer_col' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12835' with positive edge clock.
Creating register for signal `\video_gen.\pa_blank' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12836' with positive edge clock.
Creating register for signal `\video_gen.\pa_start_addr' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12837' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_len' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12838' with positive edge clock.
Creating register for signal `\video_gen.\pa_colorbase' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12839' with positive edge clock.
Creating register for signal `\video_gen.\pa_bpp' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12840' with positive edge clock.
Creating register for signal `\video_gen.\pa_bitmap' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12841' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_bank' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12842' with positive edge clock.
Creating register for signal `\video_gen.\pa_disp_in_tile' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12843' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_in_vram' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12844' with positive edge clock.
Creating register for signal `\video_gen.\pa_tile_height' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12845' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12846' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12847' with positive edge clock.
Creating register for signal `\video_gen.\pa_h_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12848' with positive edge clock.
Creating register for signal `\video_gen.\pa_v_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12849' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_hscroll' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12850' with positive edge clock.
Creating register for signal `\video_gen.\pa_fine_vscroll' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12851' with positive edge clock.
Creating register for signal `\video_gen.\pa_line_start_set' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12852' with positive edge clock.
Creating register for signal `\video_gen.\pa_gfx_ctrl_set' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12853' with positive edge clock.
Creating register for signal `\video_gen.\pb_blank' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12854' with positive edge clock.
Creating register for signal `\video_gen.\pb_start_addr' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12855' with positive edge clock.
Creating register for signal `\video_gen.\pb_line_len' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12856' with positive edge clock.
Creating register for signal `\video_gen.\pb_colorbase' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12857' with positive edge clock.
Creating register for signal `\video_gen.\pb_bpp' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12858' with positive edge clock.
Creating register for signal `\video_gen.\pb_bitmap' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12859' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_bank' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12860' with positive edge clock.
Creating register for signal `\video_gen.\pb_disp_in_tile' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12861' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_in_vram' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12862' with positive edge clock.
Creating register for signal `\video_gen.\pb_tile_height' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12863' with positive edge clock.
Creating register for signal `\video_gen.\pb_h_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12864' with positive edge clock.
Creating register for signal `\video_gen.\pb_v_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12865' with positive edge clock.
Creating register for signal `\video_gen.\pb_h_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12866' with positive edge clock.
Creating register for signal `\video_gen.\pb_v_frac_repeat' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12867' with positive edge clock.
Creating register for signal `\video_gen.\pb_fine_hscroll' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12868' with positive edge clock.
Creating register for signal `\video_gen.\pb_fine_vscroll' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12869' with positive edge clock.
Creating register for signal `\video_gen.\pb_line_start_set' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12870' with positive edge clock.
Creating register for signal `\video_gen.\pb_gfx_ctrl_set' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12871' with positive edge clock.
Creating register for signal `\video_gen.\audio_enable' using process `\video_gen.$proc$./video_gen.sv:412$1234'.
  created $dff cell `$procdff$12872' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12873' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd_save' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12874' with positive edge clock.
Creating register for signal `\video_gen.\pb_vram_rd_data' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12875' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12876' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd_save' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12877' with positive edge clock.
Creating register for signal `\video_gen.\pb_tilemem_rd_data' using process `\video_gen.$proc$./video_gen.sv:346$1223'.
  created $dff cell `$procdff$12878' with positive edge clock.
Creating register for signal `\video_gen.\audio_dma_ack' using process `\video_gen.$proc$./video_gen.sv:289$1219'.
  created $dff cell `$procdff$12879' with positive edge clock.
Creating register for signal `\reg_interface.\reconfig_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12880' with positive edge clock.
Creating register for signal `\reg_interface.\regs_vram_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12881' with positive edge clock.
Creating register for signal `\reg_interface.\regs_xr_sel_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12882' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wr_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12883' with positive edge clock.
Creating register for signal `\reg_interface.\regs_wrmask_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12884' with positive edge clock.
Creating register for signal `\reg_interface.\regs_addr_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12885' with positive edge clock.
Creating register for signal `\reg_interface.\regs_data_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12886' with positive edge clock.
Creating register for signal `\reg_interface.\intr_clear_o' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12887' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12888' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_xaddr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12889' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12890' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_incr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12891' with positive edge clock.
Creating register for signal `\reg_interface.\reg_rd_addr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12892' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12893' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_incr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12894' with positive edge clock.
Creating register for signal `\reg_interface.\reg_wr_addr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12895' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_interval' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12896' with positive edge clock.
Creating register for signal `\reg_interface.\uart_wr' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12897' with positive edge clock.
Creating register for signal `\reg_interface.\uart_din' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12898' with positive edge clock.
Creating register for signal `\reg_interface.\xr_rd' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12899' with positive edge clock.
Creating register for signal `\reg_interface.\vram_rd' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12900' with positive edge clock.
Creating register for signal `\reg_interface.\rd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12901' with positive edge clock.
Creating register for signal `\reg_interface.\wr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12902' with positive edge clock.
Creating register for signal `\reg_interface.\xrd_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12903' with positive edge clock.
Creating register for signal `\reg_interface.\xwr_incr_flag' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12904' with positive edge clock.
Creating register for signal `\reg_interface.\timer_latch_val' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12905' with positive edge clock.
Creating register for signal `\reg_interface.\reg_xdata_even' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12906' with positive edge clock.
Creating register for signal `\reg_interface.\reg_data_even' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12907' with positive edge clock.
Creating register for signal `\reg_interface.\intr_mask' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12908' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_strobe' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12909' with positive edge clock.
Creating register for signal `\reg_interface.\reg_pixel_x' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12910' with positive edge clock.
Creating register for signal `\reg_interface.\reg_pixel_y' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12911' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_base' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12912' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_width' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12913' with positive edge clock.
Creating register for signal `\reg_interface.\pixel_bpp' using process `\reg_interface.$proc$./reg_interface.sv:293$2893'.
  created $dff cell `$procdff$12914' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer' using process `\reg_interface.$proc$./reg_interface.sv:198$2885'.
  created $dff cell `$procdff$12915' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_countdown' using process `\reg_interface.$proc$./reg_interface.sv:198$2885'.
  created $dff cell `$procdff$12916' with positive edge clock.
Creating register for signal `\reg_interface.\reg_timer_frac' using process `\reg_interface.$proc$./reg_interface.sv:198$2885'.
  created $dff cell `$procdff$12917' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.\tx_sr' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
  created $dff cell `$procdff$12918' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.\tx_bcnt' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
  created $dff cell `$procdff$12919' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.\tx_rcnt' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
  created $dff cell `$procdff$12920' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.\tx_busy_o' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
  created $dff cell `$procdff$12921' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.\rd_data_o' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6454'.
  created $dff cell `$procdff$12922' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6446_ADDR' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
  created $dff cell `$procdff$12923' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6446_DATA' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
  created $dff cell `$procdff$12924' with positive edge clock.
Creating register for signal `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$memwr$\bram$./tilemem.sv:74$6446_EN' using process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
  created $dff cell `$procdff$12925' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.\txf' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:88$2875'.
  created $dff cell `$procdff$12926' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.\prev_tx_busy' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:88$2875'.
  created $dff cell `$procdff$12927' with positive edge clock.
Creating register for signal `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.\txf_o' using process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:68$2874'.
  created $dff cell `$procdff$12928' with positive edge clock.
Creating register for signal `\pointermem.\rd_data_o' using process `\pointermem.$proc$./pointermem.sv:43$1120'.
  created $dff cell `$procdff$12929' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_ADDR' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12930' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_DATA' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12931' with positive edge clock.
Creating register for signal `\pointermem.$memwr$\bram$./pointermem.sv:39$1112_EN' using process `\pointermem.$proc$./pointermem.sv:37$1113'.
  created $dff cell `$procdff$12932' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.\rd_data_o' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:78$6442'.
  created $dff cell `$procdff$12933' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:74$6434_ADDR' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
  created $dff cell `$procdff$12934' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:74$6434_DATA' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
  created $dff cell `$procdff$12935' with positive edge clock.
Creating register for signal `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$memwr$\bram$./coppermem.sv:74$6434_EN' using process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
  created $dff cell `$procdff$12936' with positive edge clock.
Creating register for signal `\slim_copper.\cop_PC' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12937' with positive edge clock.
Creating register for signal `\slim_copper.\cop_IR' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12938' with positive edge clock.
Creating register for signal `\slim_copper.\wait_hv_flag' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12939' with positive edge clock.
Creating register for signal `\slim_copper.\wait_for_v' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12940' with positive edge clock.
Creating register for signal `\slim_copper.\ram_rd_en' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12941' with positive edge clock.
Creating register for signal `\slim_copper.\rd_reg_save' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12942' with positive edge clock.
Creating register for signal `\slim_copper.\ram_rd_addr' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12943' with positive edge clock.
Creating register for signal `\slim_copper.\reg_wr_en' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12944' with positive edge clock.
Creating register for signal `\slim_copper.\xr_wr_en' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12945' with positive edge clock.
Creating register for signal `\slim_copper.\write_addr' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12946' with positive edge clock.
Creating register for signal `\slim_copper.\write_data' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12947' with positive edge clock.
Creating register for signal `\slim_copper.\cop_ex_state' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12948' with positive edge clock.
Creating register for signal `\slim_copper.\rd_pipeline' using process `\slim_copper.$proc$./copper_slim.sv:239$1084'.
  created $dff cell `$procdff$12949' with positive edge clock.
Creating register for signal `\slim_copper.\cop_RA' using process `\slim_copper.$proc$./copper_slim.sv:223$1082'.
  created $dff cell `$procdff$12950' with positive edge clock.
Creating register for signal `\slim_copper.\cop_en' using process `\slim_copper.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12951' with positive edge clock.
Creating register for signal `\slim_copper.\cop_reset' using process `\slim_copper.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12952' with positive edge clock.
Creating register for signal `\slim_copper.\cop_run' using process `\slim_copper.$proc$./copper_slim.sv:198$1077'.
  created $dff cell `$procdff$12953' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.\rd_data_o' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:78$3192'.
  created $dff cell `$procdff$12954' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:74$3184_ADDR' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
  created $dff cell `$procdff$12955' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:74$3184_DATA' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
  created $dff cell `$procdff$12956' with positive edge clock.
Creating register for signal `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$memwr$\bram$./coppermem.sv:74$3184_EN' using process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
  created $dff cell `$procdff$12957' with positive edge clock.
Creating register for signal `\bus_interface.\write_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12958' with positive edge clock.
Creating register for signal `\bus_interface.\read_strobe_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12959' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12960' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12961' with positive edge clock.
Creating register for signal `\bus_interface.\bytedata_o' using process `\bus_interface.$proc$./bus_interface.sv:81$1058'.
  created $dff cell `$procdff$12962' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12963' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_ff1' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12964' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12965' with positive edge clock.
Creating register for signal `\bus_interface.\cs_n_last' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12966' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12967' with positive edge clock.
Creating register for signal `\bus_interface.\rd_nwr' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12968' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12969' with positive edge clock.
Creating register for signal `\bus_interface.\bytesel' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12970' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12971' with positive edge clock.
Creating register for signal `\bus_interface.\reg_num' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12972' with positive edge clock.
Creating register for signal `\bus_interface.\data_ff0' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12973' with positive edge clock.
Creating register for signal `\bus_interface.\data' using process `\bus_interface.$proc$./bus_interface.sv:47$1057'.
  created $dff cell `$procdff$12974' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12975' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12976' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12977' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12978' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12979' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12980' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12981' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12982' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12983' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12984' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12985' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12986' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12987' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12988' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_words' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12989' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_count' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12990' with positive edge clock.
Creating register for signal `\blitter_slim.\val_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12991' with positive edge clock.
Creating register for signal `\blitter_slim.\last_S' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12992' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12993' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_done_intr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12994' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_vram_sel' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12995' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_wr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12996' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_addr' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12997' with positive edge clock.
Creating register for signal `\blitter_slim.\blit_state' using process `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
  created $dff cell `$procdff$12998' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_S_const' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$12999' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13000' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_8b' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13001' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_ctrl_transp_T' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13002' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_amount' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13003' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_f_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13004' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_shift_l_mask' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13005' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13006' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_src_S' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13007' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CA' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13008' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_val_CX' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13009' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_mod_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13010' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_dst_D' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13011' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_lines' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13012' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_words' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13013' with positive edge clock.
Creating register for signal `\blitter_slim.\xreg_blit_queued' using process `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
  created $dff cell `$procdff$13014' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.\rd_data_o' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2159'.
  created $dff cell `$procdff$13015' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2151_ADDR' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
  created $dff cell `$procdff$13016' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2151_DATA' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
  created $dff cell `$procdff$13017' with positive edge clock.
Creating register for signal `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$memwr$\bram$./audio_mem.sv:39$2151_EN' using process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
  created $dff cell `$procdff$13018' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13019' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13020' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13021' with positive edge clock.
Creating register for signal `\video_blend_4bit.\blend_rgb_o' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13022' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13023' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13024' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_1' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13025' with positive edge clock.
Creating register for signal `\video_blend_4bit.\dv_de_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13026' with positive edge clock.
Creating register for signal `\video_blend_4bit.\hsync_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13027' with positive edge clock.
Creating register for signal `\video_blend_4bit.\vsync_2' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13028' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_r' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13029' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_g' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13030' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorA_b' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13031' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_r' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13032' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_g' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13033' with positive edge clock.
Creating register for signal `\video_blend_4bit.\colorB_b' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13034' with positive edge clock.
Creating register for signal `\video_blend_4bit.\alphaA' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13035' with positive edge clock.
Creating register for signal `\video_blend_4bit.\alphaB' using process `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
  created $dff cell `$procdff$13036' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.\rd_data_o' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6492'.
  created $dff cell `$procdff$13037' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6484_ADDR' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
  created $dff cell `$procdff$13038' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6484_DATA' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
  created $dff cell `$procdff$13039' with positive edge clock.
Creating register for signal `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$memwr$\bram$./colormem.sv:42$6484_EN' using process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
  created $dff cell `$procdff$13040' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.\rd_data_o' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6480'.
  created $dff cell `$procdff$13041' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6472_ADDR' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
  created $dff cell `$procdff$13042' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6472_DATA' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
  created $dff cell `$procdff$13043' with positive edge clock.
Creating register for signal `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$memwr$\bram$./colormem.sv:42$6472_EN' using process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
  created $dff cell `$procdff$13044' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\output_l' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13045' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\output_r' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13046' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\mix_chan' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13047' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\mix_clr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13048' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\value_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13049' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\vol_l_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13050' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\vol_r_temp' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
  created $dff cell `$procdff$13051' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_wr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
  created $dff cell `$procdff$13052' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
  created $dff cell `$procdff$13053' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reg_data' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
  created $dff cell `$procdff$13054' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_reload_nchan_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13055' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_vram_req_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13056' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_tile_req_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13057' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_dma_addr_o' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13058' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_st' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13059' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_chan' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13060' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_restart' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13061' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\fetch_tile' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13062' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_en' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13063' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13064' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_wr_data' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13065' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\audio_mem_rd_addr' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13066' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13067' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff_odd' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13068' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_buff_ok' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13069' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_val' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13070' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_period' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13071' with positive edge clock.
Creating register for signal `\audio_mixer_slim.\chan_process.$fordecl_block$791.i' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13072' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:259$2675' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13073' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:259$2676' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13074' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:259$2677' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13075' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:276$2678' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13076' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:276$2679' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13077' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:276$2680' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13078' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:298$2681' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13079' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:298$2682' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13080' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:298$2683' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13081' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$mask$./audio_mixer_slim.sv:299$2684' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13082' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$data$./audio_mixer_slim.sv:299$2685' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13083' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$bitselwrite$sel$./audio_mixer_slim.sv:299$2686' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13084' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\fetch_restart$2688' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13085' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\audio_reload_nchan_o$2689' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13086' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\chan_buff$2690' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13087' with positive edge clock.
Creating register for signal `\audio_mixer_slim.$lookahead\chan_buff_ok$2691' using process `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
  created $dff cell `$procdff$13088' with positive edge clock.
Creating register for signal `\xosera_upd.\reset' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
  created $dff cell `$procdff$13089' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_intr_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$13090' with positive edge clock.
Creating register for signal `\xosera_upd.\reconfig_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$13091' with positive edge clock.
Creating register for signal `\xosera_upd.\boot_select_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$13092' with positive edge clock.
Creating register for signal `\xosera_upd.\bus_data_out_r' using process `\xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
  created $dff cell `$procdff$13093' with positive edge clock.

27.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:78$6466'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.$proc$./tilemem.sv:72$6459'.
Found and cleaned up 1 empty switch in `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1893'.
Removing empty process `$paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.$proc$./audio_dac.sv:31$1893'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1756'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753'.
Removing empty process `SB_DFFNES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1414$1753'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1752'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1748'.
Removing empty process `SB_DFFNESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1353$1748'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1747'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744'.
Removing empty process `SB_DFFNER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1273$1744'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1743'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1739'.
Removing empty process `SB_DFFNESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1212$1739'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1738'.
Removing empty process `SB_DFFNS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1138$1736'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1735'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1733'.
Removing empty process `SB_DFFNSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1088$1733'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1732'.
Removing empty process `SB_DFFNR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:1017$1730'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1729'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1727'.
Removing empty process `SB_DFFNSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:967$1727'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1726'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1725'.
Removing empty process `SB_DFFNE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:922$1725'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1724'.
Removing empty process `SB_DFFN.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:882$1723'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1722'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719'.
Removing empty process `SB_DFFES.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:803$1719'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1718'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1714'.
Removing empty process `SB_DFFESS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:742$1714'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1713'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710'.
Removing empty process `SB_DFFER.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:662$1710'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1709'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1705'.
Removing empty process `SB_DFFESR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:601$1705'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1704'.
Removing empty process `SB_DFFS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:527$1702'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1701'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1699'.
Removing empty process `SB_DFFSS.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:477$1699'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1698'.
Removing empty process `SB_DFFR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:406$1696'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1695'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1693'.
Removing empty process `SB_DFFSR.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:356$1693'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1692'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1691'.
Removing empty process `SB_DFFE.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:311$1691'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:0$1690'.
Removing empty process `SB_DFF.$proc$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:271$1689'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:288$1495'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1490'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1490'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1485'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1485'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1480'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1470'.
Found and cleaned up 3 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1463'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1463'.
Found and cleaned up 2 empty switches in `\xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
Removing empty process `xrmem_arb.$proc$./xrmem_arb.sv:0$1455'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:171$1439'.
Found and cleaned up 2 empty switches in `\xosera_main.$proc$./xosera_main.sv:478$1431'.
Removing empty process `xosera_main.$proc$./xosera_main.sv:478$1431'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:88$1425'.
Found and cleaned up 3 empty switches in `\vram_arb.$proc$./vram_arb.sv:0$1420'.
Removing empty process `vram_arb.$proc$./vram_arb.sv:0$1420'.
Found and cleaned up 1 empty switch in `\vram.$proc$./vram.sv:0$1419'.
Removing empty process `vram.$proc$./vram.sv:0$1419'.
Removing empty process `vram.$proc$./vram.sv:86$1418'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:165$1413'.
Removing empty process `video_timing.$proc$./video_timing.sv:165$1413'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$1412'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1412'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1407'.
Found and cleaned up 1 empty switch in `\video_timing.$proc$./video_timing.sv:0$1406'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1406'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1402'.
Found and cleaned up 2 empty switches in `\video_timing.$proc$./video_timing.sv:0$1399'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1399'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1395'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1392'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1389'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1385'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1381'.
Removing empty process `video_timing.$proc$./video_timing.sv:0$1377'.
Found and cleaned up 20 empty switches in `\video_playfield.$proc$./video_playfield.sv:326$1332'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:326$1332'.
Found and cleaned up 16 empty switches in `\video_playfield.$proc$./video_playfield.sv:0$1281'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1281'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1278'.
Removing empty process `video_playfield.$proc$./video_playfield.sv:0$1275'.
Found and cleaned up 9 empty switches in `\video_gen.$proc$./video_gen.sv:799$1270'.
Removing empty process `video_gen.$proc$./video_gen.sv:799$1270'.
Found and cleaned up 2 empty switches in `\video_gen.$proc$./video_gen.sv:749$1263'.
Removing empty process `video_gen.$proc$./video_gen.sv:749$1263'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1258'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1256'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1254'.
Found and cleaned up 5 empty switches in `\video_gen.$proc$./video_gen.sv:708$1247'.
Removing empty process `video_gen.$proc$./video_gen.sv:708$1247'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$1238'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1238'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:0$1237'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1237'.
Removing empty process `video_gen.$proc$./video_gen.sv:633$1235'.
Found and cleaned up 3 empty switches in `\video_gen.$proc$./video_gen.sv:412$1234'.
Removing empty process `video_gen.$proc$./video_gen.sv:412$1234'.
Found and cleaned up 4 empty switches in `\video_gen.$proc$./video_gen.sv:346$1223'.
Removing empty process `video_gen.$proc$./video_gen.sv:346$1223'.
Found and cleaned up 1 empty switch in `\video_gen.$proc$./video_gen.sv:289$1219'.
Removing empty process `video_gen.$proc$./video_gen.sv:289$1219'.
Found and cleaned up 6 empty switches in `\video_gen.$proc$./video_gen.sv:0$1211'.
Removing empty process `video_gen.$proc$./video_gen.sv:0$1211'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$2919'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2919'.
Found and cleaned up 33 empty switches in `\reg_interface.$proc$./reg_interface.sv:293$2893'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:293$2893'.
Found and cleaned up 1 empty switch in `\reg_interface.$proc$./reg_interface.sv:0$2892'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2892'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:0$2889'.
Found and cleaned up 2 empty switches in `\reg_interface.$proc$./reg_interface.sv:198$2885'.
Removing empty process `reg_interface.$proc$./reg_interface.sv:198$2885'.
Found and cleaned up 5 empty switches in `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
Removing empty process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.$proc$./acia_tx.sv:57$6496'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:78$6454'.
Found and cleaned up 1 empty switch in `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
Removing empty process `$paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.$proc$./tilemem.sv:72$6447'.
Found and cleaned up 3 empty switches in `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:88$2875'.
Removing empty process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:88$2875'.
Found and cleaned up 1 empty switch in `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:68$2874'.
Removing empty process `$paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.$proc$./acia.sv:68$2874'.
Removing empty process `pointermem.$proc$./pointermem.sv:43$1120'.
Found and cleaned up 1 empty switch in `\pointermem.$proc$./pointermem.sv:37$1113'.
Removing empty process `pointermem.$proc$./pointermem.sv:37$1113'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:78$6442'.
Found and cleaned up 1 empty switch in `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
Removing empty process `$paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.$proc$./coppermem.sv:72$6435'.
Found and cleaned up 14 empty switches in `\slim_copper.$proc$./copper_slim.sv:239$1084'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:239$1084'.
Found and cleaned up 3 empty switches in `\slim_copper.$proc$./copper_slim.sv:223$1082'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:223$1082'.
Found and cleaned up 4 empty switches in `\slim_copper.$proc$./copper_slim.sv:198$1077'.
Removing empty process `slim_copper.$proc$./copper_slim.sv:198$1077'.
Found and cleaned up 124 empty switches in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:0$3447'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:78$3192'.
Found and cleaned up 1 empty switch in `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
Removing empty process `$paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.$proc$./coppermem.sv:72$3185'.
Found and cleaned up 3 empty switches in `\bus_interface.$proc$./bus_interface.sv:81$1058'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:81$1058'.
Found and cleaned up 1 empty switch in `\bus_interface.$proc$./bus_interface.sv:47$1057'.
Removing empty process `bus_interface.$proc$./bus_interface.sv:47$1057'.
Found and cleaned up 8 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:0$1028'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:0$1028'.
Found and cleaned up 3 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:226$1025'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:226$1025'.
Found and cleaned up 4 empty switches in `\blitter_slim.$proc$./blitter_slim.sv:65$993'.
Removing empty process `blitter_slim.$proc$./blitter_slim.sv:65$993'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:0$2417'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:43$2159'.
Found and cleaned up 1 empty switch in `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
Removing empty process `$paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.$proc$./audio_mem.sv:37$2152'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:61$2930'.
Found and cleaned up 3 empty switches in `\video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:74$2924'.
Removing empty process `video_blend_4bit.$proc$./video_blend_4bit.sv:0$2920'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:46$6492'.
Found and cleaned up 1 empty switch in `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
Removing empty process `$paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.$proc$./colormem.sv:40$6485'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:46$6480'.
Found and cleaned up 1 empty switch in `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
Removing empty process `$paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.$proc$./colormem.sv:40$6473'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:412$2871'.
Found and cleaned up 6 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:360$2853'.
Found and cleaned up 2 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:0$2852'.
Found and cleaned up 2 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:313$2851'.
Found and cleaned up 21 empty switches in `\audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
Removing empty process `audio_mixer_slim.$proc$./audio_mixer_slim.sv:138$2692'.
Found and cleaned up 1 empty switch in `\xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:273$5'.
Removing empty process `xosera_upd.$proc$upduino/xosera_upd.sv:162$4'.
Cleaned up 364 empty switches.

27.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Optimizing module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Optimizing module xrmem_arb.
<suppressed ~7 debug messages>
Optimizing module xosera_main.
<suppressed ~1 debug messages>
Optimizing module vram_arb.
Optimizing module vram.
<suppressed ~2 debug messages>
Optimizing module video_timing.
<suppressed ~7 debug messages>
Optimizing module video_playfield.
<suppressed ~42 debug messages>
Optimizing module video_gen.
<suppressed ~13 debug messages>
Optimizing module reg_interface.
<suppressed ~52 debug messages>
Optimizing module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.
<suppressed ~9 debug messages>
Optimizing module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.
Optimizing module pointermem.
Optimizing module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Optimizing module slim_copper.
<suppressed ~23 debug messages>
Optimizing module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
<suppressed ~1984 debug messages>
Optimizing module bus_interface.
<suppressed ~5 debug messages>
Optimizing module blitter_slim.
<suppressed ~20 debug messages>
Optimizing module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Optimizing module video_blend_4bit.
<suppressed ~1 debug messages>
Optimizing module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Optimizing module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Optimizing module audio_mixer_slim.
<suppressed ~36 debug messages>
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

27.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001100.
Deleting now unused module $paramod\audio_dac\WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module xrmem_arb.
Deleting now unused module xosera_main.
Deleting now unused module vram_arb.
Deleting now unused module vram.
Deleting now unused module video_timing.
Deleting now unused module video_playfield.
Deleting now unused module video_gen.
Deleting now unused module reg_interface.
Deleting now unused module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia_tx.
Deleting now unused module $paramod\tilemem\AWIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$84a60e7b2988b4b58795c3efa4e72ecfcd711c3c\acia.
Deleting now unused module pointermem.
Deleting now unused module $paramod$cdf2a09cb5241d973dac9d2867a5360a1db24c20\coppermem.
Deleting now unused module slim_copper.
Deleting now unused module $paramod$585f1e63feba1605bd43608638eedf1c4292d618\coppermem.
Deleting now unused module bus_interface.
Deleting now unused module blitter_slim.
Deleting now unused module $paramod\audio_mem\AWIDTH=s32'00000000000000000000000000001000.
Deleting now unused module video_blend_4bit.
Deleting now unused module $paramod$39a583a29b86befdc1f0fc874c8a8dd7b377c52c\colormem.
Deleting now unused module $paramod$7d7622cd8fb28e4da7c254f4202132c23ebfbfb6\colormem.
Deleting now unused module audio_mixer_slim.
<suppressed ~26 debug messages>

27.5. Executing TRIBUF pass.

27.6. Executing DEMINOUT pass (demote inout ports to input or output).

27.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~31 debug messages>

27.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 181 unused cells and 6814 unused wires.
<suppressed ~197 debug messages>

27.9. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

27.10. Executing OPT pass (performing simple optimizations).

27.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~1488 debug messages>
Removed a total of 496 cells.

27.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9903: \xosera_main.reg_interface.uart.acia_tx.tx_busy_o -> 1'1
      Replacing known input bits on port B of cell $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9901: \xosera_main.reg_interface.uart.acia_tx.tx_busy_o -> 1'1
      Replacing known input bits on port A of cell $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9906: \xosera_main.reg_interface.uart.acia_tx.tx_busy_o -> 1'0
      Replacing known input bits on port B of cell $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:703$1246: \xosera_main.video_gen.pointer_v_cnt -> { 1'1 \xosera_main.video_gen.pointer_v_cnt [4:0] }
      Replacing known input bits on port A of cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12048: \xosera_main.video_gen.audio_mixer.audio_reg_wr -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11392.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11394.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11400.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11406.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$11414.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11416.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$11424.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11426.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$11434.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11436.
    dead port 1/2 on $mux $flatten\xosera_main.\blitter.$procmux$11443.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11445.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11452.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11459.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11466.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11473.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11483.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11492.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11501.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11510.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11518.
    dead port 2/2 on $mux $flatten\xosera_main.\blitter.$procmux$11529.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9039.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9042.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9048.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9051.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9057.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9060.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9066.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9072.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9078.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9093.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9096.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9102.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9105.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9111.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9114.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9120.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9126.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$procmux$9132.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12033.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12039.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12045.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12051.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12084.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12087.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12120.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12123.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12156.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12162.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12170.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12180.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12306.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12309.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12315.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12351.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12354.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12360.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12411.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12414.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12420.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12474.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12477.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12483.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7122.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7130.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7138.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7158.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7160.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7170.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7172.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7182.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7184.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7193.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7202.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7211.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7220.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7229.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7257.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7267.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7277.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7279.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7293.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7307.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7321.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7335.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7345.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7362.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7379.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7396.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7410.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7427.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7446.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7448.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7467.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7469.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7505.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7523.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7541.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7560.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7579.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7598.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7618.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7638.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7658.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7678.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7700.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7702.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7723.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7764.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7783.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7785.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7854.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7122.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7130.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7138.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7158.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7160.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7170.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7172.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7182.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7184.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7193.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7202.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7211.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7220.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7229.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7257.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7267.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7277.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7279.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7293.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7307.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7321.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7335.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7345.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7362.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7379.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7396.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7410.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7427.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7446.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7448.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7467.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7469.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7487.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7505.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7523.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7541.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7560.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7579.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7598.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7618.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7638.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7658.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7678.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7700.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7702.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7723.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7764.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7783.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7785.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7854.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.\video_timing.$procmux$6824.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6680.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6683.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6689.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6692.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6698.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6701.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6707.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6710.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6716.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6719.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6725.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6731.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6737.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6743.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6749.
    dead port 1/2 on $mux $flatten\xosera_main.\vram_arb.$procmux$6755.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6567.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6573.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6585.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6591.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6603.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6609.
    dead port 1/2 on $mux $flatten\xosera_main.\xrmem_arb.$procmux$6615.
Removed 188 multiplexer ports.
<suppressed ~453 debug messages>

27.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8011: $auto$opt_reduce.cc:134:opt_pmux$13107
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8018: $auto$opt_reduce.cc:134:opt_pmux$13109
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8025: $auto$opt_reduce.cc:134:opt_pmux$13111
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8032: $auto$opt_reduce.cc:134:opt_pmux$13113
    New ctrl vector for $pmux cell $flatten\xosera_main.\blitter.$procmux$11610: { $auto$opt_reduce.cc:134:opt_pmux$13115 $flatten\xosera_main.\blitter.$procmux$11417_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8838: $auto$opt_reduce.cc:134:opt_pmux$13117
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12535: $auto$opt_reduce.cc:134:opt_pmux$13119
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633: { $auto$opt_reduce.cc:134:opt_pmux$13121 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12536_CMP }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$procmux$11940:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [15:1] = { $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] $flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$0$memwr$\bram$./audio_mem.sv:39$2151_EN[15:0]$2155 [0] }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7795: $auto$opt_reduce.cc:134:opt_pmux$13123
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7806: $auto$opt_reduce.cc:134:opt_pmux$13125
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$10045: { $flatten\xosera_main.\copper.$procmux$10004_CMP $flatten\xosera_main.\copper.$procmux$10014_CMP $auto$opt_reduce.cc:134:opt_pmux$13127 }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7795: $auto$opt_reduce.cc:134:opt_pmux$13129
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7806: $auto$opt_reduce.cc:134:opt_pmux$13131
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem_A.$procmux$11958:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] $flatten\xosera_main.\xrmem_arb.\colormem_A.$0$memwr$\bram$./colormem.sv:42$6484_EN[15:0]$6488 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\colormem_B.$procmux$11967:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [15:1] = { $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] $flatten\xosera_main.\xrmem_arb.\colormem_B.$0$memwr$\bram$./colormem.sv:42$6472_EN[15:0]$6476 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem.$procmux$9979:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] $flatten\xosera_main.\xrmem_arb.\coppermem.$0$memwr$\bram$./coppermem.sv:74$6434_EN[15:0]$6438 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\coppermem_2.$procmux$11318:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [15:1] = { $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] $flatten\xosera_main.\xrmem_arb.\coppermem_2.$0$memwr$\bram$./coppermem.sv:74$3184_EN[15:0]$3188 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\pointermem.$procmux$9970:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [15:1] = { $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] $flatten\xosera_main.\xrmem_arb.\pointermem.$0$memwr$\bram$./pointermem.sv:39$1112_EN[15:0]$1116 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem.$procmux$6505:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] $flatten\xosera_main.\xrmem_arb.\tilemem.$0$memwr$\bram$./tilemem.sv:74$6458_EN[15:0]$6462 [0] }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\xrmem_arb.\tilemem_2.$procmux$9947:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0]
      New connections: $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [15:1] = { $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] $flatten\xosera_main.\xrmem_arb.\tilemem_2.$0$memwr$\bram$./tilemem.sv:74$6446_EN[15:0]$6450 [0] }
  Optimizing cells in module \xosera_upd.
Performed a total of 22 changes.

27.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

27.10.6. Executing OPT_DFF pass (perform DFF optimizations).

27.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 702 unused wires.
<suppressed ~1 debug messages>

27.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.9. Rerunning OPT passes. (Maybe there is more to do..)

27.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~458 debug messages>

27.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9339: $auto$opt_reduce.cc:134:opt_pmux$13133
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9781: $auto$opt_reduce.cc:134:opt_pmux$13135
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9806: $auto$opt_reduce.cc:134:opt_pmux$13137
    New ctrl vector for $pmux cell $flatten\xosera_main.\reg_interface.$procmux$9830: $auto$opt_reduce.cc:134:opt_pmux$13139
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7810: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP $auto$opt_reduce.cc:134:opt_pmux$13141 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7732_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7258_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7114_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7123_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7842: { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP $auto$opt_reduce.cc:134:opt_pmux$13143 $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7810: { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP $auto$opt_reduce.cc:134:opt_pmux$13145 $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7732_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7258_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7114_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7123_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP }
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7842: { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP $auto$opt_reduce.cc:134:opt_pmux$13147 $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13134: { $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:564$2914_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:564$2913_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:558$2912_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13138: { $flatten\xosera_main.\reg_interface.$procmux$9233_CMP $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:564$2914_Y $flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:564$2913_Y }
  Optimizing cells in module \xosera_upd.
Performed a total of 10 changes.

27.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

27.10.13. Executing OPT_DFF pass (perform DFF optimizations).

27.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

27.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.16. Rerunning OPT passes. (Maybe there is more to do..)

27.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~458 debug messages>

27.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.10.20. Executing OPT_DFF pass (perform DFF optimizations).

27.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.10.23. Finished OPT passes. (There is nothing left to do.)

27.11. Executing FSM pass (extract and optimize FSM).

27.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking xosera_upd.xosera_main.blitter.blit_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.copper.cop_ex_state.
Not marking xosera_upd.xosera_main.video_gen.audio_mixer.fetch_chan as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register xosera_upd.xosera_main.video_gen.audio_mixer.fetch_st.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_a.pf_fetch.
Found FSM state register xosera_upd.xosera_main.video_gen.video_pf_b.pf_fetch.

27.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\xosera_main.copper.cop_ex_state' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\copper.$procdff$12948
  root of input selection tree: $flatten\xosera_main.\copper.$0\cop_ex_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \xosera_main.copper.cop_reset
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10043_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10022_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10005_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10038_CMP
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13127
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10014_CMP
  found ctrl input: $flatten\xosera_main.\copper.$procmux$10004_CMP
  found state code: 2'10
  found ctrl input: \xosera_main.copper.rd_pipeline
  found state code: 2'01
  found ctrl output: $flatten\xosera_main.\copper.$procmux$10005_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$10022_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$10038_CMP
  found ctrl output: $flatten\xosera_main.\copper.$procmux$10043_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13127 $flatten\xosera_main.\copper.$procmux$10014_CMP $flatten\xosera_main.\copper.$procmux$10004_CMP \xosera_main.copper.rd_pipeline \xosera_main.copper.cop_reset }
  ctrl outputs: { $flatten\xosera_main.\copper.$procmux$10043_CMP $flatten\xosera_main.\copper.$procmux$10038_CMP $flatten\xosera_main.\copper.$procmux$10022_CMP $flatten\xosera_main.\copper.$procmux$10005_CMP $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] }
  transition:       2'00 5'---00 ->       2'00 6'010000
  transition:       2'00 5'---10 ->       2'01 6'010001
  transition:       2'00 5'----1 ->       2'00 6'010000
  transition:       2'10 5'----0 ->       2'11 6'001011
  transition:       2'10 5'----1 ->       2'00 6'001000
  transition:       2'01 5'000-0 ->       2'01 6'000101
  transition:       2'01 5'--100 ->       2'01 6'000101
  transition:       2'01 5'--110 ->       2'00 6'000100
  transition:       2'01 5'-1--0 ->       2'10 6'000110
  transition:       2'01 5'1---0 ->       2'00 6'000100
  transition:       2'01 5'----1 ->       2'00 6'000100
  transition:       2'11 5'----0 ->       2'00 6'100000
  transition:       2'11 5'----1 ->       2'00 6'100000
Extracting FSM `\xosera_main.video_gen.audio_mixer.fetch_st' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13059
  root of input selection tree: $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.audio_enable
  found state code: 0
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12085_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12536_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12168_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12601_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12178_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12606_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12618_CMP
  found ctrl input: \xosera_main.video_gen.audio_dma_ack
  found state code: 6
  found state code: 5
  found state code: 4
  found ctrl input: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2792_Y
  found state code: 3
  found state code: 2
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [0]
  found state code: 1
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [1]
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [2]
  found ctrl input: \xosera_main.video_gen.audio_mixer.chan_buff_ok [3]
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12618_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12606_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12601_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12536_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12178_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12168_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12085_CMP
  ctrl inputs: { \xosera_main.video_gen.audio_mixer.chan_buff_ok $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2792_Y \xosera_main.video_gen.audio_dma_ack \xosera_main.video_gen.audio_enable \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12085_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12168_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12178_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12536_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12601_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12606_CMP $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12618_CMP }
  transition:          0 8'------00 ->          0 39'000000000000000000000000000000000000001
  transition:          0 8'---0--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'--01--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'-011--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'0111--10 ->          1 39'000000000000000000000000000000010000001
  transition:          0 8'1111--10 ->          0 39'000000000000000000000000000000000000001
  transition:          0 8'-------1 ->          0 39'000000000000000000000000000000000000001
  transition:          4 8'------00 ->          0 39'000000000000000000000000000000000100000
  transition:          4 8'------10 ->          5 39'000000000000000000000000000001010100000
  transition:          4 8'-------1 ->          0 39'000000000000000000000000000000000100000
  transition:          2 8'------00 ->          0 39'000000000000000000000000000000000010000
  transition:          2 8'----0-10 ->          5 39'000000000000000000000000000001010010000
  transition:          2 8'----1-10 ->          3 39'000000000000000000000000000000110010000
  transition:          2 8'-------1 ->          0 39'000000000000000000000000000000000010000
  transition:          6 8'------00 ->          0 39'000000000000000000000000000000001000000
  transition:          6 8'-----010 ->          6 39'000000000000000000000000000001101000000
  transition:          6 8'-----110 ->          0 39'000000000000000000000000000000001000000
  transition:          6 8'-------1 ->          0 39'000000000000000000000000000000001000000
  transition:          1 8'------00 ->          0 39'000000000000000000000000000000000000010
  transition:          1 8'------10 ->          2 39'000000000000000000000000000000100000010
  transition:          1 8'-------1 ->          0 39'000000000000000000000000000000000000010
  transition:          5 8'------00 ->          0 39'000000000000000000000000000000000001000
  transition:          5 8'------10 ->          6 39'000000000000000000000000000001100001000
  transition:          5 8'-------1 ->          0 39'000000000000000000000000000000000001000
  transition:          3 8'------00 ->          0 39'000000000000000000000000000000000000100
  transition:          3 8'------10 ->          4 39'000000000000000000000000000001000000100
  transition:          3 8'-------1 ->          0 39'000000000000000000000000000000000000100
Extracting FSM `\xosera_main.video_gen.video_pf_a.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12797
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.video_timing.end_of_line
  found ctrl input: \xosera_main.video_gen.video_pf_a.scanout_end
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7728_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7123_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7114_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7258_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7732_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7148_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7734_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7294_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7736_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7737_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7619_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7703_CMP
  found state code: 5'00000
  found state code: 5'01011
  found state code: 5'10010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1308_Y
  found state code: 5'10001
  found state code: 5'01010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1305_Y
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found state code: 5'01101
  found state code: 5'01100
  found ctrl input: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
  found state code: 5'00100
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found ctrl input: \xosera_main.video_gen.video_pf_a.mem_fetch_i
  found ctrl input: \xosera_main.video_gen.pa_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7737_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7736_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7734_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7732_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7728_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7703_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7619_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7294_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7258_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7148_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7123_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7114_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_a.mem_fetch_i \xosera_main.video_gen.video_pf_a.scanout_end \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1305_Y $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1308_Y \xosera_main.video_gen.video_timing.end_of_line \xosera_main.video_gen.pa_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7114_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7123_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7148_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7258_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7294_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7619_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7703_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7728_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7732_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7734_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7736_CMP $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7737_CMP }
  transition:    5'00000 8'00---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'10---000 ->    5'01010 21'010100000000001000000
  transition:    5'00000 8'10---010 ->    5'00100 21'001000000000001000000
  transition:    5'00000 8'-1---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'-----1-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 8'-------1 ->    5'00000 21'000000000000001000000
  transition:    5'10000 8'-0--00-0 ->    5'10001 21'100010010000000000000
  transition:    5'10000 8'-0--10-0 ->    5'01010 21'010100010000000000000
  transition:    5'10000 8'-1---0-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 8'-----1-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 8'-------1 ->    5'00000 21'000000010000000000000
  transition:    5'01000 8'-0---0-0 ->    5'01001 21'010010000000000000001
  transition:    5'01000 8'-1---0-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 8'-----1-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 8'-------1 ->    5'00000 21'000000000000000000001
  transition:    5'00100 8'-00--0-0 ->    5'00101 21'001010000000010000000
  transition:    5'00100 8'-01--0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 8'-1---0-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 8'-----1-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 8'-------1 ->    5'00000 21'000000000000010000000
  transition:    5'01100 8'-0---0-0 ->    5'01101 21'011010001000000000000
  transition:    5'01100 8'-1---0-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 8'-----1-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 8'-------1 ->    5'00000 21'000000001000000000000
  transition:    5'10010 8'-0---0-0 ->    5'01011 21'010110000000000100000
  transition:    5'10010 8'-1---0-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 8'-----1-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 8'-------1 ->    5'00000 21'000000000000000100000
  transition:    5'01010 8'-00--0-0 ->    5'01011 21'010110000001000000000
  transition:    5'01010 8'-01--0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 8'-1---0-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 8'-----1-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 8'-------1 ->    5'00000 21'000000000001000000000
  transition:    5'00110 8'-0-0-0-0 ->    5'00111 21'001110100000000000000
  transition:    5'00110 8'-0-1-0-0 ->    5'00100 21'001000100000000000000
  transition:    5'00110 8'-1---0-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 8'-----1-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 8'-------1 ->    5'00000 21'000000100000000000000
  transition:    5'01110 8'-0---0-0 ->    5'01111 21'011110000010000000000
  transition:    5'01110 8'-1---0-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 8'-----1-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 8'-------1 ->    5'00000 21'000000000010000000000
  transition:    5'10001 8'-0---0-0 ->    5'10010 21'100100000000000010000
  transition:    5'10001 8'-1---0-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 8'-----1-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 8'-------1 ->    5'00000 21'000000000000000010000
  transition:    5'01001 8'-0---0-0 ->    5'00100 21'001000000000000000010
  transition:    5'01001 8'-1---0-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 8'-----1-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 8'-------1 ->    5'00000 21'000000000000000000010
  transition:    5'00101 8'-0---0-0 ->    5'00110 21'001100000000100000000
  transition:    5'00101 8'-1---0-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 8'-----1-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 8'-------1 ->    5'00000 21'000000000000100000000
  transition:    5'01101 8'-0---0-0 ->    5'01110 21'011100000000000001000
  transition:    5'01101 8'-1---0-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 8'-----1-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 8'-------1 ->    5'00000 21'000000000000000001000
  transition:    5'01011 8'-0---0-0 ->    5'01100 21'011000000000000000100
  transition:    5'01011 8'-1---0-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 8'-----1-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 8'-------1 ->    5'00000 21'000000000000000000100
  transition:    5'00111 8'-0--00-0 ->    5'01000 21'010000000100000000000
  transition:    5'00111 8'-0--10-0 ->    5'00100 21'001000000100000000000
  transition:    5'00111 8'-1---0-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 8'-----1-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 8'-------1 ->    5'00000 21'000000000100000000000
  transition:    5'01111 8'-0-0-0-0 ->    5'10000 21'100001000000000000000
  transition:    5'01111 8'-0-1-0-0 ->    5'01010 21'010101000000000000000
  transition:    5'01111 8'-1---0-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 8'-----1-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 8'-------1 ->    5'00000 21'000001000000000000000
Extracting FSM `\xosera_main.video_gen.video_pf_b.pf_fetch' from module `\xosera_upd'.
  found $dff cell for state register: $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12797
  root of input selection tree: $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \xosera_main.video_gen.video_timing.end_of_line
  found ctrl input: \xosera_main.video_gen.video_pf_b.scanout_end
  found ctrl input: \xosera_main.video_gen.video_pf_b.stall_i
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7728_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7123_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7114_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7258_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7732_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7148_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7734_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7294_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7736_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7737_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7619_CMP
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7703_CMP
  found state code: 5'00000
  found state code: 5'01011
  found state code: 5'10010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1308_Y
  found state code: 5'10001
  found state code: 5'01010
  found ctrl input: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1305_Y
  found state code: 5'10000
  found state code: 5'01111
  found state code: 5'01110
  found state code: 5'01101
  found state code: 5'01100
  found ctrl input: \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full
  found state code: 5'00100
  found state code: 5'01001
  found state code: 5'01000
  found state code: 5'00111
  found state code: 5'00110
  found state code: 5'00101
  found ctrl input: \xosera_main.video_gen.video_pf_b.mem_fetch_i
  found ctrl input: \xosera_main.video_gen.pb_bitmap
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7737_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7736_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7734_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7732_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7728_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7703_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7619_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7294_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7258_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7148_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7123_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP
  found ctrl output: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7114_CMP
  ctrl inputs: { \xosera_main.video_gen.video_pf_b.stall_i \xosera_main.video_gen.video_pf_b.mem_fetch_i \xosera_main.video_gen.video_pf_b.scanout_end \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1305_Y $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1308_Y \xosera_main.video_gen.video_timing.end_of_line \xosera_main.video_gen.pb_bitmap \reset }
  ctrl outputs: { $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7114_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7123_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7148_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7258_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7294_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7619_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7703_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7728_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7732_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7734_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7736_CMP $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7737_CMP }
  transition:    5'00000 9'000---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'010---000 ->    5'01010 21'010100000000001000000
  transition:    5'00000 9'010---010 ->    5'00100 21'001000000000001000000
  transition:    5'00000 9'1-0---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'--1---0-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'------1-0 ->    5'00000 21'000000000000001000000
  transition:    5'00000 9'--------1 ->    5'00000 21'000000000000001000000
  transition:    5'10000 9'0-0--00-0 ->    5'10001 21'100010010000000000000
  transition:    5'10000 9'0-0--10-0 ->    5'01010 21'010100010000000000000
  transition:    5'10000 9'1-0---0-0 ->    5'10000 21'100000010000000000000
  transition:    5'10000 9'--1---0-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 9'------1-0 ->    5'00000 21'000000010000000000000
  transition:    5'10000 9'--------1 ->    5'00000 21'000000010000000000000
  transition:    5'01000 9'0-0---0-0 ->    5'01001 21'010010000000000000001
  transition:    5'01000 9'1-0---0-0 ->    5'01000 21'010000000000000000001
  transition:    5'01000 9'--1---0-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 9'------1-0 ->    5'00000 21'000000000000000000001
  transition:    5'01000 9'--------1 ->    5'00000 21'000000000000000000001
  transition:    5'00100 9'0-00--0-0 ->    5'00101 21'001010000000010000000
  transition:    5'00100 9'0-01--0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 9'1-0---0-0 ->    5'00100 21'001000000000010000000
  transition:    5'00100 9'--1---0-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 9'------1-0 ->    5'00000 21'000000000000010000000
  transition:    5'00100 9'--------1 ->    5'00000 21'000000000000010000000
  transition:    5'01100 9'0-0---0-0 ->    5'01101 21'011010001000000000000
  transition:    5'01100 9'1-0---0-0 ->    5'01100 21'011000001000000000000
  transition:    5'01100 9'--1---0-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 9'------1-0 ->    5'00000 21'000000001000000000000
  transition:    5'01100 9'--------1 ->    5'00000 21'000000001000000000000
  transition:    5'10010 9'0-0---0-0 ->    5'01011 21'010110000000000100000
  transition:    5'10010 9'1-0---0-0 ->    5'10010 21'100100000000000100000
  transition:    5'10010 9'--1---0-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 9'------1-0 ->    5'00000 21'000000000000000100000
  transition:    5'10010 9'--------1 ->    5'00000 21'000000000000000100000
  transition:    5'01010 9'0-00--0-0 ->    5'01011 21'010110000001000000000
  transition:    5'01010 9'0-01--0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 9'1-0---0-0 ->    5'01010 21'010100000001000000000
  transition:    5'01010 9'--1---0-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 9'------1-0 ->    5'00000 21'000000000001000000000
  transition:    5'01010 9'--------1 ->    5'00000 21'000000000001000000000
  transition:    5'00110 9'0-0-0-0-0 ->    5'00111 21'001110100000000000000
  transition:    5'00110 9'0-0-1-0-0 ->    5'00100 21'001000100000000000000
  transition:    5'00110 9'1-0---0-0 ->    5'00110 21'001100100000000000000
  transition:    5'00110 9'--1---0-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 9'------1-0 ->    5'00000 21'000000100000000000000
  transition:    5'00110 9'--------1 ->    5'00000 21'000000100000000000000
  transition:    5'01110 9'0-0---0-0 ->    5'01111 21'011110000010000000000
  transition:    5'01110 9'1-0---0-0 ->    5'01110 21'011100000010000000000
  transition:    5'01110 9'--1---0-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 9'------1-0 ->    5'00000 21'000000000010000000000
  transition:    5'01110 9'--------1 ->    5'00000 21'000000000010000000000
  transition:    5'10001 9'0-0---0-0 ->    5'10010 21'100100000000000010000
  transition:    5'10001 9'1-0---0-0 ->    5'10001 21'100010000000000010000
  transition:    5'10001 9'--1---0-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 9'------1-0 ->    5'00000 21'000000000000000010000
  transition:    5'10001 9'--------1 ->    5'00000 21'000000000000000010000
  transition:    5'01001 9'0-0---0-0 ->    5'00100 21'001000000000000000010
  transition:    5'01001 9'1-0---0-0 ->    5'01001 21'010010000000000000010
  transition:    5'01001 9'--1---0-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 9'------1-0 ->    5'00000 21'000000000000000000010
  transition:    5'01001 9'--------1 ->    5'00000 21'000000000000000000010
  transition:    5'00101 9'0-0---0-0 ->    5'00110 21'001100000000100000000
  transition:    5'00101 9'1-0---0-0 ->    5'00101 21'001010000000100000000
  transition:    5'00101 9'--1---0-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 9'------1-0 ->    5'00000 21'000000000000100000000
  transition:    5'00101 9'--------1 ->    5'00000 21'000000000000100000000
  transition:    5'01101 9'0-0---0-0 ->    5'01110 21'011100000000000001000
  transition:    5'01101 9'1-0---0-0 ->    5'01101 21'011010000000000001000
  transition:    5'01101 9'--1---0-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 9'------1-0 ->    5'00000 21'000000000000000001000
  transition:    5'01101 9'--------1 ->    5'00000 21'000000000000000001000
  transition:    5'01011 9'0-0---0-0 ->    5'01100 21'011000000000000000100
  transition:    5'01011 9'1-0---0-0 ->    5'01011 21'010110000000000000100
  transition:    5'01011 9'--1---0-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 9'------1-0 ->    5'00000 21'000000000000000000100
  transition:    5'01011 9'--------1 ->    5'00000 21'000000000000000000100
  transition:    5'00111 9'0-0--00-0 ->    5'01000 21'010000000100000000000
  transition:    5'00111 9'0-0--10-0 ->    5'00100 21'001000000100000000000
  transition:    5'00111 9'1-0---0-0 ->    5'00111 21'001110000100000000000
  transition:    5'00111 9'--1---0-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 9'------1-0 ->    5'00000 21'000000000100000000000
  transition:    5'00111 9'--------1 ->    5'00000 21'000000000100000000000
  transition:    5'01111 9'0-0-0-0-0 ->    5'10000 21'100001000000000000000
  transition:    5'01111 9'0-0-1-0-0 ->    5'01010 21'010101000000000000000
  transition:    5'01111 9'1-0---0-0 ->    5'01111 21'011111000000000000000
  transition:    5'01111 9'--1---0-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 9'------1-0 ->    5'00000 21'000001000000000000000
  transition:    5'01111 9'--------1 ->    5'00000 21'000001000000000000000

27.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154' from module `\xosera_upd'.
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$13148' from module `\xosera_upd'.
  Merging pattern 5'----0 and 5'----1 from group (3 0 6'100000).
  Merging pattern 5'----1 and 5'----0 from group (3 0 6'100000).

27.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 86 unused cells and 86 unused wires.
<suppressed ~89 debug messages>

27.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\xosera_main.copper.cop_ex_state$13148' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [0].
  Removing unused output signal $flatten\xosera_main.\copper.$0\cop_ex_state[1:0] [1].
Optimizing FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [4].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [5].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [6].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [7].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [8].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [9].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [10].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [11].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [12].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [13].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [14].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [15].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [16].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [17].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [18].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [19].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [20].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [21].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [22].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [23].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [24].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [25].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [26].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [27].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [28].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [29].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [30].
  Removing unused output signal $flatten\xosera_main.\video_gen.\audio_mixer.$0\fetch_st[31:0] [31].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7703_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_a.$0\pf_fetch[4:0] [4].
Optimizing FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181' from module `\xosera_upd'.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7703_CMP.
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [0].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [1].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [2].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [3].
  Removing unused output signal $flatten\xosera_main.\video_gen.\video_pf_b.$0\pf_fetch[4:0] [4].

27.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\xosera_main.copper.cop_ex_state$13148' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> ------1
  00000000000000000000000000000100 -> -----1-
  00000000000000000000000000000010 -> ----1--
  00000000000000000000000000000110 -> ---1---
  00000000000000000000000000000001 -> --1----
  00000000000000000000000000000101 -> -1-----
  00000000000000000000000000000011 -> 1------
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ---------------1
  10000 -> --------------1-
  01000 -> -------------1--
  00100 -> ------------1---
  01100 -> -----------1----
  10010 -> ----------1-----
  01010 -> ---------1------
  00110 -> --------1-------
  01110 -> -------1--------
  10001 -> ------1---------
  01001 -> -----1----------
  00101 -> ----1-----------
  01101 -> ---1------------
  01011 -> --1-------------
  00111 -> -1--------------
  01111 -> 1---------------
Recoding FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181' from module `\xosera_upd' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ---------------1
  10000 -> --------------1-
  01000 -> -------------1--
  00100 -> ------------1---
  01100 -> -----------1----
  10010 -> ----------1-----
  01010 -> ---------1------
  00110 -> --------1-------
  01110 -> -------1--------
  10001 -> ------1---------
  01001 -> -----1----------
  00101 -> ----1-----------
  01101 -> ---1------------
  01011 -> --1-------------
  00111 -> -1--------------
  01111 -> 1---------------

27.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\xosera_main.copper.cop_ex_state$13148' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.copper.cop_ex_state$13148 (\xosera_main.copper.cop_ex_state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \xosera_main.copper.cop_reset
    1: \xosera_main.copper.rd_pipeline
    2: $flatten\xosera_main.\copper.$procmux$10004_CMP
    3: $flatten\xosera_main.\copper.$procmux$10014_CMP
    4: $auto$opt_reduce.cc:134:opt_pmux$13127

  Output signals:
    0: $flatten\xosera_main.\copper.$procmux$10005_CMP
    1: $flatten\xosera_main.\copper.$procmux$10022_CMP
    2: $flatten\xosera_main.\copper.$procmux$10038_CMP
    3: $flatten\xosera_main.\copper.$procmux$10043_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'0100
      1:     0 5'----1   ->     0 4'0100
      2:     0 5'---10   ->     2 4'0100
      3:     1 5'----1   ->     0 4'0010
      4:     1 5'----0   ->     3 4'0010
      5:     2 5'--110   ->     0 4'0001
      6:     2 5'1---0   ->     0 4'0001
      7:     2 5'----1   ->     0 4'0001
      8:     2 5'-1--0   ->     1 4'0001
      9:     2 5'--100   ->     2 4'0001
     10:     2 5'000-0   ->     2 4'0001
     11:     3 5'-----   ->     0 4'1000

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154 (\xosera_main.video_gen.audio_mixer.fetch_st):

  Number of input signals:    8
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.audio_enable
    2: \xosera_main.video_gen.audio_dma_ack
    3: $flatten\xosera_main.\video_gen.\audio_mixer.$logic_or$./audio_mixer_slim.sv:247$2792_Y
    4: \xosera_main.video_gen.audio_mixer.chan_buff_ok [0]
    5: \xosera_main.video_gen.audio_mixer.chan_buff_ok [1]
    6: \xosera_main.video_gen.audio_mixer.chan_buff_ok [2]
    7: \xosera_main.video_gen.audio_mixer.chan_buff_ok [3]

  Output signals:
    0: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12618_CMP
    1: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12606_CMP
    2: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12601_CMP
    3: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12536_CMP
    4: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12178_CMP
    5: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12168_CMP
    6: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12085_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'------00   ->     0 7'0000001
      1:     0 8'1111--10   ->     0 7'0000001
      2:     0 8'-------1   ->     0 7'0000001
      3:     0 8'---0--10   ->     4 7'0000001
      4:     0 8'--01--10   ->     4 7'0000001
      5:     0 8'-011--10   ->     4 7'0000001
      6:     0 8'0111--10   ->     4 7'0000001
      7:     1 8'------00   ->     0 7'0100000
      8:     1 8'-------1   ->     0 7'0100000
      9:     1 8'------10   ->     5 7'0100000
     10:     2 8'------00   ->     0 7'0010000
     11:     2 8'-------1   ->     0 7'0010000
     12:     2 8'----0-10   ->     5 7'0010000
     13:     2 8'----1-10   ->     6 7'0010000
     14:     3 8'------00   ->     0 7'1000000
     15:     3 8'-----110   ->     0 7'1000000
     16:     3 8'-------1   ->     0 7'1000000
     17:     3 8'-----010   ->     3 7'1000000
     18:     4 8'------00   ->     0 7'0000010
     19:     4 8'-------1   ->     0 7'0000010
     20:     4 8'------10   ->     2 7'0000010
     21:     5 8'------00   ->     0 7'0001000
     22:     5 8'-------1   ->     0 7'0001000
     23:     5 8'------10   ->     3 7'0001000
     24:     6 8'------00   ->     0 7'0000100
     25:     6 8'-------1   ->     0 7'0000100
     26:     6 8'------10   ->     1 7'0000100

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163 (\xosera_main.video_gen.video_pf_a.pf_fetch):

  Number of input signals:    8
  Number of output signals:  15
  Number of state bits:      16

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pa_bitmap
    2: \xosera_main.video_gen.video_timing.end_of_line
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1308_Y
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:210$1305_Y
    5: \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full
    6: \xosera_main.video_gen.video_pf_a.scanout_end
    7: \xosera_main.video_gen.video_pf_a.mem_fetch_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7737_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7736_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7734_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7732_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7728_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7727_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7619_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7561_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7294_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7258_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7247_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7148_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7123_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7115_CMP
   14: $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7114_CMP

  State encoding:
    0: 16'---------------1  <RESET STATE>
    1: 16'--------------1-
    2: 16'-------------1--
    3: 16'------------1---
    4: 16'-----------1----
    5: 16'----------1-----
    6: 16'---------1------
    7: 16'--------1-------
    8: 16'-------1--------
    9: 16'------1---------
   10: 16'-----1----------
   11: 16'----1-----------
   12: 16'---1------------
   13: 16'--1-------------
   14: 16'-1--------------
   15: 16'1---------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'00---0-0   ->     0 15'000000000000000
      1:     0 8'-1---0-0   ->     0 15'000000000000000
      2:     0 8'-----1-0   ->     0 15'000000000000000
      3:     0 8'-------1   ->     0 15'000000000000000
      4:     0 8'10---010   ->     3 15'000000000000000
      5:     0 8'10---000   ->     6 15'000000000000000
      6:     1 8'-1---0-0   ->     0 15'001000000000000
      7:     1 8'-----1-0   ->     0 15'001000000000000
      8:     1 8'-------1   ->     0 15'001000000000000
      9:     1 8'-0--10-0   ->     6 15'001000000000000
     10:     1 8'-0--00-0   ->     9 15'001000000000000
     11:     2 8'-1---0-0   ->     0 15'000000000000001
     12:     2 8'-----1-0   ->     0 15'000000000000001
     13:     2 8'-------1   ->     0 15'000000000000001
     14:     2 8'-0---0-0   ->    10 15'000000000000001
     15:     3 8'-1---0-0   ->     0 15'000000001000000
     16:     3 8'-----1-0   ->     0 15'000000001000000
     17:     3 8'-------1   ->     0 15'000000001000000
     18:     3 8'-01--0-0   ->     3 15'000000001000000
     19:     3 8'-00--0-0   ->    11 15'000000001000000
     20:     4 8'-1---0-0   ->     0 15'000100000000000
     21:     4 8'-----1-0   ->     0 15'000100000000000
     22:     4 8'-------1   ->     0 15'000100000000000
     23:     4 8'-0---0-0   ->    12 15'000100000000000
     24:     5 8'-1---0-0   ->     0 15'000000000100000
     25:     5 8'-----1-0   ->     0 15'000000000100000
     26:     5 8'-------1   ->     0 15'000000000100000
     27:     5 8'-0---0-0   ->    13 15'000000000100000
     28:     6 8'-1---0-0   ->     0 15'000000100000000
     29:     6 8'-----1-0   ->     0 15'000000100000000
     30:     6 8'-------1   ->     0 15'000000100000000
     31:     6 8'-01--0-0   ->     6 15'000000100000000
     32:     6 8'-00--0-0   ->    13 15'000000100000000
     33:     7 8'-1---0-0   ->     0 15'010000000000000
     34:     7 8'-----1-0   ->     0 15'010000000000000
     35:     7 8'-------1   ->     0 15'010000000000000
     36:     7 8'-0-1-0-0   ->     3 15'010000000000000
     37:     7 8'-0-0-0-0   ->    14 15'010000000000000
     38:     8 8'-1---0-0   ->     0 15'000001000000000
     39:     8 8'-----1-0   ->     0 15'000001000000000
     40:     8 8'-------1   ->     0 15'000001000000000
     41:     8 8'-0---0-0   ->    15 15'000001000000000
     42:     9 8'-1---0-0   ->     0 15'000000000010000
     43:     9 8'-----1-0   ->     0 15'000000000010000
     44:     9 8'-------1   ->     0 15'000000000010000
     45:     9 8'-0---0-0   ->     5 15'000000000010000
     46:    10 8'-1---0-0   ->     0 15'000000000000010
     47:    10 8'-----1-0   ->     0 15'000000000000010
     48:    10 8'-------1   ->     0 15'000000000000010
     49:    10 8'-0---0-0   ->     3 15'000000000000010
     50:    11 8'-1---0-0   ->     0 15'000000010000000
     51:    11 8'-----1-0   ->     0 15'000000010000000
     52:    11 8'-------1   ->     0 15'000000010000000
     53:    11 8'-0---0-0   ->     7 15'000000010000000
     54:    12 8'-1---0-0   ->     0 15'000000000001000
     55:    12 8'-----1-0   ->     0 15'000000000001000
     56:    12 8'-------1   ->     0 15'000000000001000
     57:    12 8'-0---0-0   ->     8 15'000000000001000
     58:    13 8'-1---0-0   ->     0 15'000000000000100
     59:    13 8'-----1-0   ->     0 15'000000000000100
     60:    13 8'-------1   ->     0 15'000000000000100
     61:    13 8'-0---0-0   ->     4 15'000000000000100
     62:    14 8'-1---0-0   ->     0 15'000010000000000
     63:    14 8'-----1-0   ->     0 15'000010000000000
     64:    14 8'-------1   ->     0 15'000010000000000
     65:    14 8'-0--00-0   ->     2 15'000010000000000
     66:    14 8'-0--10-0   ->     3 15'000010000000000
     67:    15 8'-1---0-0   ->     0 15'100000000000000
     68:    15 8'-----1-0   ->     0 15'100000000000000
     69:    15 8'-------1   ->     0 15'100000000000000
     70:    15 8'-0-0-0-0   ->     1 15'100000000000000
     71:    15 8'-0-1-0-0   ->     6 15'100000000000000

-------------------------------------

FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181' from module `xosera_upd':
-------------------------------------

  Information on FSM $fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181 (\xosera_main.video_gen.video_pf_b.pf_fetch):

  Number of input signals:    9
  Number of output signals:  15
  Number of state bits:      16

  Input signals:
    0: \reset
    1: \xosera_main.video_gen.pb_bitmap
    2: \xosera_main.video_gen.video_timing.end_of_line
    3: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1308_Y
    4: $flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:210$1305_Y
    5: \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full
    6: \xosera_main.video_gen.video_pf_b.scanout_end
    7: \xosera_main.video_gen.video_pf_b.mem_fetch_i
    8: \xosera_main.video_gen.video_pf_b.stall_i

  Output signals:
    0: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7737_CMP
    1: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7736_CMP
    2: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7734_CMP
    3: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7732_CMP
    4: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7728_CMP
    5: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7727_CMP
    6: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7619_CMP
    7: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7561_CMP
    8: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7294_CMP
    9: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7258_CMP
   10: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7247_CMP
   11: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7148_CMP
   12: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7123_CMP
   13: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7115_CMP
   14: $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7114_CMP

  State encoding:
    0: 16'---------------1  <RESET STATE>
    1: 16'--------------1-
    2: 16'-------------1--
    3: 16'------------1---
    4: 16'-----------1----
    5: 16'----------1-----
    6: 16'---------1------
    7: 16'--------1-------
    8: 16'-------1--------
    9: 16'------1---------
   10: 16'-----1----------
   11: 16'----1-----------
   12: 16'---1------------
   13: 16'--1-------------
   14: 16'-1--------------
   15: 16'1---------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'000---0-0   ->     0 15'000000000000000
      1:     0 9'1-0---0-0   ->     0 15'000000000000000
      2:     0 9'--1---0-0   ->     0 15'000000000000000
      3:     0 9'------1-0   ->     0 15'000000000000000
      4:     0 9'--------1   ->     0 15'000000000000000
      5:     0 9'010---010   ->     3 15'000000000000000
      6:     0 9'010---000   ->     6 15'000000000000000
      7:     1 9'--1---0-0   ->     0 15'001000000000000
      8:     1 9'------1-0   ->     0 15'001000000000000
      9:     1 9'--------1   ->     0 15'001000000000000
     10:     1 9'1-0---0-0   ->     1 15'001000000000000
     11:     1 9'0-0--10-0   ->     6 15'001000000000000
     12:     1 9'0-0--00-0   ->     9 15'001000000000000
     13:     2 9'--1---0-0   ->     0 15'000000000000001
     14:     2 9'------1-0   ->     0 15'000000000000001
     15:     2 9'--------1   ->     0 15'000000000000001
     16:     2 9'1-0---0-0   ->     2 15'000000000000001
     17:     2 9'0-0---0-0   ->    10 15'000000000000001
     18:     3 9'--1---0-0   ->     0 15'000000001000000
     19:     3 9'------1-0   ->     0 15'000000001000000
     20:     3 9'--------1   ->     0 15'000000001000000
     21:     3 9'0-01--0-0   ->     3 15'000000001000000
     22:     3 9'1-0---0-0   ->     3 15'000000001000000
     23:     3 9'0-00--0-0   ->    11 15'000000001000000
     24:     4 9'--1---0-0   ->     0 15'000100000000000
     25:     4 9'------1-0   ->     0 15'000100000000000
     26:     4 9'--------1   ->     0 15'000100000000000
     27:     4 9'1-0---0-0   ->     4 15'000100000000000
     28:     4 9'0-0---0-0   ->    12 15'000100000000000
     29:     5 9'--1---0-0   ->     0 15'000000000100000
     30:     5 9'------1-0   ->     0 15'000000000100000
     31:     5 9'--------1   ->     0 15'000000000100000
     32:     5 9'1-0---0-0   ->     5 15'000000000100000
     33:     5 9'0-0---0-0   ->    13 15'000000000100000
     34:     6 9'--1---0-0   ->     0 15'000000100000000
     35:     6 9'------1-0   ->     0 15'000000100000000
     36:     6 9'--------1   ->     0 15'000000100000000
     37:     6 9'0-01--0-0   ->     6 15'000000100000000
     38:     6 9'1-0---0-0   ->     6 15'000000100000000
     39:     6 9'0-00--0-0   ->    13 15'000000100000000
     40:     7 9'--1---0-0   ->     0 15'010000000000000
     41:     7 9'------1-0   ->     0 15'010000000000000
     42:     7 9'--------1   ->     0 15'010000000000000
     43:     7 9'0-0-1-0-0   ->     3 15'010000000000000
     44:     7 9'1-0---0-0   ->     7 15'010000000000000
     45:     7 9'0-0-0-0-0   ->    14 15'010000000000000
     46:     8 9'--1---0-0   ->     0 15'000001000000000
     47:     8 9'------1-0   ->     0 15'000001000000000
     48:     8 9'--------1   ->     0 15'000001000000000
     49:     8 9'1-0---0-0   ->     8 15'000001000000000
     50:     8 9'0-0---0-0   ->    15 15'000001000000000
     51:     9 9'--1---0-0   ->     0 15'000000000010000
     52:     9 9'------1-0   ->     0 15'000000000010000
     53:     9 9'--------1   ->     0 15'000000000010000
     54:     9 9'0-0---0-0   ->     5 15'000000000010000
     55:     9 9'1-0---0-0   ->     9 15'000000000010000
     56:    10 9'--1---0-0   ->     0 15'000000000000010
     57:    10 9'------1-0   ->     0 15'000000000000010
     58:    10 9'--------1   ->     0 15'000000000000010
     59:    10 9'0-0---0-0   ->     3 15'000000000000010
     60:    10 9'1-0---0-0   ->    10 15'000000000000010
     61:    11 9'--1---0-0   ->     0 15'000000010000000
     62:    11 9'------1-0   ->     0 15'000000010000000
     63:    11 9'--------1   ->     0 15'000000010000000
     64:    11 9'0-0---0-0   ->     7 15'000000010000000
     65:    11 9'1-0---0-0   ->    11 15'000000010000000
     66:    12 9'--1---0-0   ->     0 15'000000000001000
     67:    12 9'------1-0   ->     0 15'000000000001000
     68:    12 9'--------1   ->     0 15'000000000001000
     69:    12 9'0-0---0-0   ->     8 15'000000000001000
     70:    12 9'1-0---0-0   ->    12 15'000000000001000
     71:    13 9'--1---0-0   ->     0 15'000000000000100
     72:    13 9'------1-0   ->     0 15'000000000000100
     73:    13 9'--------1   ->     0 15'000000000000100
     74:    13 9'0-0---0-0   ->     4 15'000000000000100
     75:    13 9'1-0---0-0   ->    13 15'000000000000100
     76:    14 9'--1---0-0   ->     0 15'000010000000000
     77:    14 9'------1-0   ->     0 15'000010000000000
     78:    14 9'--------1   ->     0 15'000010000000000
     79:    14 9'0-0--00-0   ->     2 15'000010000000000
     80:    14 9'0-0--10-0   ->     3 15'000010000000000
     81:    14 9'1-0---0-0   ->    14 15'000010000000000
     82:    15 9'--1---0-0   ->     0 15'100000000000000
     83:    15 9'------1-0   ->     0 15'100000000000000
     84:    15 9'--------1   ->     0 15'100000000000000
     85:    15 9'0-0-0-0-0   ->     1 15'100000000000000
     86:    15 9'0-0-1-0-0   ->     6 15'100000000000000
     87:    15 9'1-0---0-0   ->    15 15'100000000000000

-------------------------------------

27.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\xosera_main.copper.cop_ex_state$13148' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.audio_mixer.fetch_st$13154' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_a.pf_fetch$13163' from module `\xosera_upd'.
Mapping FSM `$fsm$\xosera_main.video_gen.video_pf_b.pf_fetch$13181' from module `\xosera_upd'.

27.12. Executing OPT pass (performing simple optimizations).

27.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~40 debug messages>

27.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

27.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~454 debug messages>

27.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$12771 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$3\blit_ack_next[0:0], Q = \xosera_main.vram_arb.blit_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\vram_arb.$procdff$12770 ($dff) from module xosera_upd (D = $flatten\xosera_main.\vram_arb.$2\regs_ack_next[0:0], Q = \xosera_main.vram_arb.regs_ack_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12782 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_state_next, Q = \xosera_main.video_gen.video_timing.v_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12781 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.h_state_next, Q = \xosera_main.video_gen.video_timing.h_state, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12780 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.vsync_next, Q = \xosera_main.video_gen.video_timing.vsync, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12779 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.hsync_next, Q = \xosera_main.video_gen.video_timing.hsync, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12778 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.v_count_next, Q = \xosera_main.video_gen.video_timing.v_count, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13607 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$2\v_count_next[9:0], Q = \xosera_main.video_gen.video_timing.v_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12777 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1400_Y, Q = \xosera_main.video_gen.video_timing.h_count, rval = 10'0000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12776 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible_next, Q = \xosera_main.video_gen.video_timing.end_of_visible, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12775 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_frame_next, Q = \xosera_main.video_gen.video_timing.end_of_frame, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12774 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_line_next, Q = \xosera_main.video_gen.video_timing.end_of_line, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_timing.$procdff$12773 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.dv_de_next, Q = \xosera_main.video_gen.video_timing.dv_de, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12810 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6850_Y $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6869_Y }, Q = \xosera_main.video_gen.video_pf_b.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13616 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6850_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$13616 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6869_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12809 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6878_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13635 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6874_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12808 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6886_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13637 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6884_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12807 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6902_Y, Q = \xosera_main.video_gen.video_pf_b.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12806 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6911_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13642 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12805 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6916_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13650 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12804 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6921_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13658 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12803 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6926_Y, Q = \xosera_main.video_gen.video_pf_b.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13666 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_b.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12802 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6931_Y, Q = \xosera_main.video_gen.video_pf_b.pf_attr_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13674 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_attr_word_next [10:0], Q = \xosera_main.video_gen.video_pf_b.pf_attr_word [10:0]).
Adding EN signal on $auto$ff.cc:266:slice$13674 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_attr_word_next [15:11], Q = \xosera_main.video_gen.video_pf_b.pf_attr_word [15:11]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12801 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6936_Y, Q = \xosera_main.video_gen.video_pf_b.pf_words_ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13689 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.pf_words_ready_next, Q = \xosera_main.video_gen.video_pf_b.pf_words_ready).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12800 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6943_Y, Q = \xosera_main.video_gen.video_pf_b.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13691 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6943_Y, Q = \xosera_main.video_gen.video_pf_b.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12799 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6948_Y, Q = \xosera_main.video_gen.video_pf_b.fetch_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13699 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_b.fetch_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12798 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6959_Y, Q = \xosera_main.video_gen.video_pf_b.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13701 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6959_Y, Q = \xosera_main.video_gen.video_pf_b.pf_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12796 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6986_Y, Q = \xosera_main.video_gen.video_pf_b.pf_line_start, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12795 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7002_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_y, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13720 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7002_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_y).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12794 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7013_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_x, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13730 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1358_Y, Q = \xosera_main.video_gen.video_pf_b.pf_tile_x).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12793 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7023_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13740 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7021_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12792 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7033_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13744 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7031_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12791 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7050_Y, Q = \xosera_main.video_gen.video_pf_b.pf_v_count, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12790 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7063_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13749 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7063_Y, Q = \xosera_main.video_gen.video_pf_b.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12789 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7068_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_end_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13757 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12788 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7075_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_start_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13759 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7075_Y, Q = \xosera_main.video_gen.video_pf_b.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12787 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7080_Y, Q = \xosera_main.video_gen.video_pf_b.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13763 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_b.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12786 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7089_Y, Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13767 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12785 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7094_Y, Q = \xosera_main.video_gen.video_pf_b.tilemem_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13769 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_b.tilemem_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12784 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7099_Y, Q = \xosera_main.video_gen.video_pf_b.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13771 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_b.vram_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_b.$procdff$12783 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7104_Y, Q = \xosera_main.video_gen.video_pf_b.vram_sel_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13773 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.vram_sel_next, Q = \xosera_main.video_gen.video_pf_b.vram_sel_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12810 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6850_Y $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6869_Y }, Q = \xosera_main.video_gen.video_pf_a.pf_pixels, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13775 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6850_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$13775 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6869_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels [55:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12809 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6878_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13794 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6874_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12808 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6886_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13796 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6884_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_hrev).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12807 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6902_Y, Q = \xosera_main.video_gen.video_pf_a.pf_pixels_buf_full, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12806 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13801 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word3_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word3).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12805 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13805 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word2_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word2).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12804 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13809 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word1_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word1).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12803 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13813 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_data_word0_next, Q = \xosera_main.video_gen.video_pf_a.pf_data_word0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12802 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next, Q = \xosera_main.video_gen.video_pf_a.pf_attr_word, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13817 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [10:0], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [10:0]).
Adding EN signal on $auto$ff.cc:266:slice$13817 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.pf_attr_word_next [15:11], Q = \xosera_main.video_gen.video_pf_a.pf_attr_word [15:11]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12801 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$logic_not$./video_playfield.sv:202$1304_Y, Q = \xosera_main.video_gen.video_pf_a.pf_words_ready, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12800 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6943_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13829 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6943_Y, Q = \xosera_main.video_gen.video_pf_a.pf_initial_buf).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12798 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6959_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13833 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6959_Y, Q = \xosera_main.video_gen.video_pf_a.pf_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12796 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$6986_Y, Q = \xosera_main.video_gen.video_pf_a.pf_line_start, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12795 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7002_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$13850 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7002_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_y).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12794 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7013_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13860 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1358_Y, Q = \xosera_main.video_gen.video_pf_a.pf_tile_x).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12793 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7023_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13870 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7021_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12792 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7033_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$13874 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7031_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_frac_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12791 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7050_Y, Q = \xosera_main.video_gen.video_pf_a.pf_v_count, rval = 2'00).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12790 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7063_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13879 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7063_Y, Q = \xosera_main.video_gen.video_pf_a.pf_h_count).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12789 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7068_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13887 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_end_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12788 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7075_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$13889 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7075_Y, Q = \xosera_main.video_gen.video_pf_a.scanout_start_hcount).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12787 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7080_Y, Q = \xosera_main.video_gen.video_pf_a.scanout, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13893 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.video_pf_a.scanout).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12786 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o, rval = 13'0000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12785 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.tilemem_sel_next, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12784 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next, Q = \xosera_main.video_gen.video_pf_a.vram_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13899 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_a.vram_addr_o [15:13]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\video_pf_a.$procdff$12783 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.vram_sel_next, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$12743 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1894_Y, Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$procdff$12742 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_r_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_r_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$12743 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1894_Y, Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator, rval = 9'000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$procdff$12742 ($dff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_l_dac.accumulator [8], Q = \xosera_main.video_gen.audio_mixer.audio_l_dac.pulse_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13071 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12297_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12279_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12288_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12342_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12324_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12333_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12402_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12384_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12393_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12465_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12447_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12456_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_period, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13070 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12363_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12369_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12432_Y $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12492_Y }, Q = \xosera_main.video_gen.audio_mixer.chan_val, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$13936 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2761_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$13936 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2751_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$13936 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2741_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$13936 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$ternary$./audio_mixer_slim.sv:181$2731_Y, Q = \xosera_main.video_gen.audio_mixer.chan_val [7:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13069 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$14$lookahead\chan_buff_ok$2691[3:0]$2782, Q = \xosera_main.video_gen.audio_mixer.chan_buff_ok, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13068 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12423_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13068 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12375_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [2], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13068 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12438_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [1], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13068 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12498_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13951 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2730_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [0]).
Adding EN signal on $auto$ff.cc:266:slice$13948 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2740_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [1]).
Adding EN signal on $auto$ff.cc:266:slice$13945 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2750_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [2]).
Adding EN signal on $auto$ff.cc:266:slice$13942 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$logic_not$./audio_mixer_slim.sv:179$2760_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff_odd [3]).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13067 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$2$lookahead\chan_buff$2690[63:0]$2781, Q = \xosera_main.video_gen.audio_mixer.chan_buff, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13958 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$or$./audio_mixer_slim.sv:0$2840_Y, Q = \xosera_main.video_gen.audio_mixer.chan_buff).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13066 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y, Q = \xosera_main.video_gen.audio_mixer.audio_mem_rd_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13962 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y, Q = \xosera_main.video_gen.audio_mixer.audio_mem_rd_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13065 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12624_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13972 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12624_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13064 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$13976 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13063 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12535_Y, Q = \xosera_main.video_gen.audio_mixer.audio_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13062 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12643_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13981 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12643_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13061 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$6$lookahead\fetch_restart$2688[3:0]$2779, Q = \xosera_main.video_gen.audio_mixer.fetch_restart, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13060 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12670_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$13990 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12668_Y, Q = \xosera_main.video_gen.audio_mixer.fetch_chan).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13058 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12708_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_addr_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$13996 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o, Q = \xosera_main.video_gen.audio_mixer.audio_dma_addr_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13057 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12717_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_tile_req_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$13998 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12717_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_tile_req_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13056 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12728_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_vram_req_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14006 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12728_Y, Q = \xosera_main.video_gen.audio_mixer.audio_dma_vram_req_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13055 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$or$./audio_mixer_slim.sv:0$2816_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reload_nchan_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13054 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12070_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14019 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.audio_mixer.audio_reg_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13053 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12075_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_addr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14021 ($sdff) from module xosera_upd (D = \xosera_main.xrmem_arb.xr_addr [3:0], Q = \xosera_main.video_gen.audio_mixer.audio_reg_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13052 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12065_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14023 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12065_Y, Q = \xosera_main.video_gen.audio_mixer.audio_reg_wr).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13051 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$11988_Y, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14027 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2867_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_r_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13050 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$11994_Y, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14029 ($sdff) from module xosera_upd (D = { 1'0 $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2864_Y }, Q = \xosera_main.video_gen.audio_mixer.vol_l_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13049 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12000_Y, Q = \xosera_main.video_gen.audio_mixer.value_temp, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14031 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2870_Y, Q = \xosera_main.video_gen.audio_mixer.value_temp).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13048 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$11976_Y, Q = \xosera_main.video_gen.audio_mixer.mix_clr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13047 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2861_Y, Q = \xosera_main.video_gen.audio_mixer.mix_chan, rval = 3'000).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13046 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12012_Y, Q = \xosera_main.video_gen.audio_mixer.output_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14037 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12010_Y, Q = \xosera_main.video_gen.audio_mixer.output_r).
Adding SRST signal on $flatten\xosera_main.\video_gen.\audio_mixer.$procdff$13045 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12024_Y, Q = \xosera_main.video_gen.audio_mixer.output_l, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14039 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12022_Y, Q = \xosera_main.video_gen.audio_mixer.output_l).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$12878 ($dff) from module xosera_upd (D = \xosera_main.video_gen.tilemem_data_i, Q = \xosera_main.video_gen.pb_tilemem_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12877 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$9023_Y, Q = \xosera_main.video_gen.pb_tilemem_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14042 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.pb_tilemem_rd_save).
Adding EN signal on $flatten\xosera_main.\video_gen.$procdff$12875 ($dff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i, Q = \xosera_main.video_gen.pb_vram_rd_data).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12874 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$9029_Y, Q = \xosera_main.video_gen.pb_vram_rd_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14045 ($sdff) from module xosera_upd (D = 1'1, Q = \xosera_main.video_gen.pb_vram_rd_save).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12872 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8252_Y, Q = \xosera_main.video_gen.audio_enable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14047 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.video_gen.audio_enable).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12871 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8169_Y, Q = \xosera_main.video_gen.pb_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12870 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8176_Y, Q = \xosera_main.video_gen.pb_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12869 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8260_Y, Q = \xosera_main.video_gen.pb_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14061 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pb_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12868 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8268_Y, Q = \xosera_main.video_gen.pb_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14065 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pb_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12867 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8277_Y, Q = \xosera_main.video_gen.pb_v_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14069 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.pb_v_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12866 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8286_Y, Q = \xosera_main.video_gen.pb_h_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14073 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6:4], Q = \xosera_main.video_gen.pb_h_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12865 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8299_Y, Q = \xosera_main.video_gen.pb_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14077 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pb_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12864 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8312_Y, Q = \xosera_main.video_gen.pb_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14081 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pb_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12863 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8324_Y, Q = \xosera_main.video_gen.pb_tile_height, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$14085 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pb_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12862 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8336_Y, Q = \xosera_main.video_gen.pb_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14089 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pb_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12861 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8348_Y, Q = \xosera_main.video_gen.pb_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14093 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pb_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12860 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8360_Y, Q = \xosera_main.video_gen.pb_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14097 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pb_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12859 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8373_Y, Q = \xosera_main.video_gen.pb_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14101 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pb_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12858 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8386_Y, Q = \xosera_main.video_gen.pb_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14105 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pb_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12857 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8399_Y, Q = \xosera_main.video_gen.pb_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14109 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pb_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12856 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8409_Y, Q = \xosera_main.video_gen.pb_line_len, rval = 16'0000000001010000).
Adding EN signal on $auto$ff.cc:266:slice$14113 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12855 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8420_Y, Q = \xosera_main.video_gen.pb_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14117 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pb_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12854 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8433_Y, Q = \xosera_main.video_gen.pb_blank, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14121 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pb_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12853 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8197_Y, Q = \xosera_main.video_gen.pa_gfx_ctrl_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12852 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8212_Y, Q = \xosera_main.video_gen.pa_line_start_set, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12851 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8449_Y, Q = \xosera_main.video_gen.pa_fine_vscroll, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14135 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:0], Q = \xosera_main.video_gen.pa_fine_vscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12850 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8465_Y, Q = \xosera_main.video_gen.pa_fine_hscroll, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$14139 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [12:8], Q = \xosera_main.video_gen.pa_fine_hscroll).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12849 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8482_Y, Q = \xosera_main.video_gen.pa_v_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14143 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [2:0], Q = \xosera_main.video_gen.pa_v_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12848 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8499_Y, Q = \xosera_main.video_gen.pa_h_frac_repeat, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14147 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6:4], Q = \xosera_main.video_gen.pa_h_frac_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12847 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8520_Y, Q = \xosera_main.video_gen.pa_v_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14151 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.video_gen.pa_v_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12846 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8541_Y, Q = \xosera_main.video_gen.pa_h_repeat, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14155 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:2], Q = \xosera_main.video_gen.pa_h_repeat).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12845 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8561_Y, Q = \xosera_main.video_gen.pa_tile_height, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$14159 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [3:0], Q = \xosera_main.video_gen.pa_tile_height).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12844 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8581_Y, Q = \xosera_main.video_gen.pa_tile_in_vram, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14163 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [8], Q = \xosera_main.video_gen.pa_tile_in_vram).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12843 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8601_Y, Q = \xosera_main.video_gen.pa_disp_in_tile, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14167 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9], Q = \xosera_main.video_gen.pa_disp_in_tile).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12842 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8621_Y, Q = \xosera_main.video_gen.pa_tile_bank, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14171 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:10], Q = \xosera_main.video_gen.pa_tile_bank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12841 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8642_Y, Q = \xosera_main.video_gen.pa_bitmap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14175 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [6], Q = \xosera_main.video_gen.pa_bitmap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12840 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8663_Y, Q = \xosera_main.video_gen.pa_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14179 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5:4], Q = \xosera_main.video_gen.pa_bpp).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12839 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8684_Y, Q = \xosera_main.video_gen.pa_colorbase, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14183 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.video_gen.pa_colorbase).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12838 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8702_Y, Q = \xosera_main.video_gen.pa_line_len, rval = 16'0000000001010000).
Adding EN signal on $auto$ff.cc:266:slice$14187 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_line_len).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12837 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8721_Y, Q = \xosera_main.video_gen.pa_start_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14191 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.pa_start_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12836 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8742_Y, Q = \xosera_main.video_gen.pa_blank, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14195 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7], Q = \xosera_main.video_gen.pa_blank).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12835 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8772_Y, Q = \xosera_main.video_gen.vid_pointer_col, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14199 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:12], Q = \xosera_main.video_gen.vid_pointer_col).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12834 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8802_Y, Q = \xosera_main.video_gen.vid_pointer_v, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14203 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_pointer_v).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12833 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8833_Y, Q = \xosera_main.video_gen.vid_pointer_h, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14207 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_pointer_h).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12832 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8841_Y, Q = \xosera_main.video_gen.line_set_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14211 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.video_gen.line_set_addr).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12831 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8873_Y, Q = \xosera_main.video_gen.vid_right, rval = 10'1010000000).
Adding EN signal on $auto$ff.cc:266:slice$14215 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_right).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12830 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8906_Y, Q = \xosera_main.video_gen.vid_left, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$14219 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [9:0], Q = \xosera_main.video_gen.vid_left).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12829 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8943_Y, Q = \xosera_main.video_gen.vid_colorswap, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14223 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.vid_colorswap).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12828 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8980_Y, Q = \xosera_main.video_gen.border_color, rval = 8'00001000).
Adding EN signal on $auto$ff.cc:266:slice$14227 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:0], Q = \xosera_main.video_gen.border_color).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12827 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$9016_Y, Q = \xosera_main.video_gen.copp_reg_enable_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14231 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.copp_reg_enable_o).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12826 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8156_Y, Q = \xosera_main.video_gen.copp_reg_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12825 ($dff) from module xosera_upd (D = \xosera_main.video_gen.video_timing.end_of_visible, Q = \xosera_main.video_gen.video_intr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12823 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8099_Y, Q = \xosera_main.video_gen.pointer_v_cnt, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14241 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8097_Y [5], Q = \xosera_main.video_gen.pointer_v_cnt [5]).
Adding EN signal on $auto$ff.cc:266:slice$14241 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8097_Y [4:0], Q = \xosera_main.video_gen.pointer_v_cnt [4:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12822 ($dff) from module xosera_upd (D = \xosera_main.video_gen.vid_pointer_h_next, Q = \xosera_main.video_gen.pointer_h_cnt, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$14248 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$add$./video_gen.sv:701$1243_Y, Q = \xosera_main.video_gen.pointer_h_cnt).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12821 ($dff) from module xosera_upd (D = \xosera_main.xrmem_arb.pointermem.rd_data_o [3:0], Q = \xosera_main.video_gen.pointer_word [3:0], rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12821 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8085_Y [15:4], Q = \xosera_main.video_gen.pointer_word [15:4], rval = 12'000000000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12820 ($dff) from module xosera_upd (D = \xosera_main.video_gen.mem_fetch_next, Q = \xosera_main.video_gen.mem_fetch, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12819 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:760$1267_Y, Q = \xosera_main.video_gen.colorB_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12818 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8080_Y, Q = \xosera_main.video_gen.colorA_index_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12816 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [3], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12816 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [2], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12816 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [1], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12816 ($dff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15], Q = \xosera_main.video_gen.audio_restart_nchan [0], rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12815 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8049_Y $flatten\xosera_main.\video_gen.$procmux$7889_Y $flatten\xosera_main.\video_gen.$procmux$7934_Y $flatten\xosera_main.\video_gen.$procmux$7979_Y }, Q = \xosera_main.video_gen.audio_period_nchan, rval = 60'000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14291 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [59:45]).
Adding EN signal on $auto$ff.cc:266:slice$14291 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [44:30]).
Adding EN signal on $auto$ff.cc:266:slice$14291 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [29:15]).
Adding EN signal on $auto$ff.cc:266:slice$14291 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [14:0], Q = \xosera_main.video_gen.audio_period_nchan [14:0]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12814 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8059_Y $flatten\xosera_main.\video_gen.$procmux$7909_Y $flatten\xosera_main.\video_gen.$procmux$7954_Y $flatten\xosera_main.\video_gen.$procmux$7999_Y }, Q = \xosera_main.video_gen.audio_vol_r_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14304 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$14304 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$14304 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$14304 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [7:1], Q = \xosera_main.video_gen.audio_vol_r_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12813 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8069_Y $flatten\xosera_main.\video_gen.$procmux$7899_Y $flatten\xosera_main.\video_gen.$procmux$7944_Y $flatten\xosera_main.\video_gen.$procmux$7989_Y }, Q = \xosera_main.video_gen.audio_vol_l_nchan, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14317 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [20:14]).
Adding EN signal on $auto$ff.cc:266:slice$14317 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [13:7]).
Adding EN signal on $auto$ff.cc:266:slice$14317 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [6:0]).
Adding EN signal on $auto$ff.cc:266:slice$14317 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:9], Q = \xosera_main.video_gen.audio_vol_l_nchan [27:21]).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12812 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_gen.$procmux$8006_Y $flatten\xosera_main.\video_gen.$procmux$7871_Y $flatten\xosera_main.\video_gen.$procmux$7916_Y $flatten\xosera_main.\video_gen.$procmux$7961_Y }, Q = \xosera_main.video_gen.audio_intr_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12811 ($dff) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8037_Y, Q = \xosera_main.video_gen.audio_reg_wr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$13036 ($dff) from module xosera_upd (D = { \xosera_main.xrmem_arb.colormem_B.rd_data_o [15:12] \xosera_main.xrmem_arb.colormem_B.rd_data_o [15:12] }, Q = \xosera_main.video_blend.alphaB, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$13035 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_blend.$not$./video_blend_4bit.sv:88$2925_Y $flatten\xosera_main.\video_blend.$not$./video_blend_4bit.sv:88$2925_Y }, Q = \xosera_main.video_blend.alphaA, rval = 8'11111111).
Adding SRST signal on $flatten\xosera_main.\video_blend.$procdff$13022 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:115$2929_Y $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:116$2928_Y $flatten\xosera_main.\video_blend.$ternary$./video_blend_4bit.sv:117$2927_Y }, Q = \xosera_main.video_blend.blend_rgb_o, rval = 12'000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procdff$12921 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9908_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_busy_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procdff$12920 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9919_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_rcnt, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$14336 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9919_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_rcnt).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procdff$12919 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9930_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_bcnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14340 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9930_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_bcnt).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procdff$12918 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9941_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_sr, rval = 9'111111111).
Adding EN signal on $auto$ff.cc:266:slice$14348 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$procmux$9941_Y, Q = \xosera_main.reg_interface.uart.acia_tx.tx_sr).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.$procdff$12928 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.uart.txf, Q = \xosera_main.reg_interface.uart.txf_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.$procdff$12927 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.uart.acia_tx.tx_busy_o, Q = \xosera_main.reg_interface.uart.prev_tx_busy, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\uart.$procdff$12926 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.$procmux$9961_Y, Q = \xosera_main.reg_interface.uart.txf, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14358 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\uart.$procmux$9961_Y, Q = \xosera_main.reg_interface.uart.txf).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12974 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data_ff0, Q = \xosera_main.reg_interface.bus.data, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12973 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bus_data_i, Q = \xosera_main.reg_interface.bus.data_ff0, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12972 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num_ff0, Q = \xosera_main.reg_interface.bus.reg_num, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12971 ($dff) from module xosera_upd (D = { \gpio_27 \gpio_26 \gpio_25 \gpio_23 }, Q = \xosera_main.reg_interface.bus.reg_num_ff0, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12970 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel_ff0, Q = \xosera_main.reg_interface.bus.bytesel, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12969 ($dff) from module xosera_upd (D = \led_blue, Q = \xosera_main.reg_interface.bus.bytesel_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12968 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.rd_nwr_ff0, Q = \xosera_main.reg_interface.bus.rd_nwr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12967 ($dff) from module xosera_upd (D = \led_green, Q = \xosera_main.reg_interface.bus.rd_nwr_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12966 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n, Q = \xosera_main.reg_interface.bus.cs_n_last, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12965 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff1, Q = \xosera_main.reg_interface.bus.cs_n, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12964 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.cs_n_ff0, Q = \xosera_main.reg_interface.bus.cs_n_ff1, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12963 ($dff) from module xosera_upd (D = \led_red, Q = \xosera_main.reg_interface.bus.cs_n_ff0, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12962 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.data, Q = \xosera_main.reg_interface.bus.bytedata_o, rval = 8'00000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12961 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytesel, Q = \xosera_main.reg_interface.bus.bytesel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12960 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.reg_num, Q = \xosera_main.reg_interface.bus.reg_num_o, rval = 4'0000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12959 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$11336_Y, Q = \xosera_main.reg_interface.bus.read_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.\bus.$procdff$12958 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.\bus.$procmux$11344_Y, Q = \xosera_main.reg_interface.bus.write_strobe_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12917 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9883_Y, Q = \xosera_main.reg_interface.reg_timer_frac, rval = 14'00000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12916 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9889_Y, Q = \xosera_main.reg_interface.reg_timer_countdown, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14388 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer_next, Q = \xosera_main.reg_interface.reg_timer_countdown).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12915 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9895_Y, Q = \xosera_main.reg_interface.reg_timer, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14390 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:208$2887_Y, Q = \xosera_main.reg_interface.reg_timer).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12914 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9377_Y, Q = \xosera_main.reg_interface.pixel_bpp, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14392 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [1:0], Q = \xosera_main.reg_interface.pixel_bpp).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12913 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9386_Y, Q = \xosera_main.reg_interface.pixel_width, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14398 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_pixel_y, Q = \xosera_main.reg_interface.pixel_width).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12912 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9395_Y, Q = \xosera_main.reg_interface.pixel_base, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14404 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_pixel_x, Q = \xosera_main.reg_interface.pixel_base).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12911 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9199_Y $flatten\xosera_main.\reg_interface.$procmux$9174_Y }, Q = \xosera_main.reg_interface.reg_pixel_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14410 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_y [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14410 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_y [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12910 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9408_Y $flatten\xosera_main.\reg_interface.$procmux$9187_Y }, Q = \xosera_main.reg_interface.reg_pixel_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14419 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_x [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14419 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_pixel_x [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12909 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9325_Y, Q = \xosera_main.reg_interface.pixel_strobe, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12908 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9450_Y, Q = \xosera_main.reg_interface.intr_mask, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$14435 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_mask).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12907 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9464_Y, Q = \xosera_main.reg_interface.reg_data_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14441 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_data_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12906 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9483_Y, Q = \xosera_main.reg_interface.reg_xdata_even, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14447 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_xdata_even).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12905 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9488_Y, Q = \xosera_main.reg_interface.timer_latch_val, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14453 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.reg_timer [7:0], Q = \xosera_main.reg_interface.timer_latch_val).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12904 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9309_Y, Q = \xosera_main.reg_interface.xwr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12903 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9302_Y, Q = \xosera_main.reg_interface.xrd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12902 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9309_Y, Q = \xosera_main.reg_interface.wr_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12901 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9316_Y, Q = \xosera_main.reg_interface.rd_incr_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12900 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9511_Y, Q = \xosera_main.reg_interface.vram_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12899 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9538_Y, Q = \xosera_main.reg_interface.xr_rd, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12898 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9549_Y, Q = \xosera_main.reg_interface.uart_din, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14477 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.uart_din).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12897 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9325_Y, Q = \xosera_main.reg_interface.uart_wr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12896 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9568_Y, Q = \xosera_main.reg_interface.reg_timer_interval, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14488 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_timer_interval).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12895 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9162_Y $flatten\xosera_main.\reg_interface.$procmux$9427_Y }, Q = \xosera_main.reg_interface.reg_wr_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12894 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9584_Y $flatten\xosera_main.\reg_interface.$procmux$9215_Y }, Q = \xosera_main.reg_interface.reg_wr_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14493 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14493 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_wr_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12893 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9610_Y, Q = \xosera_main.reg_interface.reg_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14502 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i, Q = \xosera_main.reg_interface.reg_data).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12892 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9603_Y $flatten\xosera_main.\reg_interface.$procmux$9234_Y }, Q = \xosera_main.reg_interface.reg_rd_addr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12891 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9628_Y $flatten\xosera_main.\reg_interface.$procmux$9252_Y }, Q = \xosera_main.reg_interface.reg_rd_incr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14507 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$14507 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o, Q = \xosera_main.reg_interface.reg_rd_incr [7:0]).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12890 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9657_Y, Q = \xosera_main.reg_interface.reg_xdata, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14516 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.xr_data_i, Q = \xosera_main.reg_interface.reg_xdata).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12889 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9650_Y $flatten\xosera_main.\reg_interface.$procmux$9274_Y }, Q = \xosera_main.reg_interface.reg_wr_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12888 ($dff) from module xosera_upd (D = { $flatten\xosera_main.\reg_interface.$procmux$9680_Y $flatten\xosera_main.\reg_interface.$procmux$9297_Y }, Q = \xosera_main.reg_interface.reg_rd_xaddr, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12887 ($dff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [6:0], Q = \xosera_main.reg_interface.intr_clear_o, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12886 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9705_Y, Q = \xosera_main.reg_interface.regs_data_o, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14531 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9699_Y, Q = \xosera_main.reg_interface.regs_data_o).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12885 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9737_Y, Q = \xosera_main.reg_interface.regs_addr_o, rval = 16'0000000000000000).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12884 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9765_Y, Q = \xosera_main.reg_interface.regs_wrmask_o, rval = 4'1111).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12883 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9787_Y, Q = \xosera_main.reg_interface.regs_wr_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12882 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9816_Y, Q = \xosera_main.reg_interface.regs_xr_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12881 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9840_Y, Q = \xosera_main.reg_interface.regs_vram_sel_o, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\reg_interface.$procdff$12880 ($dff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9863_Y, Q = \xosera_main.reg_interface.reconfig_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14546 ($sdff) from module xosera_upd (D = \xosera_main.reg_interface.bus.bytedata_o [7], Q = \xosera_main.reg_interface.reconfig_o).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12953 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10191_Y, Q = \xosera_main.copper.cop_run, rval = 1'1).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12952 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10181_Y, Q = \xosera_main.copper.cop_reset, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12951 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10196_Y, Q = \xosera_main.copper.cop_en, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$14554 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.copp_reg_enable_o, Q = \xosera_main.copper.cop_en).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12950 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10175_Y, Q = \xosera_main.copper.cop_RA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14556 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10173_Y, Q = \xosera_main.copper.cop_RA).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12949 ($dff) from module xosera_upd (D = \xosera_main.copper.ram_rd_en, Q = \xosera_main.copper.rd_pipeline, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12947 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10060_Y, Q = \xosera_main.copper.write_data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14559 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10060_Y, Q = \xosera_main.copper.write_data).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12946 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10071_Y, Q = \xosera_main.copper.write_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14567 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10071_Y, Q = \xosera_main.copper.write_addr).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12945 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10087_Y, Q = \xosera_main.copper.xr_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12944 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$9993_Y, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12943 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10015_Y, Q = \xosera_main.copper.ram_rd_addr, rval = 11'00000000000).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12942 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10109_Y, Q = \xosera_main.copper.rd_reg_save, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14578 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.rd_reg_save).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12941 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10021_Y, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12940 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10119_Y, Q = \xosera_main.copper.wait_for_v, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14583 ($sdff) from module xosera_upd (D = \xosera_main.copper.cop_IR [11], Q = \xosera_main.copper.wait_for_v).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12939 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10136_Y, Q = \xosera_main.copper.wait_hv_flag, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12938 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10142_Y, Q = \xosera_main.copper.cop_IR, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14588 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10142_Y, Q = \xosera_main.copper.cop_IR).
Adding SRST signal on $flatten\xosera_main.\copper.$procdff$12937 ($dff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10151_Y, Q = \xosera_main.copper.cop_PC, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$14596 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10151_Y, Q = \xosera_main.copper.cop_PC).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13014 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11753_Y, Q = \xosera_main.blitter.xreg_blit_queued, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13013 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11760_Y, Q = \xosera_main.blitter.xreg_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14613 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13012 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11768_Y, Q = \xosera_main.blitter.xreg_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14617 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13011 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11778_Y, Q = \xosera_main.blitter.xreg_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14621 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13010 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11789_Y, Q = \xosera_main.blitter.xreg_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14625 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13009 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11803_Y, Q = \xosera_main.blitter.xreg_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14629 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13008 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11818_Y, Q = \xosera_main.blitter.xreg_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14633 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13007 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11830_Y, Q = \xosera_main.blitter.xreg_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14637 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13006 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11843_Y, Q = \xosera_main.blitter.xreg_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14641 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i, Q = \xosera_main.blitter.xreg_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13005 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11852_Y, Q = \xosera_main.blitter.xreg_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14645 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [11:8], Q = \xosera_main.blitter.xreg_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13004 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11861_Y, Q = \xosera_main.blitter.xreg_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14649 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:12], Q = \xosera_main.blitter.xreg_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13003 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11870_Y, Q = \xosera_main.blitter.xreg_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14653 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [1:0], Q = \xosera_main.blitter.xreg_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13002 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11886_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14657 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [15:8], Q = \xosera_main.blitter.xreg_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13001 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11902_Y, Q = \xosera_main.blitter.xreg_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14661 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [5], Q = \xosera_main.blitter.xreg_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$13000 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11918_Y, Q = \xosera_main.blitter.xreg_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14665 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [4], Q = \xosera_main.blitter.xreg_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12999 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11934_Y, Q = \xosera_main.blitter.xreg_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14669 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_data_i [0], Q = \xosera_main.blitter.xreg_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12998 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11621_Y, Q = \xosera_main.blitter.blit_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$14673 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_state_next, Q = \xosera_main.blitter.blit_state).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12997 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11626_Y, Q = \xosera_main.blitter.blit_addr, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14675 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_addr_next, Q = \xosera_main.blitter.blit_addr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12996 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11631_Y, Q = \xosera_main.blitter.blit_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14681 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_wr_next, Q = \xosera_main.blitter.blit_wr).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12995 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11636_Y, Q = \xosera_main.blitter.blit_vram_sel, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14683 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_vram_sel_next, Q = \xosera_main.blitter.blit_vram_sel).
Adding EN signal on $flatten\xosera_main.\blitter.$procdff$12994 ($dff) from module xosera_upd (D = \xosera_main.blitter.blit_done_intr_next, Q = \xosera_main.blitter.blit_done_intr).
Adding SRST signal on $auto$ff.cc:266:slice$14685 ($dffe) from module xosera_upd (D = $flatten\xosera_main.\blitter.$2\blit_done_intr_next[0:0], Q = \xosera_main.blitter.blit_done_intr, rval = 1'0).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12993 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11646_Y, Q = \xosera_main.blitter.blit_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14691 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_f_mask_next, Q = \xosera_main.blitter.blit_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12992 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11651_Y, Q = \xosera_main.blitter.last_S, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14697 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_data_i [11:0], Q = \xosera_main.blitter.last_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12991 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11658_Y, Q = \xosera_main.blitter.val_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14701 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11658_Y, Q = \xosera_main.blitter.val_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12990 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11663_Y, Q = \xosera_main.blitter.blit_count, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14709 ($sdff) from module xosera_upd (D = \xosera_main.blitter.blit_count_next, Q = \xosera_main.blitter.blit_count).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12989 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11668_Y, Q = \xosera_main.blitter.blit_words, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14715 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_words, Q = \xosera_main.blitter.blit_words).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12988 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11675_Y, Q = \xosera_main.blitter.blit_lines, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14717 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11675_Y, Q = \xosera_main.blitter.blit_lines).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12987 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11682_Y, Q = \xosera_main.blitter.blit_dst_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14725 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11682_Y, Q = \xosera_main.blitter.blit_dst_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12986 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11689_Y, Q = \xosera_main.blitter.blit_src_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14733 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11689_Y, Q = \xosera_main.blitter.blit_src_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12985 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11694_Y, Q = \xosera_main.blitter.blit_val_CX, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14741 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CX, Q = \xosera_main.blitter.blit_val_CX).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12984 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11699_Y, Q = \xosera_main.blitter.blit_val_CA, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14743 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_val_CA, Q = \xosera_main.blitter.blit_val_CA).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12983 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11704_Y, Q = \xosera_main.blitter.blit_mod_D, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14745 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_D, Q = \xosera_main.blitter.blit_mod_D).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12982 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11709_Y, Q = \xosera_main.blitter.blit_mod_S, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$14747 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_mod_S, Q = \xosera_main.blitter.blit_mod_S).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12981 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11714_Y, Q = \xosera_main.blitter.blit_shift_l_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14749 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_l_mask, Q = \xosera_main.blitter.blit_shift_l_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12980 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11719_Y, Q = \xosera_main.blitter.blit_shift_f_mask, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$14751 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_f_mask, Q = \xosera_main.blitter.blit_shift_f_mask).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12979 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11724_Y, Q = \xosera_main.blitter.blit_shift_amount, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$14753 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_shift_amount, Q = \xosera_main.blitter.blit_shift_amount).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12978 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11729_Y, Q = \xosera_main.blitter.blit_ctrl_transp_T, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$14755 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_T, Q = \xosera_main.blitter.blit_ctrl_transp_T).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12977 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11734_Y, Q = \xosera_main.blitter.blit_ctrl_transp_8b, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14757 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp_8b, Q = \xosera_main.blitter.blit_ctrl_transp_8b).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12976 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11739_Y, Q = \xosera_main.blitter.blit_ctrl_transp, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14759 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_transp, Q = \xosera_main.blitter.blit_ctrl_transp).
Adding SRST signal on $flatten\xosera_main.\blitter.$procdff$12975 ($dff) from module xosera_upd (D = $flatten\xosera_main.\blitter.$procmux$11744_Y, Q = \xosera_main.blitter.blit_ctrl_S_const, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$14761 ($sdff) from module xosera_upd (D = \xosera_main.blitter.xreg_ctrl_S_const, Q = \xosera_main.blitter.blit_ctrl_S_const).
Adding SRST signal on $flatten\xosera_main.$procdff$12769 ($dff) from module xosera_upd (D = $flatten\xosera_main.$and$./xosera_main.sv:489$1438_Y, Q = \xosera_main.intr_status, rval = 7'0000000).
Adding SRST signal on $flatten\xosera_main.$procdff$12768 ($dff) from module xosera_upd (D = $flatten\xosera_main.$procmux$6671_Y, Q = \xosera_main.bus_intr_o, rval = 1'0).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14030 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$14028 ($sdffe) from module xosera_upd.

27.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 652 unused cells and 716 unused wires.
<suppressed ~661 debug messages>

27.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~49 debug messages>

27.12.9. Rerunning OPT passes. (Maybe there is more to do..)

27.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

27.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~303 debug messages>
Removed a total of 101 cells.

27.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$13897 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:266:slice$13897 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:266:slice$13897 ($sdff) from module xosera_upd (D = \xosera_main.video_gen.video_pf_a.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_a.tilemem_addr_o [0]).
Adding EN signal on $auto$ff.cc:266:slice$13700 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [15:13], Q = \xosera_main.video_gen.video_pf_b.fetch_addr [15:13]).

27.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 97 unused wires.
<suppressed ~1 debug messages>

27.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~4 debug messages>

27.12.16. Rerunning OPT passes. (Maybe there is more to do..)

27.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

27.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

27.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$13768 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [12:2], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [12:2]).
Adding EN signal on $auto$ff.cc:266:slice$13768 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [1], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [1]).
Adding EN signal on $auto$ff.cc:266:slice$13768 ($sdffe) from module xosera_upd (D = \xosera_main.video_gen.video_pf_b.fetch_addr_next [0], Q = \xosera_main.video_gen.video_pf_b.tilemem_addr_o [0]).

27.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

27.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~3 debug messages>

27.12.23. Rerunning OPT passes. (Maybe there is more to do..)

27.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

27.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

27.12.27. Executing OPT_DFF pass (perform DFF optimizations).

27.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

27.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.12.30. Rerunning OPT passes. (Maybe there is more to do..)

27.12.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

27.12.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.12.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.12.34. Executing OPT_DFF pass (perform DFF optimizations).

27.12.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.12.37. Finished OPT passes. (There is nothing left to do.)

27.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2161 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2162 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2163 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2164 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2165 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2166 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2167 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2168 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2169 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2170 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2171 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2172 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2173 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2174 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2175 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2176 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2177 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2178 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2179 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2180 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2181 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2182 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2183 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2184 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2185 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2186 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2187 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2188 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2189 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2190 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2191 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2192 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2193 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2194 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2195 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2196 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2197 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2198 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2199 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2200 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2201 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2202 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2203 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2204 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2205 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2206 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2207 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2208 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2209 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2210 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2211 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2212 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2213 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2214 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2215 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2216 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2217 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2218 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2219 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2220 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2221 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2222 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2223 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2224 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2225 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2226 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2227 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2228 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2229 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2230 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2231 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2232 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2233 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2234 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2235 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2236 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2237 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2238 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2239 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2240 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2241 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2242 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2243 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2244 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2245 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2246 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2247 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2248 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2249 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2250 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2251 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2252 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2253 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2254 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2255 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2256 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2257 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2258 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2259 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2260 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2261 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2262 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2263 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2264 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2265 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2266 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2267 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2268 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2269 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2270 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2271 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2272 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2273 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2274 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2275 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2276 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2277 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2278 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2279 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2280 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2281 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2282 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2283 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2284 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2285 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2286 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2287 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2288 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2289 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2290 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2291 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2292 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2293 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2294 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2295 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2296 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2297 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2298 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2299 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2300 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2301 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2302 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2303 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2304 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2305 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2306 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2307 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2308 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2309 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2310 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2311 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2312 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2313 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2314 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2315 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2316 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2317 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2318 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2319 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2320 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2321 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2322 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2323 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2324 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2325 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2326 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2327 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2328 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2329 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2330 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2331 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2332 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2333 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2334 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2335 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2336 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2337 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2338 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2339 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2340 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2341 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2342 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2343 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2344 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2345 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2346 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2347 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2348 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2349 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2350 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2351 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2352 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2353 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2354 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2355 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2356 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2357 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2358 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2359 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2360 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2361 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2362 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2363 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2364 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2365 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2366 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2367 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2368 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2369 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2370 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2371 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2372 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2373 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2374 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2375 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2376 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2377 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2378 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2379 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2380 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2381 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2382 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2383 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2384 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2385 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2386 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2387 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2388 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2389 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2390 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2391 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2392 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2393 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2394 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2395 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2396 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2397 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2398 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2399 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2400 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2401 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2402 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2403 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2404 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2405 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2406 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2407 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2408 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2409 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2410 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2411 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2412 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2413 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2414 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2415 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.\audio_mem.$meminit$\bram$./audio_mem.sv:32$2416 (xosera_main.video_gen.audio_mixer.audio_mem.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem_A.$meminit$\bram$./colormem.sv:0$6494 (xosera_main.xrmem_arb.colormem_A.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\colormem_B.$meminit$\bram$./colormem.sv:0$6482 (xosera_main.xrmem_arb.colormem_B.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem.$meminit$\bram$./coppermem.sv:0$6444 (xosera_main.xrmem_arb.coppermem.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:0$3194 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3195 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3197 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3199 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3201 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3203 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3205 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3207 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3209 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3211 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3213 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3215 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3217 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3219 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3221 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3223 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3225 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3227 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3229 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3231 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3233 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3235 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3237 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3239 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3241 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3243 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3245 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3247 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3249 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3251 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3253 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3255 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3257 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3259 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3261 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3263 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3265 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3267 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3269 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3271 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3273 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3275 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3277 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3279 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3281 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3283 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3285 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3287 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3289 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3291 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3293 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3295 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3297 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3299 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3301 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3303 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3305 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3307 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3309 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3311 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3313 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3315 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3317 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3319 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3321 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3323 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3325 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3327 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3329 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3331 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3333 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3335 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3337 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3339 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3341 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3343 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3345 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3347 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3349 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3351 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3353 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3355 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3357 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3359 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3361 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3363 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3365 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3367 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3369 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3371 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3373 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3375 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3377 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3379 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3381 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3383 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3385 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3387 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3389 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3391 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3393 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3395 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3397 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3399 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3401 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3403 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3405 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3407 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3409 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3411 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3413 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3415 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3417 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3419 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3421 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3423 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3425 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3427 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3429 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3431 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3433 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3435 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3437 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3439 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:57$3441 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3196 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3198 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3200 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3202 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3204 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3206 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3208 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3210 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3212 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3214 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3216 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3218 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3220 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3222 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3224 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3226 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3228 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3230 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3232 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3234 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3236 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3238 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3240 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3242 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3244 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3246 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3248 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3250 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3252 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3254 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3256 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3258 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3260 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3262 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3264 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3266 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3268 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3270 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3272 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3274 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3276 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3278 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3280 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3282 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3284 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3286 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3288 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3290 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3292 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3294 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3296 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3298 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3300 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3302 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3304 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3306 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3308 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3310 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3312 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3314 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3316 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3318 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3320 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3322 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3324 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3326 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3328 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3330 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3332 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3334 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3336 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3338 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3340 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3342 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3344 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3346 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3348 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3350 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3352 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3354 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3356 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3358 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3360 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3362 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3364 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3366 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3368 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3370 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3372 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3374 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3376 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3378 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3380 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3382 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3384 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3386 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3388 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3390 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3392 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3394 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3396 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3398 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3400 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3402 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3404 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3406 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3408 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3410 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3412 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3414 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3416 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3418 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3420 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3422 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3424 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3426 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3428 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3430 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3432 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3434 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3436 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3438 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3440 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:59$3442 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:64$3443 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:65$3444 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:66$3445 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 23 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\coppermem_2.$meminit$\bram$./coppermem.sv:67$3446 (xosera_main.xrmem_arb.coppermem_2.bram).
Removed top 24 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\pointermem.$meminit$\bram$./pointermem.sv:0$1122 (xosera_main.xrmem_arb.pointermem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6468 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6469 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 20 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem.$meminit$\bram$./tilemem.sv:0$6470 (xosera_main.xrmem_arb.tilemem.bram).
Removed top 22 address bits (of 32) from memory init port xosera_upd.$flatten\xosera_main.\xrmem_arb.\tilemem_2.$meminit$\bram$./tilemem.sv:0$6456 (xosera_main.xrmem_arb.tilemem_2.bram).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14858 ($ne).
Removed top 1 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13282 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13494 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13498 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13502 ($eq).
Removed top 2 bits (of 5) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13506 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13969 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14866 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13922 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13920 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13916 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13912 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13908 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13904 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14862 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13855 ($ne).
Removed top 4 bits (of 5) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13842 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13838 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13265 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13725 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14245 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13278 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14003 ($ne).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13274 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13714 ($ne).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13712 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13710 ($ne).
Removed top 6 bits (of 7) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13708 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$13706 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13451 ($eq).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2922 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2922 ($add).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2923 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2923 ($add).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:145$1446 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$eq$./xrmem_arb.sv:153$1450 ($eq).
Removed top 3 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\xrmem_arb.$ternary$./xrmem_arb.sv:160$1453 ($mux).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14706 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$procmux$6778_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\vram_arb.\vram.$eq$./vram.sv:82$1415 ($eq).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038 ($sub).
Removed top 4 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:190$1043 ($or).
Removed top 8 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:191$1046 ($or).
Removed top 12 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$or$./blitter_slim.sv:192$1049 ($or).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11481_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11484_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11493_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11527 ($mux).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11537_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11777_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11788_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11802_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11817_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11829_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11842_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\blitter.$procmux$11851_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$procmux$10014_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13368 ($eq).
Removed top 26 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$lt$./video_gen.sv:692$1239 ($lt).
Removed top 3 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.$eq$./video_gen.sv:744$1255 ($eq).
Removed top 1 bits (of 16) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2687 ($sub).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8123_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8124_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8125_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8157_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8170_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8177_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8198_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8213_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8251_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8259_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8276_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8323_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8408_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8419_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8481_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8560_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8701_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8720_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8771_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8832_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8872_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.$procmux$8905_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14609 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$6818_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$procmux$6813_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:108$1390 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_timing.$eq$./video_timing.sv:107$1387 ($eq).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14722 ($ne).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13364 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13360 ($eq).
Removed top 15 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7343 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7274 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14536 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7209 ($mux).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14538 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14564 ($ne).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7120 ($mux).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1372 ($add).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371 ($add).
Removed top 2 bits (of 10) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361 ($add).
Removed top 5 bits (of 10) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1360 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$eq$./video_playfield.sv:225$1308 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$ne$./video_playfield.sv:213$1306 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:149$1299 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:146$1296 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:142$1293 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$or$./video_playfield.sv:140$1292 ($or).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14868 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14730 ($ne).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14850 ($ne).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14738 ($ne).
Removed top 15 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7343 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7274 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7209 ($mux).
Removed top 14 bits (of 16) from mux cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7120 ($mux).
Removed top 31 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371 ($add).
Removed top 28 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371 ($add).
Removed top 5 bits (of 10) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1360 ($sub).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$eq$./video_playfield.sv:225$1308 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$ne$./video_playfield.sv:213$1306 ($ne).
Removed top 1 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:149$1299 ($or).
Removed top 2 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:146$1296 ($or).
Removed top 5 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:142$1293 ($or).
Removed top 6 bits (of 16) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$or$./video_playfield.sv:140$1292 ($or).
Removed top 1 bits (of 3) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13291 ($eq).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14854 ($ne).
Removed top 1 bits (of 6) from port B of cell xosera_upd.$auto$fsm_map.cc:77:implement_pattern_cache$13286 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14593 ($ne).
Removed top 2 bits (of 3) from port B of cell xosera_upd.$auto$opt_dff.cc:195:make_patterns_logic$14603 ($ne).
Removed top 25 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2870 ($shiftx).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2862 ($mul).
Removed top 26 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2862 ($mul).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2859 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2858 ($lt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2856 ($gt).
Removed top 24 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2855 ($lt).
Removed top 26 bits (of 33) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832 ($neg).
Removed top 29 bits (of 32) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796 ($neg).
Converting cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796 ($neg).
Removed top 18 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886 ($add).
Removed top 18 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886 ($add).
Removed top 30 bits (of 32) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888 ($add).
Removed top 18 bits (of 32) from port Y of cell xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888 ($add).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$eq$./reg_interface.sv:558$2912 ($eq).
Removed top 1 bits (of 2) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9146_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9233_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9251_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9273_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9296_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9367_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell xosera_upd.$flatten\xosera_main.\reg_interface.$procmux$9567_CMP0 ($eq).
Removed top 1 bits (of 8) from port A of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2921 ($add).
Removed top 1 bits (of 8) from port B of cell xosera_upd.$flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2921 ($add).
Removed top 1 bits (of 17) from port A of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
Removed top 1 bits (of 17) from port B of cell xosera_upd.$flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
Removed top 2 bits (of 3) from wire xosera_upd.$flatten\xosera_main.\blitter.$2\blit_state_next[2:0].
Removed top 18 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886_Y.
Removed top 18 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888_Y.
Removed top 26 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:0$2863_Y.
Removed top 1 bits (of 7) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2864_Y.
Removed top 5 bits (of 7) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2867_Y.
Removed top 6 bits (of 8) from wire xosera_upd.$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2870_Y.
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$10\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$11\fetch_addr_next[15:0].
Removed top 15 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$8\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$9\fetch_addr_next[15:0].
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371_Y.
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$10\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$11\fetch_addr_next[15:0].
Removed top 15 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$8\fetch_addr_next[15:0].
Removed top 14 bits (of 16) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$9\fetch_addr_next[15:0].
Removed top 28 bits (of 32) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371_Y.
Removed top 6 bits (of 8) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6836_Y.
Removed top 46 bits (of 56) from wire xosera_upd.$flatten\xosera_main.\video_gen.\video_pf_b.$procmux$6859_Y.

27.14. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2864, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2862
shiftmul pattern in xosera_upd: shift=$flatten\xosera_main.\video_gen.\audio_mixer.$shiftx$./audio_mixer_slim.sv:0$2867, mul=$flatten\xosera_main.\video_gen.\audio_mixer.$mul$./audio_mixer_slim.sv:401$2862

27.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1 unused cells and 20 unused wires.
<suppressed ~2 debug messages>

27.16. Executing SHARE pass (SAT-based resource sharing).

27.17. Executing TECHMAP pass (map to technology primitives).

27.17.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

27.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~140 debug messages>

27.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xosera_upd:
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056 ($add).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038 ($sub).
  creating $macc model for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053 ($sub).
  creating $macc model for $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076 ($add).
  creating $macc model for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:208$2887 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:409$2894 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:413$2895 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:417$2896 ($add).
  creating $macc model for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:194$2883 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:76$6500 ($sub).
  creating $macc model for $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:84$6503 ($sub).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2921 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2922 ($add).
  creating $macc model for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2923 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:701$1243 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:703$1245 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2819 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2861 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832 ($neg).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2687 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2727 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2737 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2747 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2757 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1894 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1894 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1301 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1358 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1370 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1372 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1352 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1357 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1360 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1362 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1367 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1374 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1301 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1358 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1370 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1352 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1357 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1360 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1362 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1367 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1374 ($sub).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1400 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1401 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1404 ($add).
  creating $macc model for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1410 ($add).
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1410.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1404.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1401.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1400.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1374.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1367.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1362.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1360.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1357.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1352.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1370.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1358.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1301.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1374.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1367.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1362.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1360.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1357.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1352.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1372.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1370.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1358.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1301.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1894.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1894.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2757.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2747.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2737.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2727.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2687.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2861.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2819.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:703$1245.
  creating $alu model for $macc $flatten\xosera_main.\video_gen.$add$./video_gen.sv:701$1243.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2923.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2922.
  creating $alu model for $macc $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2921.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:84$6503.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:76$6500.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:194$2883.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:417$2896.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:413$2895.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:409$2894.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:208$2887.
  creating $alu model for $macc $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886.
  creating $alu model for $macc $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075.
  creating $alu model for $macc $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055.
  creating $alu model for $macc $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050.
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:395$1096 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:399$1097 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.$lt$./video_gen.sv:692$1239 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2856 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2859 ($gt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2855 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2858 ($lt): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:125$1279 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:531$1368 ($ge): new $alu
  creating $alu model for $flatten\xosera_main.\video_gen.\video_pf_b.$ge$./video_playfield.sv:531$1368 ($ge): new $alu
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$ge$./video_playfield.sv:531$1368: $auto$alumacc.cc:485:replace_alu$14989
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:531$1368: $auto$alumacc.cc:485:replace_alu$14998
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$ge$./video_playfield.sv:125$1279: $auto$alumacc.cc:485:replace_alu$15007
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:389$2858: $auto$alumacc.cc:485:replace_alu$15016
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$lt$./audio_mixer_slim.sv:382$2855: $auto$alumacc.cc:485:replace_alu$15029
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:391$2859: $auto$alumacc.cc:485:replace_alu$15042
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$gt$./audio_mixer_slim.sv:384$2856: $auto$alumacc.cc:485:replace_alu$15049
  creating $alu cell for $flatten\xosera_main.\video_gen.$lt$./video_gen.sv:692$1239: $auto$alumacc.cc:485:replace_alu$15056
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:399$1097: $auto$alumacc.cc:485:replace_alu$15067
  creating $alu cell for $flatten\xosera_main.\copper.$ge$./copper_slim.sv:395$1096: $auto$alumacc.cc:485:replace_alu$15076
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:356$1050: $auto$alumacc.cc:485:replace_alu$15085
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:390$1055: $auto$alumacc.cc:485:replace_alu$15088
  creating $alu cell for $flatten\xosera_main.\blitter.$add$./blitter_slim.sv:391$1056: $auto$alumacc.cc:485:replace_alu$15091
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:335$1037: $auto$alumacc.cc:485:replace_alu$15094
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:336$1038: $auto$alumacc.cc:485:replace_alu$15097
  creating $alu cell for $flatten\xosera_main.\blitter.$sub$./blitter_slim.sv:367$1053: $auto$alumacc.cc:485:replace_alu$15100
  creating $alu cell for $flatten\xosera_main.\copper.$add$./copper_slim.sv:159$1076: $auto$alumacc.cc:485:replace_alu$15103
  creating $alu cell for $flatten\xosera_main.\copper.$sub$./copper_slim.sv:156$1075: $auto$alumacc.cc:485:replace_alu$15106
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:207$2886: $auto$alumacc.cc:485:replace_alu$15109
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:208$2887: $auto$alumacc.cc:485:replace_alu$15112
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:213$2888: $auto$alumacc.cc:485:replace_alu$15115
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:409$2894: $auto$alumacc.cc:485:replace_alu$15118
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:413$2895: $auto$alumacc.cc:485:replace_alu$15121
  creating $alu cell for $flatten\xosera_main.\reg_interface.$add$./reg_interface.sv:417$2896: $auto$alumacc.cc:485:replace_alu$15124
  creating $alu cell for $flatten\xosera_main.\reg_interface.$sub$./reg_interface.sv:194$2883: $auto$alumacc.cc:485:replace_alu$15127
  creating $alu cell for $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:76$6500: $auto$alumacc.cc:485:replace_alu$15130
  creating $alu cell for $flatten\xosera_main.\reg_interface.\uart.\acia_tx.$sub$./acia_tx.sv:84$6503: $auto$alumacc.cc:485:replace_alu$15133
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:68$2921: $auto$alumacc.cc:485:replace_alu$15136
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:69$2922: $auto$alumacc.cc:485:replace_alu$15139
  creating $alu cell for $flatten\xosera_main.\video_blend.$add$./video_blend_4bit.sv:70$2923: $auto$alumacc.cc:485:replace_alu$15142
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:701$1243: $auto$alumacc.cc:485:replace_alu$15145
  creating $alu cell for $flatten\xosera_main.\video_gen.$add$./video_gen.sv:703$1245: $auto$alumacc.cc:485:replace_alu$15148
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:284$2819: $auto$alumacc.cc:485:replace_alu$15151
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$add$./audio_mixer_slim.sv:397$2861: $auto$alumacc.cc:485:replace_alu$15154
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2796: $auto$alumacc.cc:485:replace_alu$15157
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$neg$./audio_mixer_slim.sv:0$2832: $auto$alumacc.cc:485:replace_alu$15160
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:135$2687: $auto$alumacc.cc:485:replace_alu$15163
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2727: $auto$alumacc.cc:485:replace_alu$15166
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2737: $auto$alumacc.cc:485:replace_alu$15169
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2747: $auto$alumacc.cc:485:replace_alu$15172
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.$sub$./audio_mixer_slim.sv:175$2757: $auto$alumacc.cc:485:replace_alu$15175
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_l_dac.$add$./audio_dac.sv:36$1894: $auto$alumacc.cc:485:replace_alu$15178
  creating $alu cell for $flatten\xosera_main.\video_gen.\audio_mixer.\audio_r_dac.$add$./audio_dac.sv:36$1894: $auto$alumacc.cc:485:replace_alu$15181
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:192$1301: $auto$alumacc.cc:485:replace_alu$15184
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:446$1358: $auto$alumacc.cc:485:replace_alu$15187
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:476$1361: $auto$alumacc.cc:485:replace_alu$15190
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:533$1370: $auto$alumacc.cc:485:replace_alu$15193
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:535$1371: $auto$alumacc.cc:485:replace_alu$15196
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$add$./video_playfield.sv:539$1372: $auto$alumacc.cc:485:replace_alu$15199
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:439$1352: $auto$alumacc.cc:485:replace_alu$15202
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:443$1357: $auto$alumacc.cc:485:replace_alu$15205
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:475$1360: $auto$alumacc.cc:485:replace_alu$15208
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:524$1362: $auto$alumacc.cc:485:replace_alu$15211
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:528$1367: $auto$alumacc.cc:485:replace_alu$15214
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_a.$sub$./video_playfield.sv:547$1374: $auto$alumacc.cc:485:replace_alu$15217
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:192$1301: $auto$alumacc.cc:485:replace_alu$15220
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:446$1358: $auto$alumacc.cc:485:replace_alu$15223
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:533$1370: $auto$alumacc.cc:485:replace_alu$15226
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$add$./video_playfield.sv:535$1371: $auto$alumacc.cc:485:replace_alu$15229
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:439$1352: $auto$alumacc.cc:485:replace_alu$15232
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:443$1357: $auto$alumacc.cc:485:replace_alu$15235
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:475$1360: $auto$alumacc.cc:485:replace_alu$15238
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:524$1362: $auto$alumacc.cc:485:replace_alu$15241
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:528$1367: $auto$alumacc.cc:485:replace_alu$15244
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_pf_b.$sub$./video_playfield.sv:547$1374: $auto$alumacc.cc:485:replace_alu$15247
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:114$1400: $auto$alumacc.cc:485:replace_alu$15250
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:123$1401: $auto$alumacc.cc:485:replace_alu$15253
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:129$1404: $auto$alumacc.cc:485:replace_alu$15256
  creating $alu cell for $flatten\xosera_main.\video_gen.\video_timing.$add$./video_timing.sv:147$1410: $auto$alumacc.cc:485:replace_alu$15259
  created 69 $alu and 0 $macc cells.

27.21. Executing OPT pass (performing simple optimizations).

27.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~5 debug messages>

27.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:692$1240.
    dead port 2/2 on $mux $flatten\xosera_main.\video_gen.$ternary$./video_gen.sv:692$1240.
Removed 2 multiplexer ports.
<suppressed ~281 debug messages>

27.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.6. Executing OPT_DFF pass (perform DFF optimizations).

27.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 3 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

27.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.21.9. Rerunning OPT passes. (Maybe there is more to do..)

27.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

27.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.21.13. Executing OPT_DFF pass (perform DFF optimizations).

27.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.21.16. Finished OPT passes. (There is nothing left to do.)

27.22. Executing MEMORY pass.

27.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

27.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

27.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing xosera_upd.xosera_main.video_gen.audio_mixer.audio_mem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.colormem_A.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.colormem_B.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.coppermem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.coppermem_2.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.pointermem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.tilemem.bram write port 0.
  Analyzing xosera_upd.xosera_main.xrmem_arb.tilemem_2.bram write port 0.

27.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

27.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\xosera_main.video_gen.audio_mixer.audio_mem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.colormem_A.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.colormem_B.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.coppermem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.coppermem_2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.pointermem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\xosera_main.xrmem_arb.tilemem_2.bram'[0] in module `\xosera_upd': merging output FF to cell.
    Write port 0: don't care on collision.

27.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 8 unused cells and 136 unused wires.
<suppressed ~9 debug messages>

27.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

27.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

27.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

27.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory xosera_upd.xosera_main.video_gen.audio_mixer.audio_mem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.colormem_A.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.colormem_B.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.coppermem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.coppermem_2.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.pointermem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem.bram via $__ICE40_RAM4K_
mapping memory xosera_upd.xosera_main.xrmem_arb.tilemem_2.bram via $__ICE40_RAM4K_
<suppressed ~500 debug messages>

27.25. Executing TECHMAP pass (map to technology primitives).

27.25.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

27.25.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

27.25.3. Continuing TECHMAP pass.
Using template $paramod$64b287bf341a4b95b999ae4f679280786509630f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$dd9f7a419b36c11e7c388a13668e8593696fe7e8\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$d16029c9605ea7ff2b75264b9952a17be19a1435\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$0e65772a7d1e7be361e3f709d4c4f66f0dc23263\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$81aead31fd47992d0b04f0ace8785595a8470f6a\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$870acb3f485f1c94c26c70e74ed57de8df61fe6c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$317e1a2963a055e0dc0ab94d14a13ad5425c993f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ad073451152936d7712230b66d2fbd691c40fd9f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$e7f58d6ed13715f102aa7967026215365548bac0\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$7823027dbf684d40c5eedeea82cc0a317c1ee338\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$385303267beae408c8105c97b6bc1d50a76abbc6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$ac334883a942b3b1461157364f08e545ab8ada8b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2a5ad45e3f583b7e38bfb8aa427ba8fe14c1c5c6\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$78639ea7bb7cf9b1e2744ac67782652998b7d575\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$99c2c9b2053bf0dfb8e5aadf184bfc6d69abd75c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$f1518d4d7097025f6b78989e07d29bcfc4c3b688\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$c39fbfa0acd51d8ff465eba5e831db741c69d5f4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a6e47bf11e8361fa83214af8536dd85baffb046b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$2f94456ac00d7d4a23d5e5c55cb3f1c8d2035f16\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$07a1870ddd4397d3638e3752193caa2fc4d42c59\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$656f59cd86febefed3318f77c00c3eca499209f7\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$49f1953c0fb5ac9ea64485c3ad3032864691ede4\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$5033c517a62dc56e1b4c07034a063f395bafa2ff\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$10cbee2adda453ce84ed3c4d48814dafb2dc27ef\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$4690935475dbe4decab8fd9f154336a6b9b5381d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$14431aaf1b88526124a2ad82ae64048684afda24\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$fe2bb4f247de808b95b6162d3a69a78aa4e75ea5\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$211c208b9ba178485375cc17868fa085bec5854c\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$591e52a0616e92d5ba884cbc382930f629d7d04b\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$67a1f1f711735bf68a07fc2f6d3d950b0cd08a01\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~672 debug messages>

27.26. Executing ICE40_BRAMINIT pass.

27.27. Executing OPT pass (performing simple optimizations).

27.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~403 debug messages>

27.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

27.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1625:generate_mux$15419 ($dffe) from module xosera_upd.
Adding EN signal on $auto$ff.cc:266:slice$14387 ($sdff) from module xosera_upd (D = $flatten\xosera_main.\reg_interface.$procmux$9883_Y [0], Q = \xosera_main.reg_interface.reg_timer_frac [0]).

27.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 20 unused cells and 622 unused wires.
<suppressed ~21 debug messages>

27.27.5. Rerunning OPT passes. (Removed registers in this run.)

27.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~5 debug messages>

27.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.27.8. Executing OPT_DFF pass (perform DFF optimizations).

27.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

27.27.10. Finished fast OPT passes.

27.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

27.29. Executing OPT pass (performing simple optimizations).

27.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~223 debug messages>

27.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$13765: { $auto$rtlil.cc:2412:Not$15011 $auto$rtlil.cc:2415:ReduceAnd$15013 \xosera_main.video_gen.video_timing.end_of_line \reset }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\blitter.$procmux$11398:
      Old ports: A=3'010, B={ 2'00 \xosera_main.blitter.xreg_blit_queued }, Y=$flatten\xosera_main.\blitter.$6\blit_state_next[2:0]
      New ports: A=2'10, B={ 1'0 \xosera_main.blitter.xreg_blit_queued }, Y=$flatten\xosera_main.\blitter.$6\blit_state_next[2:0] [1:0]
      New connections: $flatten\xosera_main.\blitter.$6\blit_state_next[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\blitter.$procmux$11411:
      Old ports: A=3'011, B=3'100, Y=$flatten\xosera_main.\blitter.$3\blit_state_next[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [2] $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0] }
      New connections: $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [1] = $flatten\xosera_main.\blitter.$3\blit_state_next[2:0] [0]
    New ctrl vector for $pmux cell $flatten\xosera_main.\copper.$procmux$10151: \xosera_main.copper.cop_ex_state [2]
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\reg_interface.$procmux$9699:
      Old ports: A={ \xosera_main.reg_interface.reg_xdata_even \xosera_main.reg_interface.bus.bytedata_o }, B={ \xosera_main.reg_interface.reg_data_even \xosera_main.reg_interface.bus.bytedata_o }, Y=$flatten\xosera_main.\reg_interface.$procmux$9699_Y
      New ports: A=\xosera_main.reg_interface.reg_xdata_even, B=\xosera_main.reg_interface.reg_data_even, Y=$flatten\xosera_main.\reg_interface.$procmux$9699_Y [15:8]
      New connections: $flatten\xosera_main.\reg_interface.$procmux$9699_Y [7:0] = \xosera_main.reg_interface.bus.bytedata_o
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.$procmux$8120:
      Old ports: A=16'0000000000000000, B={ \xosera_main.video_gen.vid_colorswap 7'0000000 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 30'000000000000000000000000000000 \xosera_main.video_gen.audio_enable 6'000000 \xosera_main.video_gen.video_timing.v_count 6'000000 \xosera_main.video_gen.vid_left 6'000000 \xosera_main.video_gen.vid_right }, Y=\xosera_main.video_gen.rd_vid_regs
      New ports: A=11'00000000000, B={ \xosera_main.video_gen.vid_colorswap 2'00 \xosera_main.video_gen.border_color \xosera_main.video_gen.copp_reg_enable_o 20'00000000000000000000 \xosera_main.video_gen.audio_enable 1'0 \xosera_main.video_gen.video_timing.v_count 1'0 \xosera_main.video_gen.vid_left 1'0 \xosera_main.video_gen.vid_right }, Y={ \xosera_main.video_gen.rd_vid_regs [15] \xosera_main.video_gen.rd_vid_regs [9:0] }
      New connections: \xosera_main.video_gen.rd_vid_regs [14:10] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610:
      Old ports: A=8'10001010, B=8'10001110, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y [2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y [7:3] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y [1:0] } = 7'1000110
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633:
      Old ports: A={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'10 }, B={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'11 }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633_Y [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12633_Y [7:1] = { 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 1'1 }
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12662:
      Old ports: A=2'10, B=2'11, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12662_Y
      New ports: A=1'0, B=1'1, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12662_Y [0]
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12662_Y [1] = 1'1
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12717: \xosera_main.video_gen.audio_mixer.fetch_st [5]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12728: \xosera_main.video_gen.audio_mixer.fetch_st [5]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7810: { \xosera_main.video_gen.video_pf_a.pf_fetch [12] \xosera_main.video_gen.video_pf_a.pf_fetch [8] \xosera_main.video_gen.video_pf_a.pf_fetch [15] \xosera_main.video_gen.video_pf_a.pf_fetch [1] }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7842:
      Old ports: A=$flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0], B={ $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0] }, Y=\xosera_main.video_gen.video_pf_a.pf_addr_next
      New connections: \xosera_main.video_gen.video_pf_a.pf_addr_next = $flatten\xosera_main.\video_gen.\video_pf_a.$2\pf_addr_next[15:0]
    New ctrl vector for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7810: { \xosera_main.video_gen.video_pf_b.pf_fetch [12] \xosera_main.video_gen.video_pf_b.pf_fetch [8] \xosera_main.video_gen.video_pf_b.pf_fetch [15] \xosera_main.video_gen.video_pf_b.pf_fetch [1] }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_pf_b.$procmux$7842:
      Old ports: A=$flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0], B={ $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0] }, Y=\xosera_main.video_gen.video_pf_b.pf_addr_next
      New connections: \xosera_main.video_gen.video_pf_b.pf_addr_next = $flatten\xosera_main.\video_gen.\video_pf_b.$2\pf_addr_next[15:0]
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$6810:
      Old ports: A=10'0111011111, B=30'011110100101111010111000001100, Y=\xosera_main.video_gen.video_timing.v_count_match_value
      New ports: A=6'001111, B=18'010001010011100100, Y={ \xosera_main.video_gen.video_timing.v_count_match_value [9] \xosera_main.video_gen.video_timing.v_count_match_value [5:4] \xosera_main.video_gen.video_timing.v_count_match_value [2:0] }
      New connections: { \xosera_main.video_gen.video_timing.v_count_match_value [8:6] \xosera_main.video_gen.video_timing.v_count_match_value [3] } = { \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] \xosera_main.video_gen.video_timing.v_count_match_value [0] 1'1 }
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\video_timing.$procmux$6815:
      Old ports: A=10'0000001111, B=30'000110111100100111111100011111, Y=\xosera_main.video_gen.video_timing.h_count_match_value
      New ports: A=4'0000, B=12'001001011001, Y={ \xosera_main.video_gen.video_timing.h_count_match_value [8:7] \xosera_main.video_gen.video_timing.h_count_match_value [5:4] }
      New connections: { \xosera_main.video_gen.video_timing.h_count_match_value [9] \xosera_main.video_gen.video_timing.h_count_match_value [6] \xosera_main.video_gen.video_timing.h_count_match_value [3:0] } = { \xosera_main.video_gen.video_timing.h_count_match_value [8] \xosera_main.video_gen.video_timing.h_count_match_value [5] 4'1111 }
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613:
      Old ports: A=8'10000110, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y
      New ports: A=2'01, B={ 1'1 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12610_Y [2] }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y [3:2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y [7:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y [1:0] } = 6'100010
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616:
      Old ports: A=8'10000010, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y
      New ports: A=2'00, B=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12613_Y [3:2], Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y [3:2]
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y [7:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y [1:0] } = 6'100010
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $pmux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600:
      Old ports: A=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y, B={ 4'1000 \xosera_main.video_gen.audio_mixer.fetch_chan 6'110000 \xosera_main.video_gen.audio_mixer.fetch_chan 6'100000 \xosera_main.video_gen.audio_mixer.fetch_chan 2'11 }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y
      New ports: A={ 1'1 $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12616_Y [3:2] 1'0 }, B={ 1'1 \xosera_main.video_gen.audio_mixer.fetch_chan 2'10 \xosera_main.video_gen.audio_mixer.fetch_chan 2'00 \xosera_main.video_gen.audio_mixer.fetch_chan 1'1 }, Y={ $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y [7] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y [3:2] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y [0] }
      New connections: { $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y [6:4] $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12600_Y [1] } = 4'0001
  Optimizing cells in module \xosera_upd.
Performed a total of 21 changes.

27.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

27.29.6. Executing OPT_DFF pass (perform DFF optimizations).

27.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

27.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.9. Rerunning OPT passes. (Maybe there is more to do..)

27.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~224 debug messages>

27.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\xosera_main.\video_gen.$procdff$12824 ($dff) from module xosera_upd (D = \xosera_main.video_gen.rd_pf_regs [14:10], Q = \xosera_main.video_gen.vgen_reg_data_o [14:10], rval = 5'00000).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$13963 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$13963 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$13963 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$13977 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$13977 ($sdffe) from module xosera_upd.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$13977 ($sdffe) from module xosera_upd.

27.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.16. Rerunning OPT passes. (Maybe there is more to do..)

27.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~225 debug messages>

27.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12036:
      Old ports: A={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] 3'000 \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, B={ 4'0000 \xosera_main.video_gen.audio_mixer.audio_reg_addr }, Y=$flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0]
      New ports: A={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, B={ 1'0 \xosera_main.video_gen.audio_mixer.audio_reg_addr }, Y={ $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [7] $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [3:0] }
      New connections: $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [6:4] = 3'000
  Optimizing cells in module \xosera_upd.
    Consolidated identical input bits for $mux cell $flatten\xosera_main.\video_gen.\audio_mixer.$procmux$12060:
      Old ports: A=$flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0], B={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] 3'000 \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, Y=\xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i
      New ports: A={ $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [7] $flatten\xosera_main.\video_gen.\audio_mixer.$2\audio_mem_wr_addr[7:0] [3:0] }, B={ \xosera_main.video_gen.audio_mixer.audio_wr_addr [7] \xosera_main.video_gen.audio_mixer.audio_wr_addr [3:0] }, Y={ \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [7] \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [3:0] }
      New connections: \xosera_main.video_gen.audio_mixer.audio_mem.wr_address_i [6:4] = 3'000
  Optimizing cells in module \xosera_upd.
Performed a total of 2 changes.

27.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.20. Executing OPT_DFF pass (perform DFF optimizations).

27.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.23. Rerunning OPT passes. (Maybe there is more to do..)

27.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~225 debug messages>

27.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.29.27. Executing OPT_DFF pass (perform DFF optimizations).

27.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.29.30. Finished OPT passes. (There is nothing left to do.)

27.30. Executing ICE40_WRAPCARRY pass (wrap carries).

27.31. Executing TECHMAP pass (map to technology primitives).

27.31.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.31.2. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

27.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using template $paramod$5e422c97d4648c7864402691d7b06fc43e6ffb33\_80_ice40_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$d5c1c4131927aec19f116e7a36372b1981bfcd7e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_80_ice40_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$fe63a09abdaed27e2703a4cb3106175703dda8e5\_90_pmux for cells of type $pmux.
Using template $paramod$8b65769bb48f093414f0cea8469f78898006d9b3\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d865e08a1072904410537366de76463bde0f0d04\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$5404fad1a86b446f39b010a8ce9b5ebc058574c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_80_ice40_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:e3deff2387ba7d7a36ee2c4c0666f8450e7bbb0f$paramod$3d9cd99e1c696b573ab97c0d77b8ae375f4c173b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:39fc73aef2a56f69fd3fe0e4d49dc7e9d2071d1a$paramod$bb622f35c458cf57dcd3caf5eb42ec9fe2813e8b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5b0ede14b4db92d138787fe354258a10340a14bd\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a6407745a4b939fc01b3599f611fd1c90656484\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef274a4ad1e446c08416d1cf6cb5ab03146d407\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:01fe59b87c034a9c7f1539d7e7ba2502d529534c$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx'.

27.31.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$25641.
    dead port 2/2 on $mux $procmux$25635.
    dead port 2/2 on $mux $procmux$25629.
    dead port 2/2 on $mux $procmux$25623.
    dead port 2/2 on $mux $procmux$25617.
    dead port 2/2 on $mux $procmux$25611.
    dead port 2/2 on $mux $procmux$25605.
Removed 7 multiplexer ports.
<suppressed ~2840 debug messages>

27.31.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx.
<suppressed ~27 debug messages>
Removed 0 unused cells and 12 unused wires.
Using template $paramod$constmap:9b5ca123f212bb0a40063915a4073e18135b7719$paramod$08bf5f0725d292174acacf8edfe87d18d48f6e70\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:9765f9dcdfc0f6ca1c3e550e5cfd8c586a7470af$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx'.

27.31.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$25787.
    dead port 2/2 on $mux $procmux$25781.
    dead port 2/2 on $mux $procmux$25775.
Removed 3 multiplexer ports.
<suppressed ~235 debug messages>

27.31.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx.
<suppressed ~30 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:b6d5011a111b4ca40e652509ef75e544f6e863e2$paramod$7f1320bf706f65f3ab57d088c03383e114ba1a8e\_90_shift_shiftx for cells of type $shift.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ice40_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ice40_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1707 debug messages>

27.32. Executing OPT pass (performing simple optimizations).

27.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~6749 debug messages>

27.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~3132 debug messages>
Removed a total of 1044 cells.

27.32.3. Executing OPT_DFF pass (perform DFF optimizations).

27.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 996 unused cells and 4304 unused wires.
<suppressed ~998 debug messages>

27.32.5. Finished fast OPT passes.

27.33. Executing ICE40_OPT pass (performing simple optimizations).

27.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15016.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15016.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15029.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15029.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15042.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15016.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15049.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15029.BB [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15056.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15056.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15085.slice[0].carry: CO=\xosera_main.blitter.blit_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15094.slice[0].carry: CO=\xosera_main.blitter.blit_lines [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15097.slice[0].carry: CO=\xosera_main.blitter.blit_words [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15097.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15097.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15100.slice[0].carry: CO=\xosera_main.blitter.blit_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15103.slice[0].carry: CO=\xosera_main.copper.cop_PC [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15106.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15106.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15109.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15112.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15115.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_frac [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15118.slice[0].carry: CO=\xosera_main.reg_interface.reg_wr_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15124.slice[0].carry: CO=\xosera_main.reg_interface.reg_rd_xaddr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15127.slice[0].carry: CO=\xosera_main.reg_interface.reg_timer_countdown [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15130.slice[0].carry: CO=\xosera_main.reg_interface.uart.acia_tx.tx_bcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15133.slice[0].carry: CO=\xosera_main.reg_interface.uart.acia_tx.tx_rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15136.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15139.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15142.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15145.slice[0].carry: CO=\xosera_main.video_gen.pointer_h_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15148.slice[0].carry: CO=\xosera_main.video_gen.pointer_v_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15151.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15154.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.mix_chan [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15160.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15163.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.audio_mem.rd_data_o [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15163.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15163.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15166.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15169.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15172.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15175.slice[0].carry: CO=\xosera_main.video_gen.audio_mixer.chan_period [48]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15178.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15181.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15184.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15187.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15190.slice[0].carry: CO=\xosera_main.video_gen.vid_right [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15196.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15199.slice[0].carry: CO=\xosera_main.video_gen.vid_left [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15202.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_h_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15211.slice[0].carry: CO=\xosera_main.video_gen.video_pf_a.pf_v_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15220.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_addr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15223.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_tile_x [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15229.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_tile_y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15232.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_h_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15241.slice[0].carry: CO=\xosera_main.video_gen.video_pf_b.pf_v_frac_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15250.slice[0].carry: CO=\xosera_main.video_gen.video_timing.h_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15253.slice[0].carry: CO=\xosera_main.video_gen.video_timing.v_count [0]

27.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~58 debug messages>

27.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~426 debug messages>
Removed a total of 142 cells.

27.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$22418 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7830.Y_B, Q = \xosera_main.video_gen.video_pf_a.vram_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22417 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.\video_pf_a.$procmux$7822.Y_B, Q = \xosera_main.video_gen.video_pf_a.tilemem_sel_o, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$20129 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$9993.Y_B, Q = \xosera_main.copper.reg_wr_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$20117 ($_SDFF_PP0_) from module xosera_upd (D = $flatten\xosera_main.\copper.$procmux$10021.Y_B, Q = \xosera_main.copper.ram_rd_en, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17785 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8106.Y_B [14], Q = \xosera_main.video_gen.vgen_reg_data_o [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17784 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8106.Y_B [13], Q = \xosera_main.video_gen.vgen_reg_data_o [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17783 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8106.Y_B [12], Q = \xosera_main.video_gen.vgen_reg_data_o [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17782 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8106.Y_B [11], Q = \xosera_main.video_gen.vgen_reg_data_o [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$17781 ($_SDFF_PN0_) from module xosera_upd (D = $flatten\xosera_main.\video_gen.$procmux$8106.Y_B [10], Q = \xosera_main.video_gen.vgen_reg_data_o [10], rval = 1'0).

27.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 14 unused cells and 81 unused wires.
<suppressed ~17 debug messages>

27.33.6. Rerunning OPT passes. (Removed registers in this run.)

27.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15157.BB [0]

27.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~78 debug messages>

27.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

27.33.10. Executing OPT_DFF pass (perform DFF optimizations).

27.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

27.33.12. Rerunning OPT passes. (Removed registers in this run.)

27.33.13. Running ICE40 specific optimizations.

27.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.33.16. Executing OPT_DFF pass (perform DFF optimizations).

27.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.33.18. Finished OPT passes. (There is nothing left to do.)

27.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

27.35. Executing TECHMAP pass (map to technology primitives).

27.35.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~2398 debug messages>

27.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15085.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15094.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15097.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15097.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15100.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15103.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15106.slice[16].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15109.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15112.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15115.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15118.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15124.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15127.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15130.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15133.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15136.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15139.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15142.slice[7].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15145.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15148.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15151.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15154.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15157.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15160.slice[10].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15163.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15163.slice[15].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15166.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15169.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15172.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15175.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15178.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15181.slice[8].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15184.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15187.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15190.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15196.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15199.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15202.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15211.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15220.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15223.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15229.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15232.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15241.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15250.slice[0].carry ($lut).
Mapping xosera_upd.$auto$alumacc.cc:485:replace_alu$15253.slice[0].carry ($lut).

27.38. Executing ICE40_OPT pass (performing simple optimizations).

27.38.1. Running ICE40 specific optimizations.

27.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~1394 debug messages>

27.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~6213 debug messages>
Removed a total of 2071 cells.

27.38.4. Executing OPT_DFF pass (perform DFF optimizations).

27.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 15607 unused wires.
<suppressed ~1 debug messages>

27.38.6. Rerunning OPT passes. (Removed registers in this run.)

27.38.7. Running ICE40 specific optimizations.

27.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~48 debug messages>

27.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

27.38.10. Executing OPT_DFF pass (perform DFF optimizations).

27.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.38.12. Rerunning OPT passes. (Removed registers in this run.)

27.38.13. Running ICE40 specific optimizations.

27.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.38.16. Executing OPT_DFF pass (perform DFF optimizations).

27.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.38.18. Finished OPT passes. (There is nothing left to do.)

27.39. Executing TECHMAP pass (map to technology primitives).

27.39.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

27.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

27.40. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

27.41. Executing ABC9 pass.

27.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module xosera_upd.
Found 0 SCCs.

27.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.5. Executing PROC pass (convert processes to netlists).

27.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

27.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

27.41.5.4. Executing PROC_INIT pass (extract init attributes).

27.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

27.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

27.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

27.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

27.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

27.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

27.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

27.41.5.12. Executing OPT_EXPR pass (perform const folding).

27.41.6. Executing TECHMAP pass (map to technology primitives).

27.41.6.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.41.6.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~177 debug messages>

27.41.7. Executing OPT pass (performing simple optimizations).

27.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFE.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

27.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

27.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 19 unused wires.
<suppressed ~6 debug messages>

27.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.9. Rerunning OPT passes. (Maybe there is more to do..)

27.41.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFE..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFESS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFSS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFF.
  Optimizing cells in module \SB_DFFE.
  Optimizing cells in module \SB_DFFESR.
  Optimizing cells in module \SB_DFFESS.
  Optimizing cells in module \SB_DFFSR.
  Optimizing cells in module \SB_DFFSS.
Performed a total of 0 changes.

27.41.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFF'.
Finding identical cells in module `\SB_DFFE'.
Finding identical cells in module `\SB_DFFESR'.
Finding identical cells in module `\SB_DFFESS'.
Finding identical cells in module `\SB_DFFSR'.
Finding identical cells in module `\SB_DFFSS'.
Removed a total of 0 cells.

27.41.7.13. Executing OPT_DFF pass (perform DFF optimizations).

27.41.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

27.41.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFF.
Optimizing module SB_DFFE.
Optimizing module SB_DFFESR.
Optimizing module SB_DFFESS.
Optimizing module SB_DFFSR.
Optimizing module SB_DFFSS.

27.41.7.16. Finished OPT passes. (There is nothing left to do.)

27.41.8. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.9. Executing SUBMOD pass (moving cells to submodules as requested).

27.41.9.1. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..

27.41.9.2. Continuing SUBMOD pass.
Creating submodule $abc9_flop (\SB_DFF_$abc9_flop) of module \SB_DFF.
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46208: output \n1
  signal \D: input \D
  signal \Q: input \Q
  signal \C: input \C
  cell $specify$1522 ($specify3)
  cell $specify$1521 ($specrule)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46209 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFE_$abc9_flop) of module \SB_DFFE.
  signal \Q: input \Q
  signal \E: input \E
  signal \D: input \D
  signal \C: input \C
  signal $0\Q[0:0]: internal
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46210: output \n1
  cell $specify$1525 ($specify3)
  cell $specify$1524 ($specrule)
  cell $specify$1523 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46205 ($_MUX_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46211 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESR_$abc9_flop) of module \SB_DFFESR.
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46212: output \n1
  signal $0\Q[0:0]: internal
  signal $procmux$6551_Y: internal
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$1707_Y: internal
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:647$1708_Y: internal
  signal \C: input \C
  signal \D: input \D
  signal \E: input \E
  signal \Q: input \Q
  signal \R: input \R
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:646$1706_Y: internal
  cell $specify$1546 ($specify3)
  cell $specify$1545 ($specify3)
  cell $specify$1544 ($specrule)
  cell $specify$1543 ($specrule)
  cell $specify$1542 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46200 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$46199 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46203 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46201 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46202 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46213 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFESS_$abc9_flop) of module \SB_DFFESS.
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46214: output \n1
  signal \D: input \D
  signal \S: input \S
  signal \E: input \E
  signal \Q: input \Q
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:787$1715_Y: internal
  signal \C: input \C
  signal $logic_and$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$1717_Y: internal
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:788$1716_Y: internal
  signal $procmux$6544_Y: internal
  signal $0\Q[0:0]: internal
  cell $specify$1556 ($specify3)
  cell $specify$1555 ($specify3)
  cell $specify$1554 ($specrule)
  cell $specify$1553 ($specrule)
  cell $specify$1552 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46194 ($_MUX_)
  cell $auto$simplemap.cc:267:simplemap_mux$46193 ($_MUX_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46197 ($_AND_)
  cell $auto$simplemap.cc:225:simplemap_logbin$46195 ($_AND_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46196 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46215 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSR_$abc9_flop) of module \SB_DFFSR.
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46216: output \n1
  signal \D: input \D
  signal $0\Q[0:0]: internal
  signal \Q: input \Q
  signal \C: input \C
  signal \R: input \R
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:394$1694_Y: internal
  cell $specify$1529 ($specify3)
  cell $specify$1528 ($specify3)
  cell $specify$1527 ($specrule)
  cell $specify$1526 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46190 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46191 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46217 ($_MUX_)
Creating submodule $abc9_flop (\SB_DFFSS_$abc9_flop) of module \SB_DFFSS.
  signal $logic_not$/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_sim.v:515$1700_Y: internal
  signal \S: input \S
  signal $0\Q[0:0]: internal
  signal \Q: input \Q
  signal \C: input \C
  signal $auto$abc9_ops.cc:506:prep_dff_submod$46218: output \n1
  signal \D: input \D
  cell $specify$1537 ($specify3)
  cell $specify$1536 ($specify3)
  cell $specify$1535 ($specrule)
  cell $specify$1534 ($specrule)
  cell $auto$simplemap.cc:267:simplemap_mux$46187 ($_MUX_)
  cell $auto$simplemap.cc:196:simplemap_lognot$46188 ($_NOT_)
  cell $auto$abc9_ops.cc:507:prep_dff_submod$46219 ($_MUX_)

27.41.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFSS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFSR_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESS_$abc9_flop..
Finding unused cells or wires in module \SB_DFFESR_$abc9_flop..
Finding unused cells or wires in module \SB_DFFE_$abc9_flop..
Finding unused cells or wires in module \SB_DFF_$abc9_flop..
Finding unused cells or wires in module \SB_DFF..
Finding unused cells or wires in module \SB_DFFE..
Finding unused cells or wires in module \SB_DFFESR..
Finding unused cells or wires in module \SB_DFFESS..
Finding unused cells or wires in module \SB_DFFSR..
Finding unused cells or wires in module \SB_DFFSS..
Removed 0 unused cells and 15 unused wires.
<suppressed ~5 debug messages>
Renaming cell SB_DFF_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFF.
Renaming cell SB_DFFE_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFE.
Renaming cell SB_DFFESR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESR.
Renaming cell SB_DFFESS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFESS.
Renaming cell SB_DFFSR_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSR.
Renaming cell SB_DFFSS_$abc9_flop to _TECHMAP_REPLACE_ in module SB_DFFSS.

27.41.10. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.11. Executing TECHMAP pass (map to technology primitives).

27.41.11.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_x_'.
Successfully finished Verilog frontend.

27.41.11.2. Continuing TECHMAP pass.
Using template SB_DFF for cells of type SB_DFF.
Using template SB_DFFESR for cells of type SB_DFFESR.
Using template SB_DFFSR for cells of type SB_DFFSR.
Using template SB_DFFE for cells of type SB_DFFE.
Using template SB_DFFESS for cells of type SB_DFFESS.
Using template SB_DFFSS for cells of type SB_DFFSS.
No more expansions possible.
<suppressed ~2386 debug messages>

27.41.12. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

27.41.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1886 debug messages>

27.41.14. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~15 debug messages>

27.41.16. Executing TECHMAP pass (map to technology primitives).

27.41.16.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.41.16.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template SB_DFFE_$abc9_flop for cells of type SB_DFFE_$abc9_flop.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~198 debug messages>

27.41.17. Executing OPT pass (performing simple optimizations).

27.41.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.
<suppressed ~10 debug messages>

27.41.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
<suppressed ~60 debug messages>
Removed a total of 25 cells.

27.41.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.41.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.41.17.6. Executing OPT_DFF pass (perform DFF optimizations).

27.41.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..
Removed 0 unused cells and 71 unused wires.
<suppressed ~7 debug messages>

27.41.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.41.17.9. Rerunning OPT passes. (Maybe there is more to do..)

27.41.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xosera_upd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27.41.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xosera_upd.
Performed a total of 0 changes.

27.41.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xosera_upd'.
Removed a total of 0 cells.

27.41.17.13. Executing OPT_DFF pass (perform DFF optimizations).

27.41.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xosera_upd..

27.41.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xosera_upd.

27.41.17.16. Finished OPT passes. (There is nothing left to do.)

27.41.18. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 14 cells with 92 new cells, skipped 29 cells.
  replaced 2 cell types:
       2 $_OR_
      12 $_MUX_
  not replaced 5 cell types:
       8 $specify2
      10 $specify3
       5 $specrule
       2 $_NOT_
       4 $_AND_

27.41.19. Executing AIGMAP pass (map logic to AIG).
Module xosera_upd: replaced 5114 cells with 30397 new cells, skipped 9488 cells.
  replaced 5 cell types:
    1786 $_OR_
     234 $_XOR_
       7 $_ANDNOT_
       2 $_ORNOT_
    3085 $_MUX_
  not replaced 56 cell types:
     519 $_NOT_
    1707 $_AND_
    2376 $_DFF_P_
       1 SB_PLL40_CORE
      24 SB_IO
       1 SB_WARMBOOT
       1 $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K
      11 SB_DFFSS_$abc9_flop
       1 $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K
       1 $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K
       1 $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K
     480 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001000000101
     110 SB_DFF_$abc9_flop
       8 SB_MAC16
       4 SB_SPRAM256KA
      27 SB_DFFESS_$abc9_flop
       1 $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K
       1 $paramod$57aef6dedac95dd7f38109a8976f1b91875c5e4d\SB_RAM40_4K
       1 $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K
     558 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
       1 $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K
    1778 SB_DFFESR_$abc9_flop
       1 $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K
       1 $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K
       1 $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K
       1 $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K
       1 $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K
       1 $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K
       1 $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K
       1 $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K
       1 $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K
       1 $paramod$104c8d50d2f67f49af1a15c35847035f46d8e772\SB_RAM40_4K
       1 $paramod$21bcaffd7a55d2358f132a72ed8fc8ea69efcad5\SB_RAM40_4K
       1 $paramod$49c9d78a815ad7c56945d2a5702f978ced9e5f73\SB_RAM40_4K
       1 $paramod$6e506bbdda13dd2133c2c74e560892d078869611\SB_RAM40_4K
       1 $paramod$6ce6676e627aeed2abd45cc88f2694edf5eb2f5b\SB_RAM40_4K
       1 $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K
       1 $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K
      56 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001100
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110010100
       1 $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010001111
      30 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011111100
     480 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100110001
     330 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110101000
      30 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010111001
      60 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000111110111
     330 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000110000000
       1 $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K
       4 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100100001
       1 $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K
      32 SB_DFFE_$abc9_flop
     418 SB_DFFSR_$abc9_flop
       1 $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K
       1 $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K
       1 $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K

27.41.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

27.41.19.3. Executing XAIGER backend.
<suppressed ~5307 debug messages>
Extracted 13459 AND gates and 42478 wires from module `xosera_upd' to a netlist network with 361 inputs and 2106 outputs.

27.41.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

27.41.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2376(1)  and =   12786  lev =   20 (1.35)  mem = 0.58 MB  box = 2442  bb = 1884
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &scorr 
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2375(1)  and =   14794  lev =   13 (1.16)  mem = 0.60 MB  ch = 1685  box = 2441  bb = 1884
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 4 carries.
ABC: + &if -W 750 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =   14794.  Ch =  1648.  Total mem =    5.94 MB. Peak cut mem =    0.12 MB.
ABC: P:  Del = 12513.00.  Ar =    4372.0.  Edge =    15338.  Cut =    74288.  T =     0.01 sec
ABC: P:  Del = 12513.00.  Ar =    4084.0.  Edge =    14792.  Cut =    71811.  T =     0.01 sec
ABC: P:  Del = 12486.00.  Ar =    3633.0.  Edge =    12740.  Cut =    76134.  T =     0.01 sec
ABC: F:  Del = 12288.00.  Ar =    3538.0.  Edge =    12524.  Cut =    69001.  T =     0.01 sec
ABC: A:  Del = 12288.00.  Ar =    3501.0.  Edge =    11866.  Cut =    66306.  T =     0.01 sec
ABC: A:  Del = 12288.00.  Ar =    3493.0.  Edge =    11852.  Cut =    66758.  T =     0.01 sec
ABC: Total time =     0.05 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    361/   2106  boxff =2375(1)  and =   10617  lev =   13 (1.15)  mem = 0.56 MB  box = 2437  bb = 1884
ABC: Mapping (K=4)  :  lut =   3436  edge =   11465  lev =    6 (0.67)  levB =   20  mem = 0.22 MB
ABC: LUT = 3436 : 2=317 9.2 %  3=1645 47.9 %  4=1474 42.9 %  Ave = 3.34
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.09 seconds, total: 1.09 seconds

27.41.19.6. Executing AIGER frontend.
<suppressed ~4952 debug messages>
Removed 15643 unused cells and 44100 unused wires.

27.41.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     3534
ABC RESULTS:   \SB_DFFSS_$abc9_flop cells:       11
ABC RESULTS:   \SB_DFF_$abc9_flop cells:      110
ABC RESULTS:   \SB_DFFESS_$abc9_flop cells:       27
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      553
ABC RESULTS:   \SB_DFFESR_$abc9_flop cells:     1777
ABC RESULTS:   \SB_DFFE_$abc9_flop cells:       32
ABC RESULTS:   \SB_DFFSR_$abc9_flop cells:      418
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:     1941
Removing temp directory.

27.41.20. Executing TECHMAP pass (map to technology primitives).

27.41.20.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

27.41.20.2. Continuing TECHMAP pass.
Using template SB_DFF_$abc9_flop for cells of type SB_DFF_$abc9_flop.
Using template SB_DFFESR_$abc9_flop for cells of type SB_DFFESR_$abc9_flop.
Using template SB_DFFSR_$abc9_flop for cells of type SB_DFFSR_$abc9_flop.
Using template $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K for cells of type $paramod$8a6c78f32887384822bc76ea2c613edf64941ddf\SB_RAM40_4K.
Using template $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K for cells of type $paramod$34ba7207513b5c910645bd8c56509e5f6b0a9320\SB_RAM40_4K.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K for cells of type $paramod$bead1acc41e125c0d4dc1234ed19de291bed98ca\SB_RAM40_4K.
Using template SB_DFFESS_$abc9_flop for cells of type SB_DFFESS_$abc9_flop.
Using template SB_DFFE_$abc9_flop for cells of type SB_DFFE_$abc9_flop.
Using template SB_DFFSS_$abc9_flop for cells of type SB_DFFSS_$abc9_flop.
Using template $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K for cells of type $paramod$97332f4c007628366508637405e6a5cafabf9c5b\SB_RAM40_4K.
Using template $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K for cells of type $paramod$308ffcf92f7b1d5a83f5f942377d29b68f87782b\SB_RAM40_4K.
Using template $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K for cells of type $paramod$477d7a194c999548b053f88de8dc0a4e86e5cde5\SB_RAM40_4K.
Using template $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K for cells of type $paramod$08fc542b566bba426fee040e1e8920b09565d99f\SB_RAM40_4K.
Using template $paramod$6ce6676e627aeed2abd45cc88f2694edf5eb2f5b\SB_RAM40_4K for cells of type $paramod$6ce6676e627aeed2abd45cc88f2694edf5eb2f5b\SB_RAM40_4K.
Using template $paramod$6e506bbdda13dd2133c2c74e560892d078869611\SB_RAM40_4K for cells of type $paramod$6e506bbdda13dd2133c2c74e560892d078869611\SB_RAM40_4K.
Using template $paramod$49c9d78a815ad7c56945d2a5702f978ced9e5f73\SB_RAM40_4K for cells of type $paramod$49c9d78a815ad7c56945d2a5702f978ced9e5f73\SB_RAM40_4K.
Using template $paramod$57aef6dedac95dd7f38109a8976f1b91875c5e4d\SB_RAM40_4K for cells of type $paramod$57aef6dedac95dd7f38109a8976f1b91875c5e4d\SB_RAM40_4K.
Using template $paramod$21bcaffd7a55d2358f132a72ed8fc8ea69efcad5\SB_RAM40_4K for cells of type $paramod$21bcaffd7a55d2358f132a72ed8fc8ea69efcad5\SB_RAM40_4K.
Using template $paramod$104c8d50d2f67f49af1a15c35847035f46d8e772\SB_RAM40_4K for cells of type $paramod$104c8d50d2f67f49af1a15c35847035f46d8e772\SB_RAM40_4K.
Using template $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K for cells of type $paramod$2c1b9bd62e27206b85a75c6e215a678c1283b081\SB_RAM40_4K.
Using template $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K for cells of type $paramod$f618e4b6c27054471ed0e43eb3cf5fe230a3f702\SB_RAM40_4K.
Using template $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K for cells of type $paramod$fe7c86137fad48530fa0cc8e599c9ae54a6037c8\SB_RAM40_4K.
Using template $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K for cells of type $paramod$4969817e24ecb9481a2bffb6087b4d0dabd70794\SB_RAM40_4K.
Using template $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K for cells of type $paramod$be48de48a07d5849458d1c18e6ef994722d7e4ca\SB_RAM40_4K.
Using template $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K for cells of type $paramod$9a8ed71cba5ea17708c09418e7be6f9431b6c5d1\SB_RAM40_4K.
Using template $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K for cells of type $paramod$9afc244c5f6012269448954e8a55e7f7bbd372c4\SB_RAM40_4K.
Using template $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K for cells of type $paramod$2cc34e954f102f977624e4961e2b64c5cd02562a\SB_RAM40_4K.
Using template $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K for cells of type $paramod$688c63c1773f6f9a98c50a81693dc94ea9c42105\SB_RAM40_4K.
Using template $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K for cells of type $paramod$b0e792c00037eb51953cee4b36985ecf2222fd79\SB_RAM40_4K.
Using template $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K for cells of type $paramod$69275370ddf5931cd0dea88be4df17a9676ae5d6\SB_RAM40_4K.
Using template $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K for cells of type $paramod$028b4fa9963ab2a31a23d1eed68a59eaa553d25e\SB_RAM40_4K.
Using template $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K for cells of type $paramod$020a420f57a69adb2ca5c4cf7f8a4ac1346e862c\SB_RAM40_4K.
Using template $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K for cells of type $paramod$0d7a260fc07861bce45b54bc285d36abfd8ab843\SB_RAM40_4K.
Using template $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K for cells of type $paramod$a626dfcaf228f61baa267b495235e0b32421b741\SB_RAM40_4K.
Using template $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K for cells of type $paramod$b0ef1672242ca073e27257a125b4452e30f99550\SB_RAM40_4K.
Using template $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K for cells of type $paramod$935cdf74fbbd2275daa33632b74de5af5882b288\SB_RAM40_4K.
No more expansions possible.
<suppressed ~3000 debug messages>

27.42. Executing ICE40_WRAPCARRY pass (wrap carries).

27.43. Executing TECHMAP pass (map to technology primitives).

27.43.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

27.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 928 unused cells and 73941 unused wires.

27.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4026
  1-LUT               98
  2-LUT              356
  3-LUT             2097
  4-LUT             1475
  with \SB_CARRY    (#0)  442
  with \SB_CARRY    (#1)  441

Eliminating LUTs.
Number of LUTs:     4026
  1-LUT               98
  2-LUT              356
  3-LUT             2097
  4-LUT             1475
  with \SB_CARRY    (#0)  442
  with \SB_CARRY    (#1)  441

Combining LUTs.
Number of LUTs:     3937
  1-LUT               98
  2-LUT              305
  3-LUT             1978
  4-LUT             1556
  with \SB_CARRY    (#0)  442
  with \SB_CARRY    (#1)  441

Eliminated 0 LUTs.
Combined 89 LUTs.
<suppressed ~23020 debug messages>

27.45. Executing TECHMAP pass (map to technology primitives).

27.45.1. Executing Verilog-2005 frontend: /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

27.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$889dc7b17c448030eaa05f5eb6c645a7ac00212c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$cef3d344f236016ad78f511d970c0ed55dc829c5\$lut for cells of type $lut.
Using template $paramod$570113695648a876f1d14b5b044ab59dd20373c0\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$183ec76ed3429a430a8be24b57f3de734985f568\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8cb3afb490aec3481fadf24474d4cdc53ec8fb65\$lut for cells of type $lut.
Using template $paramod$34357bf1a654fb7b00746829d087510eed317ef9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$464d286cc302627c2e44b6c4a8450c9bebc28389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$f4c73d849f7d47805ca1aefb950c4e26e4eae9d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$f6230b108a711c46d2958aaba00ff442c9575431\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$949912d41b6703327b37a3cbe8a7a7bc923219b7\$lut for cells of type $lut.
Using template $paramod$6230360d3448cb863f2f259c28a1234ced7c698b\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$3a75385b1beb239786b9fcdc898b53110e63595f\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$8d4dca6bc36a65d2ee7494eb92ddcfe041bd1f13\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$ad95e8550c09d5c30841bd39e97bc03e1669e522\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$87d995c9509899eb095b19b358f1d0ee4e974b2d\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$12d55b60f0f4993cdeef74f2f65f385722841c5f\$lut for cells of type $lut.
Using template $paramod$e57bcb018bfe8170bc04f13a73befe2def28cdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$00b8dd8b73561ad6988b03b6600fc178778f4822\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$51a3a8a20b08a527ea6f73a2b6e456d76dae5358\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$a99230f449197fc0d2529c8d0e23227a0a50e0e3\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$ba38eeec612c623fb7e710aa4d96a3562d261f4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$800ad51c173ef1531dc8c2197ac409be85e8cb0a\$lut for cells of type $lut.
Using template $paramod$79364b9974cfc81fb54c164d10340bf9c7bccd7f\$lut for cells of type $lut.
Using template $paramod$eec195054a78d1ea75a9d59c16f66aed583c2317\$lut for cells of type $lut.
Using template $paramod$a76afe794e55ba422468b9db09d48da3f250b812\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$3357e04690749b6c89de0fcd28f53cd216bd2047\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$d4016dbc07d92f4737de285cbb22ec723fd89319\$lut for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$92f43dd964549707f4160146742cade1cdec4ac2\$lut for cells of type $lut.
Using template $paramod$168aeef333136ff4f1f2ce3a62c8b6d1ffc7dc28\$lut for cells of type $lut.
Using template $paramod$d017bb1379dfae5c49537b3fbd1cdc27d426859f\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$449d02d5b7b3745f7d49b45f23eba3c9f4eb52ba\$lut for cells of type $lut.
Using template $paramod$3f637c02303336c739c6748a9995a6f66f7ecea8\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$91a586f0de506e445d0fc9a3f77286c7a938487f\$lut for cells of type $lut.
Using template $paramod$67e9f1537bb9aa283cf8b02e7d102b4a17c59eb0\$lut for cells of type $lut.
Using template $paramod$2af7fd5c408581c2b6e80048f54948ce05a232f8\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$2ee60c285a8ef591bdefedbeef861df391ab1a92\$lut for cells of type $lut.
Using template $paramod$bff30a77a2c54aef3ee18930a3421d5aaec18bb0\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$e2b1fce87c6e1f18eafe7f045d2ea9ba0e37e0cb\$lut for cells of type $lut.
Using template $paramod$dd3fb0b6061f2daaaedd5e300347a303c89566f9\$lut for cells of type $lut.
Using template $paramod$10b7b810a6a6f18bc62789393bbe16e6a166c87b\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$ba7b4568c306470a7f204c239212739869e234a1\$lut for cells of type $lut.
Using template $paramod$06f89e40f6d85491e766ffb7091b68e6ea3574f8\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$d3f4c7e3f0239dbfbe248a0012ae40b9c40236fc\$lut for cells of type $lut.
Using template $paramod$f8841aaedaa1d40a5d4400eaa8d65bccac0b5c8a\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$a988852add2bdce7c1dfac786401ba7c7bc832c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$7dd957bcb524f63e4c137fad04ce61b3c24911af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$e484b1e0bd351ba5af34f5fd66a8e850cc5b8335\$lut for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$97ce7753e090302c27b209ff00f4bc120fc0d2df\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$8494168726d27c2200605afcf1fb7470bf987857\$lut for cells of type $lut.
Using template $paramod$d9e869de4ea8677851dc452d380224cee441f821\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101011 for cells of type $lut.
Using template $paramod$1387cb5107d023d5d7bc9b01851bfc646aa6cad5\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$83dbb01e5f200dd2359b4ac7183ac80b0f267ba1\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$d9fcef4e38d5e6ab253dab27adecbf30236fff9e\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$e7a90351bef2453943e3a44fd59d48e9e04bb087\$lut for cells of type $lut.
Using template $paramod$3c6116e3fb061a7786568952b74036721072aa31\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$ccbc3c58b8c38024626b0615927c31e9440fa0c9\$lut for cells of type $lut.
Using template $paramod$d50c45f171f91e8a1ab05cfc9389403110a01e5a\$lut for cells of type $lut.
Using template $paramod$305d6d6038d5f5a4de21740144c1e420279136dd\$lut for cells of type $lut.
Using template $paramod$762dcdf49521c1aa2145fa6746ab6d57dd5df22e\$lut for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$648d5b3c4c08a2b5e6752f60f9134dd7da5b02b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$11f892f7697195a9ff54aea2fd70d79ff09abf39\$lut for cells of type $lut.
Using template $paramod$436f5b2a701f46b4f2c40432561ff700e1d0a2c0\$lut for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod$22dec7e8c4f4b1c3e62879fa2207e0c39047bbd3\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010011 for cells of type $lut.
Using template $paramod$d608c5fb35831fd9c15aaaefa9fbb22cae5bd56b\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$851af557e065840865b91eaecf2ad85c674f7599\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$e42dafc8eb47bef480204d9be55a43fb71c02206\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$f65af1b660a013aeaba9a5dc41e6bdede642e3c3\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$ea8e761894cb487307fb4437dc9ab7fd6aa798db\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$85b36cc3c65c84e4f6c8451518ca3211c7c1cba0\$lut for cells of type $lut.
Using template $paramod$9180657acf0913fe438a4942d663b388f6502b32\$lut for cells of type $lut.
Using template $paramod$3309aa1f9903a48ab4cbd893c2ef51c30765ec75\$lut for cells of type $lut.
Using template $paramod$3118635c8a72b78800e35940baeda8d77794ae88\$lut for cells of type $lut.
Using template $paramod$f1b026b4e7ff24cc7785285b9741c0d7873d0b1a\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$71039eaa750b63c13b47d102108a4d1b67d00b7c\$lut for cells of type $lut.
Using template $paramod$2413346fa47cf8a80719d09e44e1141a42fc9c2e\$lut for cells of type $lut.
Using template $paramod$66e741791413519a466d4f44240bc83d3a191818\$lut for cells of type $lut.
Using template $paramod$39d55568ad0170e8760c856fa76db371d212e657\$lut for cells of type $lut.
Using template $paramod$3c2e406914f4f19b69f52234abecac5ea40848c0\$lut for cells of type $lut.
Using template $paramod$24e4b7743426ba5b8edf6bc096324a92ba6983e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$d3ef1e4c51780d0a5425e32110ea022c31c1404f\$lut for cells of type $lut.
Using template $paramod$27331a24b2c1dcbe1b3eefac456a3f892f3b23d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$c5f441636ab484054add106163fbd53982380074\$lut for cells of type $lut.
Using template $paramod$8d3ce9be81cff69f90f3cfd65305257300b4cb85\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$f59b1af0bc9f30c20f80e901f1a504115c863612\$lut for cells of type $lut.
Using template $paramod$15ab5c60c875d49b42e4fd905001d6b2b46ccfee\$lut for cells of type $lut.
Using template $paramod$dac141b6a6f6beff5c4d7006b7c76beb7145f29b\$lut for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod$835030dfef0683692defcb038ae4aa653b2687c9\$lut for cells of type $lut.
Using template $paramod$7bb8bcb6df1814f0f27b8e3b9d986798af16e5f5\$lut for cells of type $lut.
Using template $paramod$9dfe2a25d99d8640a9f67a2438aaca85b684d257\$lut for cells of type $lut.
Using template $paramod$35462ab2376f8c4eec38224ec99c51ad755c2f33\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$a79a1f8d02ecabbafa660702fcc91022d47f85ff\$lut for cells of type $lut.
Using template $paramod$d0f38a65bef8d9a879a1b1d9ea0674536118587c\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$c181d69cfae7be133ee146245426645121b4cfff\$lut for cells of type $lut.
Using template $paramod$ba1896d66a423e98734f1413876089b255b9a5bb\$lut for cells of type $lut.
Using template $paramod$8b24fb07373c4ee224b517e500c9710a464b35dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$2220b73b6ddcf12e26857a54add8fe4996179457\$lut for cells of type $lut.
Using template $paramod$046677a75b0582b9c306f74453325906cb0a2362\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod$f87bcf1791971b4eaa30f3f28437044fef878a04\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$8895cd7184760b01c5b1e5cb707456aff215eb73\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$181733d3e31dcdcea8c52d0a4fc252b3aa453564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110110 for cells of type $lut.
Using template $paramod$aca0db839ec4764246faacf96081081e36b00652\$lut for cells of type $lut.
Using template $paramod$9a79c3432028e5f1d7c480c0b9d7b4837eb2bc95\$lut for cells of type $lut.
Using template $paramod$b19c924e82e74e12bbbdaf9e71fc6291c87db11e\$lut for cells of type $lut.
Using template $paramod$39825c5ed3d135e502be79829033166f1762d78b\$lut for cells of type $lut.
Using template $paramod$dbbe0ea5aadf61e5da6ebbf1f47442d5facdca4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$2179d3bc72bf0dec4b560f3c7f432f7901bacb58\$lut for cells of type $lut.
Using template $paramod$d6f5327dd423186f7485fbf8872a4d824506a4e9\$lut for cells of type $lut.
Using template $paramod$24ca0390b3c7866a19922039474de91afb9e77c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$d9922e15eb5da1acc26e937540cc16b16c2ad42c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$3331a91b4e24483a258fc0d47474cffbd93ab577\$lut for cells of type $lut.
Using template $paramod$34ccb0403abd26609d9a7a8ea9a44b40cc4b3caf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$4976b5f7a7b9f6e596e742c7d9dd919d8c62448f\$lut for cells of type $lut.
Using template $paramod$dc8eb389b2fc3ec6a78d93ff9b548b7fd27b6950\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$882338e7dfae85e8db5f17cbc01d34e1c77b40b4\$lut for cells of type $lut.
Using template $paramod$c931cfb0e1b0bcb4c89f5701079577ff981c27b8\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$e4b832d686d12318ec0715f027fe549b42e45c20\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$ab5c02e04aac2a755a7077d4a47f25280e3bc179\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$f969aefcb5fdd29444244ce17e4806b1ebc6f568\$lut for cells of type $lut.
Using template $paramod$3f8de76d5901ddf9563eb3c7b60ca602ef842817\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$178bda39ffdcebd3e876f3983b329791c49ec5d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7\$lut for cells of type $lut.
Using template $paramod$df6b12cebabc3b2db650658c5e894d03a346e968\$lut for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$0331e023d83b8009e60defb446ce9fa640b122c7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011011 for cells of type $lut.
Using template $paramod$479dcfd7608e5ced82751b0b0cabb1928370abf8\$lut for cells of type $lut.
Using template $paramod$aab54572d5ffecd31253b36e73e9cb718d05be34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$77c2a0573790d304ab2299da6d598e8d2e184867\$lut for cells of type $lut.
Using template $paramod$846831d383f447039dd18ae3b010c11a230ca39b\$lut for cells of type $lut.
Using template $paramod$1f3b67373a23476b64a6ed61bde9dbe9df1086de\$lut for cells of type $lut.
Using template $paramod$e5e0b3ddfad741c9efef28018ea9d09c68de87c3\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$af1ef731f566b3541481a4cd51a8a39a9c0807e9\$lut for cells of type $lut.
Using template $paramod$2991a9166162362f9843a52417028067813fc539\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100111 for cells of type $lut.
Using template $paramod$79432275bae6ba3c8cd1f392a278d15c8c6d8c77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f\$lut for cells of type $lut.
Using template $paramod$71923fbcd4bfda101a495ad186409e3771ed0105\$lut for cells of type $lut.
Using template $paramod$4ad15d60be1d8f5a7b287f5973c5b5b3cf0aa23e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$756861dd4dfe0a5b9de37af2241117b1958e2ffe\$lut for cells of type $lut.
Using template $paramod$21cd8b615510010d2490e567840e4cb3f43e8727\$lut for cells of type $lut.
Using template $paramod$a81cf453a316218febe7a33c0cf3157f69dfa7dc\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$187b265af118a45b7880d2dcc0524ee2abd6b591\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101000 for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$8af0bc8771f7a5fb60d6ceef8e0e4fb9fc55e7df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$f7a897257decedfb6cc642e53d65fef7fc0df390\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100101 for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$93f74d366819d1f86e5e8b91d159aa6b1cd7e9fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100011 for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod$e87f431398fe61dc3cef677df705fdf1c11aa0f7\$lut for cells of type $lut.
Using template $paramod$664db79a3ae1b7b32ccccad035c13c8e82cb8256\$lut for cells of type $lut.
Using template $paramod$7d8f777c8d2c798f3ee11292b27ab17e9f75ffe4\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$2de23df76a24087ecc0fa38a78ecc970cd3f2492\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~9023 debug messages>
Removed 0 unused cells and 8610 unused wires.

27.46. Executing AUTONAME pass.
Renamed 89062 objects in module xosera_upd (93 iterations).
<suppressed ~10653 debug messages>

27.47. Executing HIERARCHY pass (managing design hierarchy).

27.47.1. Analyzing design hierarchy..
Top module:  \xosera_upd

27.47.2. Analyzing design hierarchy..
Top module:  \xosera_upd
Removed 0 unused modules.

27.48. Printing statistics.

=== xosera_upd ===

   Number of wires:               4568
   Number of wire bits:          12956
   Number of public wires:        4568
   Number of public wire bits:   12956
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6892
     SB_CARRY                      512
     SB_DFF                        110
     SB_DFFE                        32
     SB_DFFESR                    1777
     SB_DFFESS                      27
     SB_DFFSR                      418
     SB_DFFSS                       11
     SB_IO                          24
     SB_LUT4                      3937
     SB_MAC16                        8
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    30
     SB_SPRAM256KA                   4
     SB_WARMBOOT                     1

27.49. Executing CHECK pass (checking for obvious problems).
Checking module xosera_upd...
Found and reported 0 problems.

27.50. Executing JSON backend.

End of script. Logfile hash: 4035163c9f, CPU: user 19.82s system 0.29s
Yosys 0.32+51 (git sha1 6405bbab1, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 52% 11x techmap (11 sec), 8% 52x opt_expr (1 sec), ...
