## Inception of open-source EDA, OpenLANE and Sky130 PDK

<details>
  <summary> How to talk to computers</summary>
  <br>

##### Introduction to QFN 48 Package, chip, pads, core, die and IPs.

* Block diagram of typical board

![image](https://github.com/user-attachments/assets/d8b45192-3c9a-4857-b0c8-2dae3ad448bc)

* Example of QFN-48 Package

![image](https://github.com/user-attachments/assets/85490fab-021d-47db-9529-27754bae2c25)

* This is how the chip is connected in package to communicate with outside world

![image](https://github.com/user-attachments/assets/82f5d98e-818b-497e-818c-5e13724fc5d5)

* There are various components of Chip
  * `Pads`: Pads are something through which we can send the signals inside the chip.
  * `Core`: It is a place where all the digital logic is present.
  * `Die`: Size of the entire chip

![image](https://github.com/user-attachments/assets/11544b08-bff4-40e1-ba22-6b98589b1312)

* `Foundary IP's` and `Macros`

  ![image](https://github.com/user-attachments/assets/e9b1b95e-8665-4f0c-a914-9ae80435cff4)

* RISC-V Instruction Set Architecture (ISA)

![image](https://github.com/user-attachments/assets/fc01fb96-c642-4141-a7b2-007c5b0518d1)

![image](https://github.com/user-attachments/assets/8abc92d5-4567-412f-a181-e7bb5ad20aa3)

* Abstract Interface

  ![image](https://github.com/user-attachments/assets/6922ddb3-8a7d-497b-a3b1-b2db4f07148a)

  
</details>

<details>
  <summary> SoC Design using OpenLANE</summary>
  <br>

  
</details>
