Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod.ip --block-symbol-file --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod.ip --synthesis=VERILOG --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/xcvr_rst_rx_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: xcvr_rst_rx_prod: "Transforming system: xcvr_rst_rx_prod"
Info: xcvr_rst_rx_prod: "Naming system components in system: xcvr_rst_rx_prod"
Info: xcvr_rst_rx_prod: "Processing generation queue"
Info: xcvr_rst_rx_prod: "Generating: xcvr_rst_rx_prod"
Info: xcvr_rst_rx_prod: "Generating: altera_xcvr_reset_control_s10"
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_resync_std.sv SYSTEM_VERILOG PATH ../../alt_xcvr_generic/alt_xcvr_resync_std.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./altera_xcvr_reset_control_s10.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control_s10.sv
Info: xcvr_reset_control_s10_0: add_fileset_file ./alt_xcvr_reset_counter_s10.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter_s10.sv
Info: xcvr_rst_rx_prod: Done "xcvr_rst_rx_prod" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
