Version:
	9.0 Build 132 02/25/2009 SJ Web Edition

Chip Device Options:
	Device Name:	EP2S15F484C3
	Device JTAG code:	ffffffff
	Programming_mode:	Passive Serial
	NWS_NRS_NCS:	UNRESERVED
	RDYNBUSY:	UNRESERVED
	DATA 7 to 1:	UNRESERVED
	nCEO:	UNRESERVED
	UNUSED PINS:	RESERVED_GND
	Default IO Standard::	3.3-V LVTTL
	User Start-up Clock:	0
	Auto Restart on Error:	1
	Release Clears Before Tristates:	0
	Device Clear:	0
	Test And Scan:	0
	Device OE:	0
	Enable Lock Output:	0
	Enable Init Done:	0
	Enable JTAG BST:	0
	Enable Vref A:	0
	Enable Vref B:	0



****************************
******Individual Atoms******
****************************

- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 0
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[31]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a31~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 31
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 31
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 1
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[30]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a30~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 30
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 30
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 2
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[29]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a29~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 29
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 29
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 3
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[28]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a28~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 28
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 28
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 4
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[27]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a27~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 27
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 27
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 5
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[26]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a26~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 26
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 26
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 6
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[25]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a25~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 25
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 25
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 7
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[24]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a24~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 24
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 24
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 8
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[23]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a23~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 23
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 23
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 9
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[22]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a22~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 22
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 22
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 10
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[21]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a21~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 21
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 21
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 11
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[20]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a20~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 20
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 20
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 12
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[19]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a19~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 19
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 19
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 13
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[18]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a18~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 18
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 18
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 14
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[17]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a17~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 17
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 17
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 15
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[16]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a16~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 16
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 16
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 16
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[15]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a15~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 15
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 15
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 17
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[14]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a14~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 14
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 14
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 18
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[13]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a13~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 13
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 13
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 19
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[12]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a12~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 12
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 12
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 20
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[11]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a11~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 11
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 11
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 21
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[10]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a10~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 10
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 10
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 22
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[9]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a9~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 9
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 9
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 23
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[8]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a8~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 8
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 8
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 24
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[7]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a7~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 7
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 7
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 25
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[6]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a6~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 6
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 6
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 26
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[5]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a5~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 5
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 5
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 27
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[4]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a4~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 4
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 4
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 28
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[3]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a3~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 3
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 3
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 29
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[2]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a2~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 2
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 2
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 30
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[1]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a1~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 1
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 1
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0 -- UNIQUE
	Atom Hier Name: 
	Atom Id: 31
	Atom Type: stratixii_ram_block (WYSIWYG)

	INPUTS (Driven By):
		0: [PORTAWE]	~ R/WN	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		1: NO ITERM
		2: [PORTBREWE]	  VCC	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		3: NO ITERM
		4: [CLK0]	  clk	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
		13: NO ITERM
		14: NO ITERM
		15: NO ITERM
		16: [PORTADATAIN]	  data_in[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		17: [PORTAADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		18: [PORTAADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		19: [PORTAADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		20: [PORTAADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		21: [PORTAADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		22: [PORTAADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		23: [PORTAADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		24: [PORTAADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		25: [PORTBADDR]	  address[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		26: [PORTBADDR]	  address[1]	LIT INDEX 1	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		27: [PORTBADDR]	  address[2]	LIT INDEX 2	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		28: [PORTBADDR]	  address[3]	LIT INDEX 3	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		29: [PORTBADDR]	  address[4]	LIT INDEX 4	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		30: [PORTBADDR]	  address[5]	LIT INDEX 5	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		31: [PORTBADDR]	  address[6]	LIT INDEX 6	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
		32: [PORTBADDR]	  address[7]	LIT INDEX 7	GLOBAL:DONT_CARE	DELAY_CHAIN:CONNECTED,NONE
	OUTPUTS (Int. Connections):
		0: [PORTADATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~PORTADATAOUT0	LIT INDEX 0 FANOUTS 0
		1: [PORTBDATAOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[0]	LIT INDEX 0 FANOUTS 1
		2: [OBSERVABLEPORTAWEREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_we_reg	LIT INDEX 0 FANOUTS 0
		3: [OBSERVABLEPORTBREREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_re_reg	LIT INDEX 0 FANOUTS 0
		4: [OBSERVABLEPORTADATAINREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_datain_reg0	LIT INDEX 0 FANOUTS 0
		5: [OBSERVABLEPORTAMEMORYREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_memory_reg0	LIT INDEX 0 FANOUTS 0
		6: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg0	LIT INDEX 0 FANOUTS 0
		7: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg1	LIT INDEX 1 FANOUTS 0
		8: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg2	LIT INDEX 2 FANOUTS 0
		9: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg3	LIT INDEX 3 FANOUTS 0
		10: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg4	LIT INDEX 4 FANOUTS 0
		11: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg5	LIT INDEX 5 FANOUTS 0
		12: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg6	LIT INDEX 6 FANOUTS 0
		13: [OBSERVABLEPORTAADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~porta_address_reg7	LIT INDEX 7 FANOUTS 0
		14: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg0	LIT INDEX 0 FANOUTS 0
		15: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg1	LIT INDEX 1 FANOUTS 0
		16: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg2	LIT INDEX 2 FANOUTS 0
		17: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg3	LIT INDEX 3 FANOUTS 0
		18: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg4	LIT INDEX 4 FANOUTS 0
		19: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg5	LIT INDEX 5 FANOUTS 0
		20: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg6	LIT INDEX 6 FANOUTS 0
		21: [OBSERVABLEPORTBADDRESSREGOUT]	lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ram_block1a0~portb_address_reg7	LIT INDEX 7 FANOUTS 0

	PARAMETER LIST:
		operation_mode                 = dual_port
		ram_block_type                 = auto
		mixed_port_feed_through_mode   = old
		logical_ram_name               = lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|ALTSYNCRAM
		init_file                      = Code.mif
		init_file_layout               = port_b
		data_interleave_width_in_bits  = 1
		data_interleave_offset_in_bits = 1
		port_a_logical_ram_depth       = 256
		port_a_logical_ram_width       = 32
		port_a_data_out_clock          = none
		port_a_data_out_clear          = none
		port_a_first_address           = 0
		port_a_last_address            = 255
		port_a_first_bit_number        = 0
		port_a_data_width              = 1
		port_a_address_width           = 8
		port_b_logical_ram_depth       = 256
		port_b_logical_ram_width       = 32
		port_b_address_clock           = clock0
		port_b_read_enable_write_enable_clock = clock0
		port_b_data_out_clock          = none
		port_b_data_out_clear          = none
		port_b_first_address           = 0
		port_b_last_address            = 255
		port_b_first_bit_number        = 0
		port_b_data_width              = 1
		port_b_address_width           = 8


- ATOM ------------------------
	ATOM_NAME: data_out[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 132
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[31]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[31]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 133
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[30]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[30]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 134
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[29]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[29]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 135
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[28]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[28]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 136
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[27]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[27]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 137
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[26]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[26]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 138
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[25]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[25]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 139
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[24]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[24]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 140
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[23]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[23]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 141
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[22]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[22]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 142
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[21]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[21]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 143
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[20]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[20]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 144
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[19]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[19]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 145
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[18]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[18]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 146
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[17]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[17]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 147
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[16]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[16]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 148
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[15]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[15]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 149
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[14]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[14]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 150
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[13]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[13]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 151
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[12]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[12]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 152
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[11]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[11]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 153
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[10]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[10]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 154
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[9]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[9]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 155
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[8]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[8]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 156
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[7]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[7]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 157
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[6]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[6]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 158
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[5]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[5]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 159
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[4]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[4]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 160
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[3]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[3]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 161
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[2]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[2]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 162
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[1]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[1]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_out[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 163
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: [DATAIN]	  lpm_ram_dp1:inst|altsyncram:altsyncram_component|altsyncram_rrq1:auto_generated|q_b[0]	LIT INDEX 0	GLOBAL:DONT_CARE	DELAY_CHAIN:UNCONNECTED
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: NONE
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_out[0]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = output
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	N/A
		PAD TO CORE 1:	N/A
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 164
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[31]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[31]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 165
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[30]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[30]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 166
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[29]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[29]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 167
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[28]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[28]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 168
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[27]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[27]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 169
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[26]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[26]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 170
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[25]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[25]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 171
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[24]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[24]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 172
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[23]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[23]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 173
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[22]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[22]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 174
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[21]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[21]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 175
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[20]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[20]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 176
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[19]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[19]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 177
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[18]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[18]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 178
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[17]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[17]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 179
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[16]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[16]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 180
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[15]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[15]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 181
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[14]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[14]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 182
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[13]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[13]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 183
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[12]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[12]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 184
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[11]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[11]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 185
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[10]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[10]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 186
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[9]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[9]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 187
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[8]	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[8]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: R/WN -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 188
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	R/WN	LIT INDEX 0 FANOUTS 32
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	R/WN	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: clk -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 189
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	clk	LIT INDEX 0 FANOUTS 32
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	clk	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[31] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 190
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[31]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[31]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 191
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[0]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[0]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 192
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[1]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[1]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 193
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[2]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[2]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 194
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[3]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[3]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 195
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[4]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[4]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 196
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[5]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[5]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 197
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[6]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[6]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: address[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 198
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	address[7]	LIT INDEX 0 FANOUTS 64
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	address[7]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[30] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 199
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[30]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[30]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[29] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 200
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[29]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[29]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[28] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 201
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[28]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[28]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[27] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 202
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[27]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[27]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[26] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 203
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[26]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[26]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[25] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 204
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[25]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[25]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[24] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 205
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[24]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[24]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[23] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 206
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[23]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[23]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[22] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 207
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[22]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[22]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[21] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 208
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[21]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[21]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[20] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 209
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[20]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[20]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[19] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 210
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[19]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[19]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[18] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 211
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[18]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[18]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[17] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 212
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[17]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[17]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[16] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 213
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[16]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[16]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[15] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 214
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[15]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[15]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[14] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 215
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[14]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[14]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[13] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 216
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[13]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[13]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[12] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 217
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[12]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[12]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[11] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 218
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[11]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[11]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[10] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 219
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[10]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[10]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[9] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 220
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[9]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[9]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[8] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 221
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[8]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[8]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[7] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 222
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[7]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[7]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[6] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 223
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[6]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[6]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[5] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 224
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[5]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[5]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[4] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 225
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[4]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[4]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[3] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 226
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[3]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[3]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[2] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 227
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[2]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[2]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[1] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 228
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[1]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[1]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: data_in[0] -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 229
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: [PADIO]	DISCONNECTED
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	data_in[0]	LIT INDEX 0 FANOUTS 1
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	data_in[0]	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

- ATOM ------------------------
	ATOM_NAME: ~QUARTUS_CREATED_GND~I -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 230
	Atom Type: stratixii_lcell_comb

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	~QUARTUS_CREATED_GND~I	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE

	PARAMETER LIST:
		(Skipping parameters for lcell or lcell comb with no fanout)


- ATOM ------------------------
	ATOM_NAME: ~DATA0~ -- NON-UNIQUE
	Atom Hier Name: 
	Atom Id: 231
	Atom Type: stratixii_io

	INPUTS (Driven By):
		0: NO ITERM
		1: NO ITERM
		2: NO ITERM
		3: NO ITERM
		4: NO ITERM
		5: NO ITERM
		6: NO ITERM
		7: NO ITERM
		8: NO ITERM
		9: NO ITERM
		10: NO ITERM
		11: NO ITERM
		12: NO ITERM
	OUTPUTS (Int. Connections):
		0: [COMBOUT]	~DATA0~	LIT INDEX 0 FANOUTS 0
		1: NONE
		2: NONE
		3: NONE
		4: NONE
		5: NONE
		6: [PADIO]	~DATA0~	LIT INDEX 0 FANOUTS 0
		7: NONE
		8: NONE
		9: NONE
		10: NONE
		11: NONE

	PARAMETER LIST:
		operation_mode                 = input
		ddio_mode                      = none
		input_register_mode            = none
		output_register_mode           = none
		oe_register_mode               = none
		input_async_reset              = none
		output_async_reset             = none
		oe_async_reset                 = none
		input_sync_reset               = none
		output_sync_reset              = none
		oe_sync_reset                  = none
		input_power_up                 = low
		output_power_up                = low
		oe_power_up                    = low
		dqs_out_mode                   = none
		dqs_delay_buffer_mode          = none
		inclk_input                    = normal
		ddioinclk_input                = negated_inclk
		dft_delayctrl_select           = 0
		sim_dqs_intrinsic_delay        = 0
		sim_dqs_delay_increment        = 0
		sim_dqs_offset_increment       = 0

	DELAY CHAINS:
		PAD TO CORE 0:	0
		PAD TO CORE 1:	0
		TCO CHAIN:	0
		TCOE CHAIN:	0
		PAD TO INPUT REG:	0
		DQS LOCAL CLOCK:	0
		NDQS LOCAL CLOCK:	0
		DQSOUT:	0

	IO STANDARD:			3.3-V LVTTL
	CURRENT STRENGTH:		DEFAULT
	PCI DIODE:       		OFF
	TERMINATION:     		OFF
	Output Duty Cycle:		OFF
	DQS INFORMATION:			
		Not a DQS atom.
		DQS system clock:	False
	PLL COMPENSATED:		False

