# Generated by Yosys 0.7+44 (git sha1 3886669, clang 8.0.0 -fPIC -Os)

.model pll_test
.inputs gpio[0] gpio[1] gpio[2] gpio[3] gpio[4] gpio[5] gpio[6] gpio[7]
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.names $false
.names $true
1
.names $undef
.names gpio[0] led[0]
1 1
.names gpio[1] led[1]
1 1
.names gpio[2] led[2]
1 1
.names gpio[3] led[3]
1 1
.names gpio[4] led[4]
1 1
.names gpio[5] led[5]
1 1
.names gpio[6] led[6]
1 1
.names gpio[7] led[7]
1 1
.end
