Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Mar 12 19:32:04 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.945        0.000                      0                  380        0.173        0.000                      0                  380        4.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.945        0.000                      0                  380        0.173        0.000                      0                  380        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 auto/FSM_sequential_M_test_cases_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_test_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 5.154ns (56.800%)  route 3.920ns (43.200%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.572     5.156    auto/clk_IBUF_BUFG
    SLICE_X52Y0          FDRE                                         r  auto/FSM_sequential_M_test_cases_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y0          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  auto/FSM_sequential_M_test_cases_q_reg[1]/Q
                         net (fo=24, routed)          0.640     6.314    auto/alu16/mult/Q[1]
    SLICE_X50Y1          LUT3 (Prop_lut3_I2_O)        0.124     6.438 r  auto/alu16/mult/M_test_states_q[1]_i_2/O
                         net (fo=2, routed)           0.641     7.079    auto/alu16/mult/FSM_sequential_M_test_cases_q_reg[2]
    SLICE_X53Y1          LUT5 (Prop_lut5_I4_O)        0.152     7.231 r  auto/alu16/mult/out0_i_3__0/O
                         net (fo=1, routed)           0.419     7.650    auto/alu16/mult/out0_i_3__0_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[7])
                                                      3.864    11.514 r  auto/alu16/mult/out0/P[7]
                         net (fo=5, routed)           0.790    12.304    auto/alu16/mult/P[5]
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    12.428 r  auto/alu16/mult/M_test_states_q[0]_i_27/O
                         net (fo=1, routed)           0.580    13.008    auto/alu16/mult/M_test_states_q[0]_i_27_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I2_O)        0.124    13.132 r  auto/alu16/mult/M_test_states_q[0]_i_16/O
                         net (fo=1, routed)           0.430    13.562    auto/alu16/mult/M_test_states_q[0]_i_16_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I5_O)        0.124    13.686 r  auto/alu16/mult/M_test_states_q[0]_i_5/O
                         net (fo=1, routed)           0.420    14.106    auto/alu16/mult/M_test_states_q[0]_i_5_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    14.230 r  auto/alu16/mult/M_test_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.230    auto/alu16_n_20
    SLICE_X50Y0          FDRE                                         r  auto/M_test_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.453    14.858    auto/clk_IBUF_BUFG
    SLICE_X50Y0          FDRE                                         r  auto/M_test_states_q_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X50Y0          FDRE (Setup_fdre_C_D)        0.079    15.175    auto/M_test_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.300ns (21.986%)  route 4.613ns (78.014%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.684    11.063    man/M_man_trigger_start
    SLICE_X48Y4          FDSE                                         r  man/FSM_onehot_M_man_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.856    man/clk_IBUF_BUFG
    SLICE_X48Y4          FDSE                                         r  man/FSM_onehot_M_man_states_q_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y4          FDSE (Setup_fdse_C_CE)      -0.429    14.651    man/FSM_onehot_M_man_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.300ns (21.986%)  route 4.613ns (78.014%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.684    11.063    man/M_man_trigger_start
    SLICE_X48Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.856    man/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[1]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y4          FDRE (Setup_fdre_C_CE)      -0.429    14.651    man/FSM_onehot_M_man_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.300ns (21.986%)  route 4.613ns (78.014%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.684    11.063    man/M_man_trigger_start
    SLICE_X48Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.856    man/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y4          FDRE (Setup_fdre_C_CE)      -0.429    14.651    man/FSM_onehot_M_man_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_cases_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 1.272ns (20.699%)  route 4.873ns (79.301%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           2.058    10.142    auto/slow_edge/FSM_sequential_M_test_cases_q_reg[0]
    SLICE_X50Y2          LUT6 (Prop_lut6_I1_O)        0.328    10.470 r  auto/slow_edge/FSM_sequential_M_test_cases_q[3]_i_1/O
                         net (fo=4, routed)           0.826    11.296    auto/slow_edge_n_1
    SLICE_X52Y0          FDRE                                         r  auto/FSM_sequential_M_test_cases_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.453    14.858    auto/clk_IBUF_BUFG
    SLICE_X52Y0          FDRE                                         r  auto/FSM_sequential_M_test_cases_q_reg[1]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X52Y0          FDRE (Setup_fdre_C_CE)      -0.169    14.913    auto/FSM_sequential_M_test_cases_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.300ns (22.360%)  route 4.514ns (77.640%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.585    10.964    man/M_man_trigger_start
    SLICE_X54Y7          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.856    man/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X54Y7          FDRE (Setup_fdre_C_CE)      -0.393    14.687    man/FSM_onehot_M_man_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.300ns (22.404%)  route 4.503ns (77.596%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.573    10.953    man/M_man_trigger_start
    SLICE_X50Y6          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452    14.857    man/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y6          FDRE (Setup_fdre_C_CE)      -0.393    14.688    man/FSM_onehot_M_man_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.300ns (22.596%)  route 4.453ns (77.404%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.524    10.904    man/M_man_trigger_start
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452    14.857    man/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.429    14.652    man/FSM_onehot_M_man_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.300ns (22.596%)  route 4.453ns (77.404%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.524    10.904    man/M_man_trigger_start
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452    14.857    man/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.429    14.652    man/FSM_onehot_M_man_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.300ns (22.596%)  route 4.453ns (77.404%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.150    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X55Y36         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.299    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X54Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.423 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.307     6.730    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_7__0_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     6.854 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0/O
                         net (fo=1, routed)           0.561     7.415    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.539 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=22, routed)          0.429     7.968    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.116     8.084 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_cases_q[3]_i_4/O
                         net (fo=6, routed)           1.940    10.024    buttoncond_gen_0[1].buttoncond/M_last_q_reg
    SLICE_X52Y2          LUT3 (Prop_lut3_I0_O)        0.356    10.380 r  buttoncond_gen_0[1].buttoncond/FSM_onehot_M_man_states_q[4]_i_1/O
                         net (fo=8, routed)           0.524    10.904    man/M_man_trigger_start
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452    14.857    man/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[4]_rep__1/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y4          FDRE (Setup_fdre_C_CE)      -0.429    14.652    man/FSM_onehot_M_man_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                  3.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.592     1.536    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.112     1.789    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y37         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     2.050    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.066     1.616    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.592     1.536    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.796    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X58Y37         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     2.050    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.070     1.620    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 man/FSM_onehot_M_man_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.239%)  route 0.209ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.510    man/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  man/FSM_onehot_M_man_states_q_reg[2]/Q
                         net (fo=23, routed)          0.209     1.860    man/FSM_onehot_M_man_states_q_reg_n_0_[2]
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     2.027    man/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X53Y4          FDRE (Hold_fdre_C_D)         0.070     1.617    man/FSM_onehot_M_man_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.563     1.507    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.822    reset_cond/M_stage_d[1]
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X48Y12         FDSE (Hold_fdse_C_D)         0.066     1.573    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_sequential_M_test_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_test_mode_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  FSM_sequential_M_test_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  FSM_sequential_M_test_mode_q_reg[1]/Q
                         net (fo=77, routed)          0.156     1.801    buttoncond_gen_0[0].buttoncond/M_test_mode_q[1]
    SLICE_X55Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  buttoncond_gen_0[0].buttoncond/FSM_sequential_M_test_mode_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    buttoncond_gen_0[0].buttoncond_n_1
    SLICE_X55Y16         FDRE                                         r  FSM_sequential_M_test_mode_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.830     2.020    clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  FSM_sequential_M_test_mode_q_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.092     1.597    FSM_sequential_M_test_mode_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/slow_clock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slow_clock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.511    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y2          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/slow_clock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    auto/slow_clock/M_ctr_q_reg_n_0_[11]
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  auto/slow_clock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    auto/slow_clock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X51Y2          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.838     2.028    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y2          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.105     1.616    auto/slow_clock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/slow_clock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slow_clock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.510    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y3          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/slow_clock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.759    auto/slow_clock/M_ctr_q_reg_n_0_[15]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  auto/slow_clock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    auto/slow_clock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X51Y3          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     2.027    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y3          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X51Y3          FDRE (Hold_fdre_C_D)         0.105     1.615    auto/slow_clock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/slow_clock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slow_clock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.510    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/slow_clock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.759    auto/slow_clock/M_ctr_q_reg_n_0_[19]
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  auto/slow_clock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    auto/slow_clock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X51Y4          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     2.027    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y4          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.105     1.615    auto/slow_clock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/slow_clock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slow_clock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.566     1.510    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/slow_clock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.759    auto/slow_clock/M_ctr_q_reg_n_0_[23]
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  auto/slow_clock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    auto/slow_clock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X51Y5          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.837     2.027    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.105     1.615    auto/slow_clock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/slow_clock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/slow_clock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.567     1.511    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/slow_clock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.760    auto/slow_clock/M_ctr_q_reg_n_0_[7]
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  auto/slow_clock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    auto/slow_clock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X51Y1          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.838     2.028    auto/slow_clock/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  auto/slow_clock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.105     1.616    auto/slow_clock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   FSM_sequential_M_test_mode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y16   FSM_sequential_M_test_mode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y1    auto/FSM_sequential_M_test_cases_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y0    auto/FSM_sequential_M_test_cases_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y1    auto/FSM_sequential_M_test_cases_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y2    auto/FSM_sequential_M_test_cases_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y0    auto/M_test_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y1    auto/M_test_states_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y1    auto/M_test_states_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    auto/slow_clock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    auto/slow_clock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    auto/slow_clock/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y3    auto/slow_clock/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    auto/slow_clock/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    auto/slow_clock/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    auto/slow_clock/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y4    auto/slow_clock/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y5    auto/slow_clock/M_ctr_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y5    auto/slow_clock/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    man/FSM_onehot_M_man_states_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    man/FSM_onehot_M_man_states_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y4    man/FSM_onehot_M_man_states_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   man/M_b_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   man/M_b_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   man/M_b_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   man/M_b_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   man/M_b_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   man/M_b_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y11   man/M_b_q_reg[15]/C



