# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do processor_arm_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/sl2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:10 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/sl2.sv 
# -- Compiling module sl2
# 
# Top level modules:
# 	sl2
# End time: 12:31:10 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:10 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 12:31:10 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/writeback.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/writeback.sv 
# -- Compiling module writeback
# 
# Top level modules:
# 	writeback
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_arm.sv 
# -- Compiling module processor_arm
# 
# Top level modules:
# 	processor_arm
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/decode.sv 
# -- Compiling module decode
# 
# Top level modules:
# 	decode
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/aludec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/aludec.sv 
# -- Compiling module aludec
# 
# Top level modules:
# 	aludec
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 12:31:11 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:11 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/maindec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/maindec.sv 
# -- Compiling module maindec
# 
# Top level modules:
# 	maindec
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/fetch.sv 
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/execute.sv 
# -- Compiling module execute
# 
# Top level modules:
# 	execute
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master {C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master" C:/Users/lauta/Desktop/quartus/2posta/processor_arm-master/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/dmem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vcom -reportprogress 300 -2008 -work work C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/dmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity dmem
# -- Compiling architecture behave of dmem
# ** Warning: C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/dmem.vhd(30): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules {C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:31:12 on Jan 30,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules" C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_tb.sv 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 12:31:12 on Jan 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 12:31:13 on Jan 30,2021
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor_arm
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.datapath
# Loading work.fetch
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.decode
# Loading work.regfile
# Loading work.signext
# Loading work.execute
# Loading work.sl2
# Loading work.alu
# Loading work.memory
# Loading work.writeback
# Loading work.imem
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.dmem(behave)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lauta  Hostname: HP-PAVILION  ProcessID: 9456
#           Attempting to use alternate WLF file "./wlft2gsgiy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2gsgiy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: fin del testdump
#    Time: 2420 ps  Iteration: 1  Instance: /processor_tb/dut/dataMem
# ** Note: $stop    : C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_tb.sv(26)
#    Time: 2440 ps  Iteration: 0  Instance: /processor_tb
# Break in Module processor_tb at C:/Users/lauta/Desktop/quartus/2posta/SingleCycleProcessorPatterson-Modules/processor_tb.sv line 26
do wave.do
restart
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/lauta/Desktop/quartus/2posta/simulation/modelsim/wave.do
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 14:36:47 on Jan 30,2021, Elapsed time: 2:05:34
# Errors: 10, Warnings: 5
