* Chip-level netlist, converted from mux3-1_test.net by bb.py
* Flattened top-level, before part assignment:
** V1 A 0 SINE(0 5 200Meg)
** V2 B 0 SINE(0 5 1000Meg)
** V3 C 0 PULSE(-5 5 0n 1p 1p 3n 6n)
** V4 S 0 PWL(0 -5 14n -5 15n 0 29n 0 30n 5)
** * XX11: Instance of subcircuit tpower: $G_Vdd $G_Vss
** V$XX11$Vdd $G_Vdd 0 5V
** V$XX11$Vss 0 $G_Vss 5V
** * XX1: Instance of subcircuit mux3-1: A B C S Q
** X$XX1$XX1 A Q XX1$N001 tg
** X$XX1$XX3 C Q XX1$N002 tg
** X$XX1$XX2 B Q XX1$N003 tg
** * XX4: Instance of subcircuit decoder3-1: S N001 N003 N002
** * XX5: Instance of subcircuit pti: IN N003
** XXX4$XX5$Xinv XX4$IN XX4$N003 XX4$XX5$STI_Out XX4$XX5$NTI_Out tinv
** * XX6: Instance of subcircuit pti: N003 OUT_1
** XXX4$XX6$Xinv XX4$N003 XX4$OUT_1 XX4$XX6$STI_Out XX4$XX6$NTI_Out tinv
** * XX1: Instance of subcircuit nti: IN OUT_i
** XXX4$XX1$Xinv XX4$IN XX4$XX1$PTI_Out XX4$XX1$STI_Out XX4$OUT_i tinv
** * XX4: Instance of subcircuit pti: N001 OUT_0
** XXX4$XX4$Xinv XX4$N001 XX4$OUT_0 XX4$XX4$STI_Out XX4$XX4$NTI_Out tinv
** * XX2: Instance of subcircuit sti: IN N002
** XXX4$XX2$Xinv XX4$IN XX4$XX2$PTI_Out XX4$N002 XX4$XX2$NTI_Out tinv
** * XX3: Instance of subcircuit max: IN N002 N001
** XXX4$XX3$XX1 XX4$IN XX4$N002 XX4$XX3$P001 tnor
** * XX2: Instance of subcircuit sti: P001 MAX_OUT
** XXX3$XX2$Xinv XX3$P001 XX3$XX2$PTI_Out XX3$MAX_OUT XX3$XX2$NTI_Out tinv
* Begin converted circuit

V1 A 0 SINE(0 5 200Meg)
V2 B 0 SINE(0 5 1000Meg)
V3 C 0 PULSE(-5 5 0n 1p 1p 3n 6n)
V4 S 0 PWL(0 -5 14n -5 15n 0 29n 0 30n 5)
* XX11: Instance of subcircuit tpower: $G_Vdd $G_Vss
V$XX11$Vdd $G_Vdd 0 5V
V$XX11$Vss 0 $G_Vss 5V
* XX1: Instance of subcircuit mux3-1: A B C S Q
* XX4: Instance of subcircuit decoder3-1: S N001 N003 N002
* XX5: Instance of subcircuit pti: IN N003
* XX6: Instance of subcircuit pti: N003 OUT_1
* XX1: Instance of subcircuit nti: IN OUT_i
* XX4: Instance of subcircuit pti: N001 OUT_0
* XX2: Instance of subcircuit sti: IN N002
* XX3: Instance of subcircuit max: IN N002 N001
* XX2: Instance of subcircuit sti: P001 MAX_OUT
* Chip #0 - CD4007 pinout:
* 	1: XX4$OUT_1
* 	2: $G_Vdd
* 	3: XX4$N003
* 	4: $G_Vss
* 	5: XX4$XX6$NTI_Out
* 	6: XX4$IN
* 	7: $G_Vss
* 	8: XX4$XX5$NTI_Out
* 	9: NC__8
* 	10: NC__9
* 	11: NC__10
* 	12: NC__11
* 	13: XX4$N003
* 	14: $G_Vdd
X_IC_0_CD4007 XX4$OUT_1 $G_Vdd XX4$N003 $G_Vss XX4$XX6$NTI_Out XX4$IN $G_Vss XX4$XX5$NTI_Out NC__8 NC__9 NC__10 NC__11 XX4$N003 $G_Vdd CD4007

* Chip #1 - CD4007 pinout:
* 	1: XX4$OUT_0
* 	2: $G_Vdd
* 	3: XX4$N001
* 	4: $G_Vss
* 	5: XX4$XX4$NTI_Out
* 	6: XX4$IN
* 	7: $G_Vss
* 	8: XX4$OUT_i
* 	9: NC__22
* 	10: NC__23
* 	11: NC__24
* 	12: NC__25
* 	13: XX4$XX1$PTI_Out
* 	14: $G_Vdd
X_IC_1_CD4007 XX4$OUT_0 $G_Vdd XX4$N001 $G_Vss XX4$XX4$NTI_Out XX4$IN $G_Vss XX4$OUT_i NC__22 NC__23 NC__24 NC__25 XX4$XX1$PTI_Out $G_Vdd CD4007

* Chip #2 - CD4007 pinout:
* 	1: XX3$XX2$PTI_Out
* 	2: $G_Vdd
* 	3: XX3$P001
* 	4: $G_Vss
* 	5: XX3$XX2$NTI_Out
* 	6: XX4$IN
* 	7: $G_Vss
* 	8: XX4$XX2$NTI_Out
* 	9: NC__36
* 	10: NC__37
* 	11: NC__38
* 	12: NC__39
* 	13: XX4$XX2$PTI_Out
* 	14: $G_Vdd
X_IC_2_CD4007 XX3$XX2$PTI_Out $G_Vdd XX3$P001 $G_Vss XX3$XX2$NTI_Out XX4$IN $G_Vss XX4$XX2$NTI_Out NC__36 NC__37 NC__38 NC__39 XX4$XX2$PTI_Out $G_Vdd CD4007

* Chip #3 - CD4007 pinout:
* 	1: XXX4$XX3$XX1$NP
* 	2: XXX4$XX3$XX1$NI
* 	3: XX4$N002
* 	4: $G_Vss
* 	5: XXX4$XX3$XX1$NN
* 	6: XX4$IN
* 	7: $G_Vss
* 	8: XXX4$XX3$XX1$NN
* 	9: NC__50
* 	10: NC__51
* 	11: NC__52
* 	12: NC__53
* 	13: XXX4$XX3$XX1$NI
* 	14: $G_Vdd
X_IC_3_CD4007 XXX4$XX3$XX1$NP XXX4$XX3$XX1$NI XX4$N002 $G_Vss XXX4$XX3$XX1$NN XX4$IN $G_Vss XXX4$XX3$XX1$NN NC__50 NC__51 NC__52 NC__53 XXX4$XX3$XX1$NI $G_Vdd CD4007

* Chip #4 - CD4007 no pins used, skipping
* Chip #5 - CD4007 no pins used, skipping
* Chip #6 - CD4007 no pins used, skipping
* Chip #7 - CD4016 pinout:
* 	1: A
* 	2: Q
* 	3: Q
* 	4: C
* 	5: XX1$N002
* 	6: XX1$N003
* 	7: $G_Vss
* 	8: B
* 	9: Q
* 	10: NC__107
* 	11: NC__108
* 	12: NC__109
* 	13: XX1$N001
* 	14: $G_Vdd
X_IC_7_CD4016 A Q Q C XX1$N002 XX1$N003 $G_Vss B Q NC__107 NC__108 NC__109 XX1$N001 $G_Vdd CD4016

* Parts to support subcircuits:
RXXX4$XX5$Xinv$RP XX4$N003 XX4$XX5$STI_Out 12k
RXXX4$XX5$Xinv$RN XX4$XX5$STI_Out XX4$XX5$NTI_Out 12k
RXXX4$XX6$Xinv$RP XX4$OUT_1 XX4$XX6$STI_Out 12k
RXXX4$XX6$Xinv$RN XX4$XX6$STI_Out XX4$XX6$NTI_Out 12k
RXXX4$XX1$Xinv$RP XX4$XX1$PTI_Out XX4$XX1$STI_Out 12k
RXXX4$XX1$Xinv$RN XX4$XX1$STI_Out XX4$OUT_i 12k
RXXX4$XX4$Xinv$RP XX4$OUT_0 XX4$XX4$STI_Out 12k
RXXX4$XX4$Xinv$RN XX4$XX4$STI_Out XX4$XX4$NTI_Out 12k
RXXX4$XX2$Xinv$RP XX4$XX2$PTI_Out XX4$N002 12k
RXXX4$XX2$Xinv$RN XX4$N002 XX4$XX2$NTI_Out 12k
RXXX4$XX3$XX1$RP N$XXX4$XX3$XX1$NP XX4$XX3$P001 12k
RXXX4$XX3$XX1$RN XX4$XX3$P001 N$XXX4$XX3$XX1$NN 12k
RXXX3$XX2$Xinv$RP XX3$XX2$PTI_Out XX3$MAX_OUT 12k
RXXX3$XX2$Xinv$RN XX3$MAX_OUT XX3$XX2$NTI_Out 12k
