
---------- Begin Simulation Statistics ----------
final_tick                               1348277582000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109223                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702312                       # Number of bytes of host memory used
host_op_rate                                   109542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13153.13                       # Real time elapsed on the host
host_tick_rate                              102506199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436618356                       # Number of instructions simulated
sim_ops                                    1440822112                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.348278                       # Number of seconds simulated
sim_ticks                                1348277582000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.005681                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185046930                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212683733                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         23970126                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278594693                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25131114                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26547799                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1416685                       # Number of indirect misses.
system.cpu0.branchPred.lookups              356330041                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2190095                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100273                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14048059                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546222                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44356017                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309737                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123853451                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552643                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656217                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2449899596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.538249                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.355096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1848292218     75.44%     75.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    340125932     13.88%     89.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     93672564      3.82%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     83573791      3.41%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25144056      1.03%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6885303      0.28%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4335096      0.18%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3514619      0.14%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44356017      1.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2449899596                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143435                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924331                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171554                       # Number of loads committed
system.cpu0.commit.membars                    4203727                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203733      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064579     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271819     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184419     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656217                       # Class of committed instruction
system.cpu0.commit.refs                     558456266                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552643                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656217                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.042681                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.042681                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            482112124                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9979139                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           182950998                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1470615265                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               961260228                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1010853364                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14062977                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18311751                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7826388                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  356330041                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                272519165                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1515866097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              7167027                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1505679210                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               47970102                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132499                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936263759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         210178044                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559878                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2476115081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.608931                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886215                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1407972427     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               799275654     32.28%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               136393972      5.51%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               110239357      4.45%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14687861      0.59%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3235306      0.13%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  103740      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4202804      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3960      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2476115081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      213182043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14170102                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               342605304                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529309                       # Inst execution rate
system.cpu0.iew.exec_refs                   619853205                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 176396817                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              370029015                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            444543872                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106234                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5430448                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           181826782                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1442454051                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            443456388                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9484363                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1423468562                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1935167                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             23389091                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14062977                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             27664630                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       265913                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28040829                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31343                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14318                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6149148                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39372318                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     28542070                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14318                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       757677                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13412425                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                613272040                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1411952954                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.882927                       # average fanout of values written-back
system.cpu0.iew.wb_producers                541474146                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525027                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1412048028                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1751377292                       # number of integer regfile reads
system.cpu0.int_regfile_writes              904872157                       # number of integer regfile writes
system.cpu0.ipc                              0.489553                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.489553                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205619      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790825561     55.19%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834397      0.83%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100513      0.15%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           448542802     31.30%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          175443982     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1432952926                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4133854                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002885                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 559032     13.52%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2621998     63.43%     76.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               952822     23.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1432881107                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5346380304                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1411952903                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1566265529                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1436143900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1432952926                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310151                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      123797830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           225624                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34409477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2476115081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.828648                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1440674422     58.18%     58.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          736509800     29.74%     87.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          231518226      9.35%     97.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           48190829      1.95%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13508030      0.55%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1672596      0.07%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2492674      0.10%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             904989      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             643515      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2476115081                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532835                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21362654                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4220562                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           444543872                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          181826782                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2689297124                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7260162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              414151076                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198858                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14542849                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               981290312                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28961735                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21855                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1796020061                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1457356497                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          939520292                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                997330482                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24884216                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14062977                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             69122074                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                94321429                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1796020016                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        158160                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5883                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32977999                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3848029067                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2911271598                       # The number of ROB writes
system.cpu0.timesIdled                       30361166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.249746                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20843177                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23094998                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2801042                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30809974                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1070194                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1086137                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15943                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35494808                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48206                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1991505                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119244                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4209553                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17757089                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120065713                       # Number of instructions committed
system.cpu1.commit.committedOps             122165895                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    469147680                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.030803                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419845738     89.49%     89.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24334482      5.19%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8985923      1.92%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6979859      1.49%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1565446      0.33%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       754398      0.16%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2096175      0.45%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       376106      0.08%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4209553      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    469147680                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797993                       # Number of function calls committed.
system.cpu1.commit.int_insts                116603025                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30175925                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76668013     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32275925     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021681      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122165895                       # Class of committed instruction
system.cpu1.commit.refs                      41297618                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120065713                       # Number of Instructions Simulated
system.cpu1.committedOps                    122165895                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.944632                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.944632                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            371336040                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               860553                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19954223                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146536259                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27380832                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66744393                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1993171                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2060664                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5264676                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35494808                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23446389                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444489120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               198827                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151465375                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5605416                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074944                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25427283                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21913371                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319807                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         472719112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324856                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.756388                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               375591726     79.45%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61649799     13.04%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19281925      4.08%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12582084      2.66%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2530022      0.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1018131      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62875      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2423      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     127      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           472719112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         895889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2107938                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30721060                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283858                       # Inst execution rate
system.cpu1.iew.exec_refs                    45882809                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11521362                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              309828198                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35133774                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100639                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1699333                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11894809                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139872508                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34361447                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1967819                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134439202                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1918141                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5718625                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1993171                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9905404                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1023976                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27800                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2259                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13656                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4957849                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       773116                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2259                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       536140                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1571798                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75376998                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132976589                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853131                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64306476                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280769                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133042981                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170455368                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89721810                       # number of integer regfile writes
system.cpu1.ipc                              0.253509                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.253509                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200233      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85755367     62.87%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36964993     27.10%     93.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9486280      6.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136407021                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2857952                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020952                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 611347     21.39%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1812971     63.44%     84.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               433632     15.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135064726                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         748624685                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132976577                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157580823                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133571638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136407021                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300870                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17706612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           233605                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           184                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7160253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    472719112                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288558                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775073                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          389596315     82.42%     82.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52122587     11.03%     93.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19121977      4.05%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5855333      1.24%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3864620      0.82%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             666276      0.14%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             912798      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             425815      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             153391      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      472719112                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.288012                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13500102                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1333687                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35133774                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11894809                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       473615001                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2222934750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              335910791                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81689441                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13988270                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30908262                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4404860                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38213                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182407219                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143824042                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97105553                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67161856                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17680800                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1993171                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36712950                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15416112                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182407207                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32082                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28494649                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   604860916                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283425854                       # The number of ROB writes
system.cpu1.timesIdled                          21847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14992286                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7289                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15069247                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                285583                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19469228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38862881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       525106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111034                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71976750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8707250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    144108769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8818284                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16399346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3926973                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15466557                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3068977                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3068976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16399346                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58331203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58331203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1497298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1497298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19469351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19469351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19469351                       # Request fanout histogram
system.membus.respLayer1.occupancy       100783229635                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         59504932153                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       726016700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   703197785.734711                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       192500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1546254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1344647498500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3630083500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    235420559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       235420559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    235420559                       # number of overall hits
system.cpu0.icache.overall_hits::total      235420559                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     37098606                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37098606                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     37098606                       # number of overall misses
system.cpu0.icache.overall_misses::total     37098606                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 514777928996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 514777928996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 514777928996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 514777928996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    272519165                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    272519165                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    272519165                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    272519165                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136132                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136132                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136132                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136132                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13875.937252                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13875.937252                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13875.937252                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13875.937252                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1902                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.718750                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     35107362                       # number of writebacks
system.cpu0.icache.writebacks::total         35107362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1991209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1991209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1991209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1991209                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     35107397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     35107397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     35107397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     35107397                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 460051323998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 460051323998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 460051323998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 460051323998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128825                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128825                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128825                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128825                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13104.113757                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13104.113757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13104.113757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13104.113757                       # average overall mshr miss latency
system.cpu0.icache.replacements              35107362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    235420559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      235420559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     37098606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37098606                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 514777928996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 514777928996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    272519165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    272519165                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136132                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13875.937252                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13875.937252                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1991209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1991209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     35107397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     35107397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 460051323998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 460051323998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128825                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128825                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13104.113757                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13104.113757                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          270527690                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         35107363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.705725                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        580145725                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       580145725                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498499223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498499223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498499223                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498499223                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     61381039                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      61381039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     61381039                       # number of overall misses
system.cpu0.dcache.overall_misses::total     61381039                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1894502714682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1894502714682                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1894502714682                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1894502714682                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559880262                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559880262                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559880262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559880262                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109632                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109632                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109632                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109632                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30864.624411                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30864.624411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30864.624411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30864.624411                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13819975                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       307529                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           319652                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3975                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.234439                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.365786                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33964541                       # number of writebacks
system.cpu0.dcache.writebacks::total         33964541                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28327914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28327914                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28327914                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28327914                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33053125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33053125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33053125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33053125                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 757047078204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 757047078204                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 757047078204                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 757047078204                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059036                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059036                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059036                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059036                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22903.948665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22903.948665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22903.948665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22903.948665                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33964541                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359002968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359002968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49696722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49696722                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1302326173500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1302326173500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408699690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408699690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26205.474347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26205.474347                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20657540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20657540                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29039182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29039182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 598975240000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 598975240000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071053                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071053                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20626.450153                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20626.450153                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139496255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139496255                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11684317                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11684317                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 592176541182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 592176541182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.077287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.077287                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50681.314208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50681.314208                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7670374                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7670374                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4013943                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4013943                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 158071838204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 158071838204                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026551                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026551                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39380.688317                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39380.688317                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11587000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11587000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439797                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439797                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6678.386167                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6678.386167                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1713                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1713                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1357500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1357500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005577                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005577                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61704.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61704.545455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4850.931677                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4850.931677                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       622000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       622000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3911.949686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3911.949686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912215                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93807777000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93807777000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100273                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434332                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102835.161667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102835.161667                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912215                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912215                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92895562000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92895562000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434332                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101835.161667                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101835.161667                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999505                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533656086                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33965105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.711893                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999505                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1157941827                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1157941827                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34646015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28819990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24752                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              884206                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64374963                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34646015                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28819990                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24752                       # number of overall hits
system.l2.overall_hits::.cpu1.data             884206                       # number of overall hits
system.l2.overall_hits::total                64374963                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            461381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5143661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2065298                       # number of demand (read+write) misses
system.l2.demand_misses::total                7677415                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           461381                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5143661                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7075                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2065298                       # number of overall misses
system.l2.overall_misses::total               7677415                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  41566673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 462638915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    695223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 216117298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     721018110500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  41566673000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 462638915500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    695223500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 216117298500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    721018110500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        35107396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33963651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2949504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             72052378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       35107396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33963651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2949504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            72052378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.013142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.151446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.222296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.700219                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.013142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.151446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.222296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.700219                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90091.861173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89943.508233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98264.805654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104642.186503                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93914.176907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90091.861173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89943.508233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98264.805654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104642.186503                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93914.176907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11552529                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3926973                       # number of writebacks
system.l2.writebacks::total                   3926973                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         473201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         277389                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              750772                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        473201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        277389                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             750772                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       461290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4670460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1787909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6926643                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       461290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4670460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1787909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13014073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19940716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  36948498001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 380213022501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    620284500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174274690500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 592056495502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  36948498001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 380213022501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    620284500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174274690500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 973111065448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1565167560950                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.013139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.137513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.219436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.606173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.013139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.137513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.219436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.606173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80098.198532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81408.045996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88815.077320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97474.027202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85475.243275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80098.198532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81408.045996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88815.077320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97474.027202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74773.751880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78491.041192                       # average overall mshr miss latency
system.l2.replacements                       27689982                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8270162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8270162                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8270162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8270162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     63338337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         63338337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     63338337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     63338337                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13014073                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13014073                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 973111065448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 973111065448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74773.751880                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74773.751880                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 66                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2527.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3212.121212                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       729000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       594500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1323500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19816.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20053.030303                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       117000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       216500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19681.818182                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2851707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           279569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3131276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2074587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1411730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3486317                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 204640185500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151710068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  356350253500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4926294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1691299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6617593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.421125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.834702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.526826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98641.409350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107463.939989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102213.956304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       293571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       170713                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           464284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1781016                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1241017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3022033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 162803781001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 123698948000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 286502729001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.361533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.733766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.456666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91410.622364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99675.466170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94804.632842                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34646015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24752                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34670767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       461381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           468456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  41566673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    695223500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  42261896500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     35107396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       35139223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.013142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.222296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90091.861173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98264.805654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90215.295567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           182                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       461290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       468274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  36948498001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    620284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  37568782501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.013139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.219436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80098.198532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88815.077320                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80228.205070                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25968283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       604637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26572920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3069074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       653568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3722642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 257998730000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  64407230500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 322405960500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29037357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1258205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30295562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.105694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.519445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122877                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84064.030388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98547.099154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86606.759527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179630                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       106676                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       286306                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2889444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       546892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3436336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 217409241500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  50575742500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 267984984000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.099508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.434660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.113427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75242.586982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92478.482955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77985.675440                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          182                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               291                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          395                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          198                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             593                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5964500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4888000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10852500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          577                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          307                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           884                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.684575                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.644951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.670814                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        15100                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24686.868687                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18301.011804                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          175                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          300                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          418                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5866999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2345000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8211999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.519931                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.384365                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.472851                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19556.663333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19872.881356                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19645.930622                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   155395660                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27690447                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.611887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.184923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.127865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.573665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.401897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.686353                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.416974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1176985319                       # Number of tag accesses
system.l2.tags.data_accesses               1176985319                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      29522624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     300432960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        446976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     115929984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    799640064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1245972608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     29522624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       446976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29969600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251326272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251326272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         461291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4694265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1811406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12494376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19468322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3926973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3926973                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21896547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        222827231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           331516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85983766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    593082667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             924121727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21896547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       331516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22228064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186405437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186405437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186405437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21896547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       222827231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          331516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85983766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    593082667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1110527164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3733982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    461291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4489421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1792807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12489182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004112295250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37163702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19468322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3926973                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19468322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3926973                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 228637                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                192991                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            798563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            846848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            800306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            870662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1300118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4081551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1008221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            810883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            797804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3120720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           788466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           797934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           788939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           805192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           807246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           816232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233446                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 525448418799                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                96198425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            886192512549                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27310.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46060.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15032017                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1754827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19468322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3926973                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4967989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4795380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4416584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1724266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1433688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1064475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  305605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  221562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  154401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   59692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  26193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 234621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 243159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 243469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6186796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.653066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.992421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.127446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2005864     32.42%     32.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2761009     44.63%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       495797      8.01%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       261337      4.22%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80052      1.29%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56198      0.91%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        71572      1.16%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35759      0.58%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       419208      6.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6186796                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.519261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.060062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    335.075294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230356    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.209123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.195905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           208559     90.54%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1895      0.82%     91.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15032      6.53%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3678      1.60%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              918      0.40%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              203      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1231339840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14632768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238973824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1245972608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251326272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       913.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    924.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1348277543500                       # Total gap between requests
system.mem_ctrls.avgGap                      57630.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     29522624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    287322944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       446976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    114739648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    799307648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238973824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21896547.412890236825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 213103701.964541018009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 331516.303443217825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85100909.139049977064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 592836118.223020434380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177243786.584000349045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       461291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4694265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1811406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12494376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3926973                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  17857830958                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 188551452493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    326733602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99306777677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 580149717819                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32419673837279                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38712.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40166.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46783.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54823.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46432.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8255639.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19997954760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10629146055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62278885620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9788778900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     106431677040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     415873730520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     167529134400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       792529307295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.808711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 430243653977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  45021860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 873012068023                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24175847220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12849744765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75092465280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9702523620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     106431677040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     514552096890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84431562720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       827235917535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.550154                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212207811555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  45021860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1091047910445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12920273558.139534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   64899030474.419777                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 531419412500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   237134056000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1111143526000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23411199                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23411199                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23411199                       # number of overall hits
system.cpu1.icache.overall_hits::total       23411199                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35190                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35190                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35190                       # number of overall misses
system.cpu1.icache.overall_misses::total        35190                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1110051500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1110051500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1110051500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1110051500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23446389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23446389                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23446389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23446389                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001501                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001501                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001501                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001501                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31544.515487                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31544.515487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31544.515487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31544.515487                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31795                       # number of writebacks
system.cpu1.icache.writebacks::total            31795                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3363                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3363                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3363                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3363                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31827                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31827                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1018777000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1018777000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1018777000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1018777000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001357                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001357                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001357                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001357                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32009.834417                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32009.834417                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32009.834417                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32009.834417                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31795                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23411199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23411199                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35190                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35190                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1110051500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1110051500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23446389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23446389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31544.515487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31544.515487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3363                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3363                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1018777000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1018777000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001357                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001357                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32009.834417                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32009.834417                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204434                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22684433                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31795                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           713.459129                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326700500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204434                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975139                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975139                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46924605                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46924605                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32716222                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32716222                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32716222                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32716222                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9271656                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9271656                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9271656                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9271656                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 699924244523                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 699924244523                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 699924244523                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 699924244523                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41987878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41987878                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41987878                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41987878                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75490.747772                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75490.747772                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75490.747772                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75490.747772                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6839481                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       318339                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           111745                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4346                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.206148                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.248734                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2949586                       # number of writebacks
system.cpu1.dcache.writebacks::total          2949586                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7094350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7094350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7094350                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7094350                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2177306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2177306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2177306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2177306                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 155862827263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 155862827263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 155862827263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 155862827263                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051856                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051856                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051856                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051856                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71585.173266                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71585.173266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71585.173266                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71585.173266                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2949586                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27495127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27495127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5471511                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5471511                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 341185191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 341185191500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32966638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32966638                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62356.667381                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62356.667381                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4212968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4212968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1258543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1258543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73930581000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73930581000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58742.991698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58742.991698                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5221095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5221095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3800145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3800145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 358739053023                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 358739053023                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 94401.411794                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94401.411794                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2881382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2881382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918763                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918763                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  81932246263                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  81932246263                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101844                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101844                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89176.693296                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89176.693296                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8967500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8967500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52441.520468                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52441.520468                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4077000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 88630.434783                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88630.434783                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          343                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       631000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       631000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239468                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239468                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5842.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5842.592593                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239468                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239468                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4842.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4842.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326722                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326722                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773278                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77336953500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77336953500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100011.837269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100011.837269                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773278                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76563675500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76563675500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99011.837269                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99011.837269                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.723719                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36992471                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2950472                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.537815                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326712000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.723719                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897616                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897616                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91128132                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91128132                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1348277582000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65435632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12197135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     63783122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23763009                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19339621                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6618347                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6618347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      35139223                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30296410                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          884                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    105322153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    101894335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        95449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8850184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             216162121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4493744448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4347404352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4071808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377541824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9222762432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47031739                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251428928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        119085088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079430                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109818310     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9077831      7.62%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 185686      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3261      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          119085088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       144107670496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       51072006629                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52731499901                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4427459211                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47831815                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2491045233500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148499                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747672                       # Number of bytes of host memory used
host_op_rate                                   149367                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16550.22                       # Real time elapsed on the host
host_tick_rate                               69048505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457683830                       # Number of instructions simulated
sim_ops                                    2472050884                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.142768                       # Number of seconds simulated
sim_ticks                                1142767651500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.182646                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173038297                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191875382                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19637135                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        234688433                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17300767                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17580245                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          279478                       # Number of indirect misses.
system.cpu0.branchPred.lookups              320282621                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       248963                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25020                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18912831                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131679662                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18412363                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11638198                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      506908761                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534378004                       # Number of instructions committed
system.cpu0.commit.committedOps             540172709                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2192102509                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.246418                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.973512                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1957440361     89.30%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122446806      5.59%     94.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46392388      2.12%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28367560      1.29%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8995691      0.41%     98.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5862648      0.27%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2049305      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2135387      0.10%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18412363      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2192102509                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14696901                       # Number of function calls committed.
system.cpu0.commit.int_insts                512100092                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124461299                       # Number of loads committed
system.cpu0.commit.membars                    8698396                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8699231      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396671421     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124485847     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10210186      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540172709                       # Class of committed instruction
system.cpu0.commit.refs                     134696571                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534378004                       # Number of Instructions Simulated
system.cpu0.committedOps                    540172709                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.270228                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.270228                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1489698806                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               730231                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146158172                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127001370                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178527851                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                567517698                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18914142                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               607485                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17171698                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  320282621                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                193614807                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2039614547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3038940                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1305066563                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 545                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3496                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39277780                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140357                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212572502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190339064                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571917                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2271830195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.583311                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.964394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1435979667     63.21%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               493293652     21.71%     84.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               274661811     12.09%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32190734      1.42%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8411432      0.37%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17709106      0.78%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3307750      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6252754      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   23289      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2271830195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2156                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1388                       # number of floating regfile writes
system.cpu0.idleCycles                       10085609                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20078590                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               208100941                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.392017                       # Inst execution rate
system.cpu0.iew.exec_refs                   225076178                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12054600                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              243016107                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            240015389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5889459                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11299927                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16627599                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1045321108                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            213021578                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17927866                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            894549546                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1816066                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             86480890                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18914142                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             89125623                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2080537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          179015                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          646                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1220                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11329                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115554090                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6392327                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1220                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9057991                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11020599                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652723969                       # num instructions consuming a value
system.cpu0.iew.wb_count                    866294717                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756815                       # average fanout of values written-back
system.cpu0.iew.wb_producers                493991259                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.379635                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     868802773                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1160597895                       # number of integer regfile reads
system.cpu0.int_regfile_writes              656823315                       # number of integer regfile writes
system.cpu0.ipc                              0.234180                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.234180                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8700107      0.95%      0.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            672320188     73.68%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32530      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83439      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                872      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                45      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           219258532     24.03%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12080234      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            638      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             912477411                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2509                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4891                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2266                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2735                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2843409                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003116                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1262405     44.40%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    169      0.01%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1561691     54.92%     99.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18952      0.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              112      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             906618204                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4101273627                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    866292451                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1550467849                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1025002202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                912477411                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20318906                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      505148402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1650091                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8680708                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    231376202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2271830195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401649                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.896864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1746990854     76.90%     76.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          282029214     12.41%     89.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163355448      7.19%     96.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42967132      1.89%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17886651      0.79%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11232967      0.49%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5224200      0.23%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1370566      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             773163      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2271830195                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399873                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11648740                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1701550                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           240015389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16627599                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3082                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2281915804                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3620920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              443950787                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399858646                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9136764                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193637803                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              87857713                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2175698                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1438701837                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1086989786                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          818080089                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                564232850                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5460418                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18914142                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            109477511                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               418221448                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2421                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1438699416                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     941617102                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6283579                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55718082                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6286100                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3220767222                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2174506816                       # The number of ROB writes
system.cpu0.timesIdled                         360678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  398                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.923917                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155553637                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171081099                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16418184                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        196787413                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14489795                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14519998                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30203                       # Number of indirect misses.
system.cpu1.branchPred.lookups              272974215                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       254690                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2375                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15665808                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119604696                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20106966                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8740383                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      421808788                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486687470                       # Number of instructions committed
system.cpu1.commit.committedOps             491056063                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1650467261                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.297525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.102456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1447575787     87.71%     87.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    104632262      6.34%     94.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38338811      2.32%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23943071      1.45%     97.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7965891      0.48%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4368933      0.26%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1395771      0.08%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2139769      0.13%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20106966      1.22%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1650467261                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12300259                       # Number of function calls committed.
system.cpu1.commit.int_insts                465204735                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113762259                       # Number of loads committed
system.cpu1.commit.membars                    6553647                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6553647      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362641155     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113764634     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8096451      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491056063                       # Class of committed instruction
system.cpu1.commit.refs                     121861085                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486687470                       # Number of Instructions Simulated
system.cpu1.committedOps                    491056063                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.527979                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.527979                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1025824078                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               757569                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134386271                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             983000491                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148286145                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                512463305                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15666210                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               572555                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14284180                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  272974215                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                165371899                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1525899457                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2675760                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1119077338                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32837172                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.158981                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174205875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170043432                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.651754                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1716523918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.660867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.968885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               986825981     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               429743471     25.04%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               251991753     14.68%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22732674      1.32%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5100762      0.30%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12853586      0.75%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3136639      0.18%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4134978      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4074      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1716523918                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         499429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16686783                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               186282706                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.466398                       # Inst execution rate
system.cpu1.iew.exec_refs                   200621684                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9570241                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149129240                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            210371408                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4011415                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         11398448                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12893476                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          911193645                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            191051443                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15374455                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            800816958                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1416273                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             91605897                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15666210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             93457548                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1961109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17938                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     96609149                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4794650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           349                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7019977                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9666806                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                574188030                       # num instructions consuming a value
system.cpu1.iew.wb_count                    774908297                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.770173                       # average fanout of values written-back
system.cpu1.iew.wb_producers                442224298                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.451309                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     777215721                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1039359393                       # number of integer regfile reads
system.cpu1.int_regfile_writes              588175007                       # number of integer regfile writes
system.cpu1.ipc                              0.283448                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.283448                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6553959      0.80%      0.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            603581602     73.95%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 130      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           196462954     24.07%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9592672      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             816191413                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3427038                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1897747     55.38%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1529249     44.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   42      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             813064492                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3354176058                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    774908297                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1331331340                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 897055771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                816191413                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14137874                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      420137582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1842276                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5397491                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    174869214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1716523918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.475491                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.966670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1251651492     72.92%     72.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          245991198     14.33%     87.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148199149      8.63%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37338063      2.18%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15301337      0.89%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10583820      0.62%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5299624      0.31%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1408344      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             750891      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1716523918                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.475353                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         10088563                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1597798                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           210371408                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12893476                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    312                       # number of misc regfile reads
system.cpu1.numCycles                      1717023347                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   568299264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              363090602                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365136411                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6013191                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161663002                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              80576768                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1848522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1252289209                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             948368197                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          715633308                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                508929614                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5362618                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15666210                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             98196614                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               350496897                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1252289209                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     568977876                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4329484                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46634373                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4333108                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2543223638                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1892215575                       # The number of ROB writes
system.cpu1.timesIdled                           5004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         52026809                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                14928                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            52070881                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1251613                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     76544941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     152770827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1087345                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       394037                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31326471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26724235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62654508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27118272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           76416412                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5147432                       # Transaction distribution
system.membus.trans_dist::WritebackClean           95                       # Transaction distribution
system.membus.trans_dist::CleanEvict         71082983                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2059                       # Transaction distribution
system.membus.trans_dist::ReadExReq            113499                       # Transaction distribution
system.membus.trans_dist::ReadExResp           113468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      76416414                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    229300707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              229300707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5227354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5227354048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1836                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          76540317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                76540317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            76540317                       # Request fanout histogram
system.membus.respLayer1.occupancy       394899307482                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        186501911235                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                130                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27853730.769231                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33835687.261205                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       340500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    176145500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1140957159000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1810492500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    193163982                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       193163982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    193163982                       # number of overall hits
system.cpu0.icache.overall_hits::total      193163982                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       450823                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        450823                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       450823                       # number of overall misses
system.cpu0.icache.overall_misses::total       450823                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11475085996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11475085996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11475085996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11475085996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    193614805                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    193614805                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    193614805                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    193614805                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002328                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002328                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002328                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002328                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25453.639224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25453.639224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25453.639224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25453.639224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3357                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.968750                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       406684                       # number of writebacks
system.cpu0.icache.writebacks::total           406684                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44140                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44140                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44140                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       406683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       406683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       406683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       406683                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10279967496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10279967496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10279967496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10279967496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002100                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002100                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002100                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002100                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25277.593349                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25277.593349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25277.593349                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25277.593349                       # average overall mshr miss latency
system.cpu0.icache.replacements                406684                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    193163982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      193163982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       450823                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       450823                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11475085996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11475085996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    193614805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    193614805                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25453.639224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25453.639224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44140                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       406683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       406683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10279967496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10279967496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25277.593349                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25277.593349                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193570930                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           406716                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           475.936354                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        387636294                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       387636294                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171790943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171790943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171790943                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171790943                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35566850                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35566850                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35566850                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35566850                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2918796580014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2918796580014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2918796580014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2918796580014                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    207357793                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    207357793                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    207357793                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    207357793                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171524                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171524                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82065.085326                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82065.085326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82065.085326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82065.085326                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    182679803                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       406311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2461731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6335                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.207866                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.137490                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17766676                       # number of writebacks
system.cpu0.dcache.writebacks::total         17766676                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17801107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17801107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17801107                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17801107                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17765743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17765743                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17765743                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17765743                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1719434413184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1719434413184                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1719434413184                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1719434413184                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085677                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085677                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085677                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085677                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96783.704075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96783.704075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96783.704075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96783.704075                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17766675                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166730428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166730428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33330662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33330662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2780123901500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2780123901500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200061090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200061090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83410.401555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83410.401555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15835161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15835161                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17495501                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17495501                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1705000818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1705000818500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97453.672147                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97453.672147                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5060515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5060515                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2236188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2236188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 138672678514                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 138672678514                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.306466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.306466                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62012.978566                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62012.978566                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1965946                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1965946                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14433594684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14433594684                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037036                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037036                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53409.887005                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53409.887005                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13130                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13130                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    271479000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    271479000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2929424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2929424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004482                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20676.237624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20676.237624                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6048                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6048                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7082                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7082                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    191898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    191898000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002418                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002418                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27096.582886                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27096.582886                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2912469                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2912469                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1078                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1078                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2913547                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2913547                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000370                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18291.280148                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18291.280148                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1056                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1056                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18663000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18663000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17673.295455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17673.295455                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21222                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21222                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3798                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3798                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     76707499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     76707499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25020                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25020                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151799                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20196.813849                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20196.813849                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3798                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3798                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     72909499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     72909499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151799                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19196.813849                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19196.813849                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996273                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          195436100                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17772360                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.996632                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996273                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        444223896                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       444223896                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              342512                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2576729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1727973                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4648308                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             342512                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2576729                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1094                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1727973                       # number of overall hits
system.l2.overall_hits::total                 4648308                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15186595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11406104                       # number of demand (read+write) misses
system.l2.demand_misses::total               26661136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64172                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15186595                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4265                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11406104                       # number of overall misses
system.l2.overall_misses::total              26661136                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5502003999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1656933628385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    399423000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1287699296881                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2950534352265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5502003999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1656933628385                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    399423000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1287699296881                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2950534352265                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          406684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17763324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13134077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31309444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         406684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17763324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13134077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31309444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.157793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.854941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.795857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.868436                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.157793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.854941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.795857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.868436                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85738.390560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109105.011912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93651.348183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112895.629996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110667.990751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85738.390560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109105.011912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93651.348183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112895.629996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110667.990751                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2867565                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     66185                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.326509                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  49114833                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5147416                       # number of writebacks
system.l2.writebacks::total                   5147416                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            190                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         199284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         164854                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              364463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           190                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        199284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        164854                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             364463                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14987311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11241250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26296673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14987311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11241250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     50686640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         76983313                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4849375501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1494382233938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    352249001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1164622800944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2664206659384                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4849375501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1494382233938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    352249001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1164622800944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4465295786484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7129502445868                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.157326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.843722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.770666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.855884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.157326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.843722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.770666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.855884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.458789                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75792.808931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99709.830132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85290.315012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103602.606556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101313.449781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75792.808931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99709.830132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85290.315012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103602.606556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88096.109477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92611.010985                       # average overall mshr miss latency
system.l2.replacements                      102784877                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5560847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5560847                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           16                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             16                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5560863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5560863                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           16                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24708086                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24708086                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           95                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             95                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24708181                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24708181                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           95                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           95                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     50686640                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       50686640                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4465295786484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4465295786484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88096.109477                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88096.109477                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             524                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             556                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1080                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7527                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     16732500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3893                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4714                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8607                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.865399                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.882053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.874521                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4881.864055                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4024.170274                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4408.064302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          116                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          180                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             296                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3978                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7231                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     71220498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     90207997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    161428495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.835602                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.843869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21893.789733                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22676.721217                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22324.504909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 84                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          518                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          576                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1094                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1833500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2220500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4054000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          559                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          619                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.926655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.930533                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928693                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3539.575290                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3855.034722                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3705.667276                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          505                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          559                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1064                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10414500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11791000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     22205500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.903399                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.903069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20622.772277                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21093.023256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20869.830827                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           116638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                201835                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         154294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         136684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              290978                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12642773500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11396032000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24038805500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270932                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       221881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            492813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.569493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.616024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.590443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81939.501860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83375.025607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82613.824757                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        91205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86503                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177708                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        63089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        50181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         113270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5984516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   5128088500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11112605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.232859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.226162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.229844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94858.319200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102191.835555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98107.221683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        342512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             343606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5502003999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    399423000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5901426999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       406684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         412043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.157793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.795857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.166092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85738.390560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93651.348183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86231.526791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          190                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           325                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4849375501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    352249001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5201624502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.157326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.770666                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.165303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75792.808931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85290.315012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76368.694239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2460091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1642776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4102867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     15032301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11269420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26301721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1644290854885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1276303264881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2920594119766                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17492392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12912196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30404588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.859362                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.872773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.865058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109383.843158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113253.678085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111041.939794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       108079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        78351                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       186430                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14924222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11191069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26115291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1488397717438                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1159494712444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2647892429882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853184                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.866705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.858926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99730.338870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103608.932484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101392.415267                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                39                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              45                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1424500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1424500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            84                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.535714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.535714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31655.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31655.555556                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.130952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.130952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19045.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19045.454545                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                   111505190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 102785014                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.084839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.897680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.063112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.655123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.595178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.787864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.041486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.543560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 595492878                       # Number of tag accesses
system.l2.tags.data_accesses                595492878                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4095040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     959289920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        264320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     719511168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3214751872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4897912320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4095040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       264320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4359360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    329435648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       329435648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14988905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11242362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     50230498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            76529880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5147432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5147432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3583441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        839444413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           231298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        629621574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2813128170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4286008896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3583441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       231298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3814739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      288278766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            288278766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      288278766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3583441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       839444413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          231298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       629621574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2813128170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4574287661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5124204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14893409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11192181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  50065912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000436088250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       312154                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       312154                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           109303673                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4836876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    76529882                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5147527                       # Number of write requests accepted
system.mem_ctrls.readBursts                  76529882                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5147527                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 310270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23323                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4450454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4477160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4395972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4416804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4442719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5409637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5772971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5520639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4929111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5207470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4728036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4458668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4605614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4553117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4447399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4403841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            320264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            311242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            344115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            345427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           314184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318464                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3026440437930                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               381098060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4455558162930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39706.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58456.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 56494426                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3521752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              76529882                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5147527                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7374646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8177056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9388869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7242152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7427156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6968552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5210829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4928012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4364105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3368060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3201252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3238397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2245522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1242940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 856083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 484281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 305074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 157425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  33459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 211975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 282204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 306865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 316058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 331750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 323538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 319743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 317130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 315823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 315369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21327620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.096637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.467222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.280629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1743121      8.17%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14939804     70.05%     78.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       980158      4.60%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2053242      9.63%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       658035      3.09%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       177902      0.83%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       231667      1.09%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       136867      0.64%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       406824      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21327620                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       312154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     244.172322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.960689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.453991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        164713     52.77%     52.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        31151      9.98%     62.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        51011     16.34%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        31734     10.17%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12452      3.99%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6332      2.03%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4212      1.35%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3275      1.05%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2494      0.80%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1891      0.61%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1240      0.40%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          825      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          470      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          215      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           98      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           30      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        312154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       312154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.415577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.387761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           255566     81.87%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10844      3.47%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28617      9.17%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11436      3.66%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3611      1.16%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1059      0.34%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              389      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              222      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              175      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              117      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               60      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               39      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        312154                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4878055168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19857280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327948032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4897912448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            329441728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4268.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4286.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1142767686000                       # Total gap between requests
system.mem_ctrls.avgGap                      13991.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4094720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    953178176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       264320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    716299584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3204218368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327948032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3583160.579165203962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 834096217.852207899094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231298.111784187116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 626811218.413282155991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2803910632.046797752380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 286976999.716026663780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14988905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11242362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     50230500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5147527                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2203813530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 872778800011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    179589457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 697890510634                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2882505449298                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28111636529717                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34442.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58228.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43484.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62076.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57385.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5461192.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74754129240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39732761970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        266559447840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13184634240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      90208868880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     515108068620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5047562400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1004595473190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        879.089876                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8855137383                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38159420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1095753094117                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          77525091840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          41205555930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        277648574700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13563627120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      90208868880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     516676095300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3727118880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1020554932650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        893.055497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5393816765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38159420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1099214414735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                394                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          198                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      1435636750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3231053410.208772                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          198    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11187974000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            198                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   858511575000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 284256076500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    165366195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       165366195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    165366195                       # number of overall hits
system.cpu1.icache.overall_hits::total      165366195                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5704                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5704                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5704                       # number of overall misses
system.cpu1.icache.overall_misses::total         5704                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    445593500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    445593500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    445593500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    445593500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    165371899                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    165371899                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    165371899                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    165371899                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78119.477560                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78119.477560                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78119.477560                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78119.477560                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5359                       # number of writebacks
system.cpu1.icache.writebacks::total             5359                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5359                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5359                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    419980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    419980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    419980500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    419980500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78369.192013                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78369.192013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78369.192013                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78369.192013                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5359                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    165366195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      165366195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    445593500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    445593500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    165371899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    165371899                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78119.477560                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78119.477560                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    419980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    419980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78369.192013                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78369.192013                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          166130147                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5391                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30816.202374                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        330749157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       330749157                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    153010776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       153010776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    153010776                       # number of overall hits
system.cpu1.dcache.overall_hits::total      153010776                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31975178                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31975178                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31975178                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31975178                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2623377480793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2623377480793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2623377480793                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2623377480793                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184985954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184985954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184985954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184985954                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172852                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82044.186925                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82044.186925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82044.186925                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82044.186925                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    168868371                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       473071                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2202778                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7014                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.661548                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.446678                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13136884                       # number of writebacks
system.cpu1.dcache.writebacks::total         13136884                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18836525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18836525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18836525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18836525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13138653                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13138653                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13138653                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13138653                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1332607977498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1332607977498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1332607977498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1332607977498                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071025                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101426.529607                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101426.529607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101426.529607                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101426.529607                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13136881                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    149195164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      149195164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29878388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29878388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2490443320000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2490443320000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    179073552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    179073552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166850                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83352.666817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83352.666817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16963576                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16963576                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12914812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12914812                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1319854198000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1319854198000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102196.934651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102196.934651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3815612                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3815612                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2096790                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2096790                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 132934160793                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 132934160793                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912402                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.354643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.354643                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63398.891063                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63398.891063                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1872949                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1872949                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223841                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12753779498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12753779498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037860                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 56976.959083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56976.959083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2176561                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2176561                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7791                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7791                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    213192000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    213192000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2184352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2184352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27363.881402                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27363.881402                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1015                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1015                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6776                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6776                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    185288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    185288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003102                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27344.746163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27344.746163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2182910                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2182910                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1125                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     21994500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21994500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2184035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2184035                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 19550.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 19550.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20896500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000509                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000509                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 18808.730873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18808.730873                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       439500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       439500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       426500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       426500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     48207994                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     48207994                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2375                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2375                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.787789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.787789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25765.897381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25765.897381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     46336994                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     46336994                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.787789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.787789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24765.897381                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24765.897381                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          170536690                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13142300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.976168                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        391855700                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       391855700                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1142767651500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30833379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10708279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25754736                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        97637487                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         81448318                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9437                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2153                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           493166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          493166                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        412043                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30421336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           84                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           84                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1220052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53312278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39424754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93973161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52055552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2273920448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1681341824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4008003776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       184252157                       # Total snoops (count)
system.tol2bus.snoopTraffic                 330531008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        215571638                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.132679                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.344574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              187363858     86.91%     86.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27813743     12.90%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 394037      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          215571638                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62643196313                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26670530128                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         610195660                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19725748463                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8107362                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24013                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2113170681500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783592                       # Number of bytes of host memory used
host_op_rate                                   121416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20404.88                       # Real time elapsed on the host
host_tick_rate                               33737719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463099983                       # Number of instructions simulated
sim_ops                                    2477471190                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.688414                       # Number of seconds simulated
sim_ticks                                688414278500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.102497                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91547673                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101603924                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10709093                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125931935                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9194880                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9426748                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          231868                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171066776                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       141785                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24246                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10224845                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67470177                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9536207                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5838560                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      276855845                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275379951                       # Number of instructions committed
system.cpu0.commit.committedOps             278274887                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1318174922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.211106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.906297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1197465427     90.84%     90.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63124981      4.79%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23635394      1.79%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14463646      1.10%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4719529      0.36%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138145      0.24%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1011468      0.08%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1080125      0.08%     99.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9536207      0.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1318174922                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7542951                       # Number of function calls committed.
system.cpu0.commit.int_insts                264190809                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63928781                       # Number of loads committed
system.cpu0.commit.membars                    4348361                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4349196      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203982789     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63952555     22.98%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884099      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278274887                       # Class of committed instruction
system.cpu0.commit.refs                      69837192                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275379951                       # Number of Instructions Simulated
system.cpu0.committedOps                    278274887                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.982697                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.982697                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            941671811                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               492586                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76605614                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             599402936                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99527075                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                301607974                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10226511                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               431710                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9293471                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171066776                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103541804                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1233721333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1646264                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     700101201                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4033                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        24752                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21429532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124672                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117861789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100742553                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.510228                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1362326842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.521447                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.930891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914547759     67.13%     67.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               265604977     19.50%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144670603     10.62%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17472609      1.28%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5230682      0.38%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10032555      0.74%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1464098      0.11%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3281308      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1362326842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2198                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1429                       # number of floating regfile writes
system.cpu0.idleCycles                        9807925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10843790                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108665362                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.341603                       # Inst execution rate
system.cpu0.iew.exec_refs                   117792836                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7045607                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              168179874                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126501012                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3015411                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6617662                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9497988                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          554218558                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110747229                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9601057                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468725758                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1133119                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             55295290                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10226511                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             56996873                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1034136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          198333                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          751                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1359                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11349                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62572231                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3589577                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1359                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4901316                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5942474                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                342878409                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454460636                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754624                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258744132                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.331207                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455724135                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608868684                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344456761                       # number of integer regfile writes
system.cpu0.ipc                              0.200695                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200695                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4354011      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352663567     73.73%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32697      0.01%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83469      0.02%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                880      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                53      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114129766     23.86%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7060873      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            662      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            78      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             478326814                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2564                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4996                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2326                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2823                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1485860                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003106                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 673270     45.31%     45.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    148      0.01%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                787198     52.98%     98.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25047      1.69%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              117      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             475456099                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2321304993                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454458310                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        830160554                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 543842674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                478326814                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10375884                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      275943674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           843658                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4537324                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130031670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1362326842                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.351110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846784                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1086047966     79.72%     79.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          149481089     10.97%     90.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85314171      6.26%     96.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22604557      1.66%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9343171      0.69%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5707965      0.42%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2709927      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712327      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             405669      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1362326842                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.348600                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6187452                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          987031                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126501012                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9497988                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3425                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1372134767                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4693870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              304418812                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205819891                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5772232                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107818605                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              59738434                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1313661                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765881512                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             577500245                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434362227                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                299607871                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4818347                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10226511                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73765554                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228542341                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2424                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765879088                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     566489489                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3173109                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30534280                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3173111                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1863761049                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1154720831                       # The number of ROB writes
system.cpu0.timesIdled                         354889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  712                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.680954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               90627344                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           101055285                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11099628                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115614733                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9836550                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10136691                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          300141                       # Number of indirect misses.
system.cpu1.branchPred.lookups              160498520                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130537                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1680                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9957735                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64114536                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9172166                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5805719                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      238064085                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259104311                       # Number of instructions committed
system.cpu1.commit.committedOps             262005928                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1187409364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220653                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.920665                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1071312162     90.22%     90.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     62336802      5.25%     95.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22680850      1.91%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13450209      1.13%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4265131      0.36%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2617838      0.22%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       589685      0.05%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       984521      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9172166      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1187409364                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7074051                       # Number of function calls committed.
system.cpu1.commit.int_insts                248003731                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60480834                       # Number of loads committed
system.cpu1.commit.membars                    4352729                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4352729      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192709197     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             56      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60482514     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4461336      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262005928                       # Class of committed instruction
system.cpu1.commit.refs                      64943850                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259104311                       # Number of Instructions Simulated
system.cpu1.committedOps                    262005928                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.734084                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.734084                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            828554087                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1147661                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75185136                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             551738377                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89860690                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                290411638                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9958309                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               377148                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7214097                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  160498520                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 99232859                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1108937885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1521720                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     650630149                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               22200404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130846                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         105960734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         100463894                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.530425                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1225998821                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.539427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.930146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               804385347     65.61%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               250687458     20.45%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               139628281     11.39%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14898724      1.22%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3168931      0.26%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8417050      0.69%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1763045      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3043039      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6946      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1225998821                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         622696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10473101                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101543876                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.353248                       # Inst execution rate
system.cpu1.iew.exec_refs                   107694818                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5258507                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              112364989                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114718245                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2666453                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12234576                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7259657                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          499146448                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102436311                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8915118                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            433301413                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                776783                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             58250271                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9958309                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             59303343                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       985802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11936                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     54237411                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2796641                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           210                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4291624                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6181477                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                310879698                       # num instructions consuming a value
system.cpu1.iew.wb_count                    419492421                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766263                       # average fanout of values written-back
system.cpu1.iew.wb_producers                238215598                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.341990                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420550201                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               562134655                       # number of integer regfile reads
system.cpu1.int_regfile_writes              317432743                       # number of integer regfile writes
system.cpu1.ipc                              0.211234                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.211234                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4353233      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327194038     73.99%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           105399030     23.83%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5270034      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             442216531                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1483004                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003354                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 725214     48.90%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                757761     51.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             439346302                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2112819416                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    419492421                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        736287061                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 489509743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                442216531                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9636705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      237140520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           904529                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3830986                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    100964935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1225998821                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.360699                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.846261                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          967565445     78.92%     78.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          140088864     11.43%     90.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82015879      6.69%     97.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20075037      1.64%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7994936      0.65%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5128527      0.42%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2058775      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             675095      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             396263      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1225998821                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.360516                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5853490                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          845658                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114718245                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7259657                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu1.numCycles                      1226621517                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   149994184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              249500288                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194065631                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3729639                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98499918                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              56132884                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1057862                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            693464538                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             525945537                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          393906420                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                286644853                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4497091                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9958309                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67587517                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               199840789                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       693464538                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     513807936                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2857530                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26043152                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2859432                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1678304325                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1038880641                       # The number of ROB writes
system.cpu1.timesIdled                           5485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.801370                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86400004                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96212345                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10237646                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106431213                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8868754                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9591036                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          722282                       # Number of indirect misses.
system.cpu2.branchPred.lookups              149179577                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       133105                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1708                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9162743                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61412682                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9604197                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4958419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      222582375                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249140053                       # Number of instructions committed
system.cpu2.commit.committedOps             251618042                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1034578191                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.243208                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.981095                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    925788559     89.48%     89.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     58068079      5.61%     95.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20739794      2.00%     97.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12445370      1.20%     98.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4212381      0.41%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2245728      0.22%     98.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       496056      0.05%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       978027      0.09%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9604197      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1034578191                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6555937                       # Number of function calls committed.
system.cpu2.commit.int_insts                238258440                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58228435                       # Number of loads committed
system.cpu2.commit.membars                    3717304                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3717304      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185423502     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58230143     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246943      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251618042                       # Class of committed instruction
system.cpu2.commit.refs                      62477086                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249140053                       # Number of Instructions Simulated
system.cpu2.committedOps                    251618042                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.299917                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.299917                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            689780718                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1078952                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72886715                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             522537606                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84874114                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                280121232                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9163269                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               509817                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6658038                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  149179577                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92859831                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    961319505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1453750                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     609535940                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20476344                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.139253                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          99039694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          95268758                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.568978                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1070597371                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.577654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.933855                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               671081738     62.68%     62.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               238865372     22.31%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134076962     12.52%     97.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12733643      1.19%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2757185      0.26%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7015371      0.66%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1369115      0.13%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2689432      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8553      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1070597371                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         684280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9674542                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97355303                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.388178                       # Inst execution rate
system.cpu2.iew.exec_refs                   103352973                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5063408                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90623786                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108954712                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2134317                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11704258                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6727610                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          473277246                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98289565                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8401706                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            415848390                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                724139                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             60506842                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9163269                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             61431313                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       972195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11587                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50726277                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2478959                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3823635                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5850907                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295304479                       # num instructions consuming a value
system.cpu2.iew.wb_count                    402543528                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.773087                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228296037                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.375759                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     403549849                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               539592456                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304647033                       # number of integer regfile writes
system.cpu2.ipc                              0.232563                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.232563                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3717774      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            314380123     74.10%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  86      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           101075667     23.82%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5076350      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             424250096                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1657105                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003906                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 901192     54.38%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                755895     45.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             422189427                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1921720749                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    402543528                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        694936531                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 465453418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                424250096                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7823828                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      221659204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           966081                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2865409                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89540361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1070597371                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.396274                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.883073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          823790246     76.95%     76.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132846197     12.41%     89.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79296078      7.41%     96.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18921985      1.77%     98.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7345447      0.69%     99.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5203592      0.49%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2103882      0.20%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             696804      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             393140      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1070597371                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.396021                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5213976                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          802599                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108954712                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6727610                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu2.numCycles                      1071281651                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   305333690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              235624481                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186758486                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3024046                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92987481                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              55774388                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1018012                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            657298714                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             498927012                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          374235867                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                276468713                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4576956                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9163269                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             66441168                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               187477381                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       657298714                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     389912259                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2276762                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23586770                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2278725                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1499172240                       # The number of ROB reads
system.cpu2.rob.rob_writes                  984539114                       # The number of ROB writes
system.cpu2.timesIdled                           5670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.896499                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76303869                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            83032400                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7664237                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96424776                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6606012                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6618505                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12493                       # Number of indirect misses.
system.cpu3.branchPred.lookups              133560150                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       128911                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1674                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7446495                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58347030                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11044457                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3785795                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212761109                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238516805                       # Number of instructions committed
system.cpu3.commit.committedOps             240408447                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    881823823                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.272626                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.089002                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    787322479     89.28%     89.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47667945      5.41%     94.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17186124      1.95%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11039892      1.25%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3773378      0.43%     98.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2048205      0.23%     98.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       631016      0.07%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1110327      0.13%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11044457      1.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    881823823                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5789247                       # Number of function calls committed.
system.cpu3.commit.int_insts                227931309                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55623623                       # Number of loads committed
system.cpu3.commit.membars                    2837780                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2837780      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177977490     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55625297     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967718      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240408447                       # Class of committed instruction
system.cpu3.commit.refs                      59593015                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238516805                       # Number of Instructions Simulated
system.cpu3.committedOps                    240408447                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.840346                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.840346                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            576731993                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               219737                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66355939                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             485602560                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71756040                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                252097233                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7447065                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               198419                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7338361                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  133560150                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80340939                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    823348255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1342418                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     551177598                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15329614                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.145810                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84357630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82909881                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.601731                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         915370692                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.609417                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.939211                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               555542006     60.69%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               210650855     23.01%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126895605     13.86%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10247029      1.12%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2567489      0.28%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6235406      0.68%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1415577      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1815373      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1352      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           915370692                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         616247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7965508                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                92097927                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.433809                       # Inst execution rate
system.cpu3.iew.exec_refs                    98722573                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4778871                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               90458780                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103842599                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1758025                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4484679                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6391455                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          452358312                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93943702                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7500929                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            397363041                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                839947                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             59019201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7447065                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             60097932                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       941992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11856                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48218976                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2422063                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3346463                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4619045                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285673321                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384947486                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771734                       # average fanout of values written-back
system.cpu3.iew.wb_producers                220463877                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.420254                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     386110720                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               516562219                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292603298                       # number of integer regfile writes
system.cpu3.ipc                              0.260393                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.260393                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2838288      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300565214     74.24%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 114      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96668852     23.88%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4791406      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404863970                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1955198                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004829                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1203769     61.57%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                751403     38.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403980880                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1728024934                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384947486                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        664308265                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 446204882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404863970                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6153430                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211949865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           971104                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2367635                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     87233989                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    915370692                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.442295                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.949036                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          686816134     75.03%     75.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          120169599     13.13%     88.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72703225      7.94%     96.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18600880      2.03%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7666268      0.84%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5217490      0.57%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3036932      0.33%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             770145      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             390019      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      915370692                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.441998                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4690994                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          851256                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103842599                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6391455                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu3.numCycles                       915986939                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   460629207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              239644843                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179096851                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3134415                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                78153169                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              55136761                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               979314                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            621238394                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469663077                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          355236154                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                250689930                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4672744                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7447065                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             65915023                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               176139303                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       621238394                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     273520662                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1893703                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23500875                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1895809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1323945945                       # The number of ROB reads
system.cpu3.rob.rob_writes                  940094123                       # The number of ROB writes
system.cpu3.timesIdled                           5407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         49883528                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               247073                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            53587453                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3252748                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1304031                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     74976884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     149377312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2413332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       675466                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31083382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27749457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64453239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28424923                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           74841012                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5185451                       # Transaction distribution
system.membus.trans_dist::WritebackClean          273                       # Transaction distribution
system.membus.trans_dist::CleanEvict         69228569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22226                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5952                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93583                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      74841014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    224311692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              224311692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5127695552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5127695552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          74962880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                74962880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            74962880                       # Request fanout histogram
system.membus.respLayer1.occupancy       385625189254                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             56.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        190695969227                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                608                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          305                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    500897065.573770                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1416440752.560291                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          305    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6087705500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            305                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   535640673500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 152773605000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92853240                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92853240                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92853240                       # number of overall hits
system.cpu2.icache.overall_hits::total       92853240                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6591                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6591                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6591                       # number of overall misses
system.cpu2.icache.overall_misses::total         6591                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    606021500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    606021500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    606021500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    606021500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92859831                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92859831                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92859831                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92859831                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000071                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000071                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 91946.821423                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91946.821423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 91946.821423                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91946.821423                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1846                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    83.909091                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6028                       # number of writebacks
system.cpu2.icache.writebacks::total             6028                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          563                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          563                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          563                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6028                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6028                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    560046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    560046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    560046000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    560046000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 92907.431984                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6028                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92853240                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92853240                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6591                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6591                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    606021500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    606021500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92859831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92859831                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 91946.821423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91946.821423                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          563                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    560046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    560046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 92907.431984                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 92907.431984                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93252889                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6060                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15388.265512                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        185725690                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       185725690                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78558585                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78558585                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78558585                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78558585                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16774861                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16774861                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16774861                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16774861                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1668761177025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1668761177025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1668761177025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1668761177025                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95333446                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95333446                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95333446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95333446                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.175960                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.175960                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.175960                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.175960                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99479.881057                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99479.881057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99479.881057                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99479.881057                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     99118202                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       440700                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1100806                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5334                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    90.041481                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.620922                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6920480                       # number of writebacks
system.cpu2.dcache.writebacks::total          6920480                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9845583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9845583                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9845583                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9845583                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6929278                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6929278                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6929278                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6929278                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 831021418164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 831021418164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 831021418164                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 831021418164                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072685                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072685                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072685                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072685                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119929.005326                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6920477                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76762678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76762678                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15562762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15562762                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1566669254000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1566669254000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92325440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92325440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168564                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168564                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 100667.815520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100667.815520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8747915                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8747915                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6814847                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6814847                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 821350254500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 821350254500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073813                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 120523.652915                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 120523.652915                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1795907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1795907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1212099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1212099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 102091923025                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 102091923025                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008006                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.402958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.402958                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 84227.379962                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84227.379962                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1097668                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1097668                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9671163664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9671163664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038042                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 84515.242059                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84515.242059                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235481                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235481                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3833                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3833                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    135142500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    135142500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003093                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003093                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35257.631098                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35257.631098                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          303                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          303                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3530                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    124351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    124351000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002848                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002848                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35226.912181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35226.912181                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237146                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237146                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1729                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     34910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     34910500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001396                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20191.150954                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20191.150954                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1712                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1712                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33265500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33265500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001382                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001382                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19430.782710                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19430.782710                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1757500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1757500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            356                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     47441998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     47441998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1708                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1708                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.791569                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.791569                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 35090.235207                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 35090.235207                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     46089998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     46089998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.791569                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.791569                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 34090.235207                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 34090.235207                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.470184                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87986393                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6929092                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.698113                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.470184                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983443                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983443                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202555746                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202555746                       # Number of data accesses
system.cpu3.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    814208303.886926                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2162972445.268180                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8400651000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   457993328500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 230420950000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80334632                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80334632                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80334632                       # number of overall hits
system.cpu3.icache.overall_hits::total       80334632                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6307                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6307                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6307                       # number of overall misses
system.cpu3.icache.overall_misses::total         6307                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    535239000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    535239000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    535239000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    535239000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80340939                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80340939                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80340939                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80340939                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 84864.277787                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 84864.277787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 84864.277787                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 84864.277787                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1281                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5785                       # number of writebacks
system.cpu3.icache.writebacks::total             5785                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          522                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5785                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5785                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5785                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    499325000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    499325000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    499325000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    499325000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 86313.742437                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5785                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80334632                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80334632                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    535239000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    535239000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80340939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80340939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 84864.277787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 84864.277787                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5785                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5785                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    499325000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    499325000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 86313.742437                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 86313.742437                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80672455                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5817                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13868.395221                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160687663                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160687663                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     74899582                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        74899582                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     74899582                       # number of overall hits
system.cpu3.dcache.overall_hits::total       74899582                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16454035                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16454035                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16454035                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16454035                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1621000015037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1621000015037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1621000015037                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1621000015037                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91353617                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91353617                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91353617                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91353617                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.180114                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180114                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.180114                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.180114                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98516.869269                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98516.869269                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98516.869269                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98516.869269                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     95445253                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       433062                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1061950                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5492                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.877351                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.853241                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6187676                       # number of writebacks
system.cpu3.dcache.writebacks::total          6187676                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10257840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10257840                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10257840                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10257840                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6196195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6196195                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6196195                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6196195                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 745909118144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 745909118144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 745909118144                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 745909118144                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.067826                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.067826                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.067826                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067826                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120381.801758                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6187675                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73086091                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73086091                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15245641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15245641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1517308844000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1517308844000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88331732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88331732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172595                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99524.109482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99524.109482                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9163500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9163500                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6082141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6082141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 736110395000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 736110395000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.068856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.068856                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 121028.170014                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121028.170014                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1813491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1813491                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1208394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1208394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 103691171037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 103691171037                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399881                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399881                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 85809.074720                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85809.074720                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1094340                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1094340                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114054                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   9798723144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9798723144                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85913.016150                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85913.016150                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942414                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942414                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3774                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3774                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    137875000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    137875000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003989                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 36532.856386                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 36532.856386                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          308                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          308                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3466                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3466                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    124028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    124028500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35784.333526                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35784.333526                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       944309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       944309                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1475                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1475                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     30046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     30046000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001560                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 20370.169492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20370.169492                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28642000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001536                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001536                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19712.319339                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19712.319339                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1122000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1122000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1073000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1073000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          358                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            358                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1316                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     49818998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     49818998                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1674                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786141                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786141                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 37856.381459                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 37856.381459                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1316                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     48502998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     48502998                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786141                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 36856.381459                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 36856.381459                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.451808                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83005862                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6196407                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.395805                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.451808                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982869                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192690909                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192690909                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    33528142.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26803970.035569                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       230000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    165689000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   686067308500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2346970000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    103093833                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       103093833                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    103093833                       # number of overall hits
system.cpu0.icache.overall_hits::total      103093833                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447971                       # number of overall misses
system.cpu0.icache.overall_misses::total       447971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11407774991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11407774991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11407774991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11407774991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103541804                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103541804                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103541804                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103541804                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004326                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004326                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004326                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004326                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25465.431894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25465.431894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25465.431894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25465.431894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5035                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              128                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.335938                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       404323                       # number of writebacks
system.cpu0.icache.writebacks::total           404323                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43600                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43600                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       404371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       404371                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       404371                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       404371                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10219528493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10219528493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10219528493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10219528493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003905                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003905                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25272.654303                       # average overall mshr miss latency
system.cpu0.icache.replacements                404323                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    103093833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      103093833                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11407774991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11407774991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103541804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103541804                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25465.431894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25465.431894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       404371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       404371                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10219528493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10219528493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25272.654303                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25272.654303                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999490                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103498438                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           404404                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           255.928324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999490                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207487980                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207487980                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89661762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89661762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89661762                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89661762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19127128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19127128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19127128                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19127128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1841737926957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1841737926957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1841737926957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1841737926957                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108788890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108788890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108788890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108788890                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175819                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 96289.308408                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96289.308408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 96289.308408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96289.308408                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    107029414                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       371552                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1266803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4627                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.487812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.300843                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9558002                       # number of writebacks
system.cpu0.dcache.writebacks::total          9558002                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9562709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9562709                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9562709                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9562709                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9564419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9564419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9564419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9564419                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1056888614915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1056888614915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1056888614915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1056888614915                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087917                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087917                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087917                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087917                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110502.124062                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9558001                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86605846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86605846                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17763285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17763285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1731374078500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1731374078500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104369131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104369131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.170197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97469.250676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97469.250676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8366105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8366105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9397180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9397180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1045083800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1045083800500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090038                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 111212.491460                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111212.491460                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3055916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3055916                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1363843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1363843                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 110363848457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110363848457                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419759                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419759                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308579                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80921.226605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80921.226605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1196604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1196604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11804814415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11804814415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037839                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70586.492475                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70586.492475                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1471960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1471960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8835                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8835                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    196099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    196099500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1480795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1480795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.005966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005966                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22195.755518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22195.755518                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5283                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5283                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3552                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3552                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    129902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    129902000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002399                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36571.509009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36571.509009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1462880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1462880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1517                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     33960000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33960000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1464397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1464397                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22386.288728                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22386.288728                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1503                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     32463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     32463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21598.802395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21598.802395                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3012                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     80670994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     80670994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24246                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26783.198539                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26783.198539                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3011                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     77658994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     77658994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124185                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124185                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25791.761541                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25791.761541                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986485                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102210870                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9565464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.685406                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        233082088                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       233082088                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              343099                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1184843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              761839                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              642100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              627005                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3562002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             343099                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1184843                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                990                       # number of overall hits
system.l2.overall_hits::.cpu1.data             761839                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1013                       # number of overall hits
system.l2.overall_hits::.cpu2.data             642100                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1113                       # number of overall hits
system.l2.overall_hits::.cpu3.data             627005                       # number of overall hits
system.l2.overall_hits::total                 3562002                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8367913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7171314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5015                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6273919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5556466                       # number of demand (read+write) misses
system.l2.demand_misses::total               27445420                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61245                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8367913                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4876                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7171314                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5015                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6273919                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4672                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5556466                       # number of overall misses
system.l2.overall_misses::total              27445420                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5454642870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1017982517151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    492535978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 899704184068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    536820951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 802701275131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    475478455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 719203753812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3446551208416                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5454642870                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1017982517151                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    492535978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 899704184068                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    536820951                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 802701275131                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    475478455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 719203753812                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3446551208416                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          404344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9552756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7933153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6916019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6183471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31007422                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         404344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9552756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7933153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6916019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6183471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31007422                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.151468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.831231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.831951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.907158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.807606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.898600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.151468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.831231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.831951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.907158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.807606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.898600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89062.664217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121653.095240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101012.300656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125458.763076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107043.061017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127942.562716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101771.929580                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129435.463802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125578.373675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89062.664217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121653.095240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101012.300656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125458.763076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107043.061017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127942.562716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101771.929580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129435.463802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125578.373675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           59851858                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4345883                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.772082                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  47483066                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5185402                       # number of writebacks
system.l2.writebacks::total                   5185402                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         160607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         152319                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         140122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         136818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              592384                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        160607                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        152319                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        140122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        136818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             592384                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8207306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7018995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6133797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5419648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26853036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8207306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7018995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6133797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5419648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     48666842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         75519878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4823649375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 923416202669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    394947980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 817665465125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    436101959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 730392033428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    379741462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 654126260897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3131634402895                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4823649375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 923416202669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    394947980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 817665465125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    436101959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 730392033428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    379741462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 654126260897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4976172194843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8107806597738                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.886897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.876473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.866020                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.886897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.876473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.435542                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112511.487042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116493.239435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 119076.655688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120695.340527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116621.241743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112511.487042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116493.239435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 119076.655688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120695.340527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102249.745213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107359.900631                       # average overall mshr miss latency
system.l2.replacements                      101798406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5512308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5512308                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           49                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             49                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5512357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5512357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           49                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           49                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24136521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24136521                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          273                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            273                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24136794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24136794                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          273                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          273                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     48666842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       48666842                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4976172194843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4976172194843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102249.745213                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102249.745213                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             498                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             490                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1562                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4539                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7295                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4515                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3945                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20294                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20573979                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     27682967                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     18959487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     14646986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     81863419                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5037                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4827                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21856                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.937058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.935364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.937723                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.928532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4532.711831                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3794.786429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4199.221927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3712.797465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4033.873017                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          182                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          268                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          198                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          167                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             815                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4357                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         7027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4317                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3778                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19479                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     99244929                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    158979874                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     99716445                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     86762931                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    444704179                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.864999                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.902633                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.894344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.898027                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.891243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22778.271517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22624.146008                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 23098.551077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22965.307305                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22829.928590                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                217                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          884                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          914                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          890                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          798                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3486                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4237499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3410996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3045500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2436499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13130494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          940                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          949                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3703                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.940426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.937829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.934426                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941399                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4793.550905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3731.943107                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3421.910112                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3053.256892                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3766.636259                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           36                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           116                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          848                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          887                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          860                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3370                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19145997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19206990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18785000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16669491                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     73807478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.902128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.906217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.907494                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.910073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22577.826651                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21653.878241                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21843.023256                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21509.020645                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21901.328783                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            59531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                133264                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         105179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          87044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          86380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          85884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              364487                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10713460382                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9068475933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   9110620413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   9254274933                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38146831661                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.638571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.785170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.777491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.773172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101859.310147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104182.665468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105471.410199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107753.189570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104658.963587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70633                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        68203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        66302                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        66383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           271521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        34546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18841                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3943506384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2785045936                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2987345419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2909591938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12625489677                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.209738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.169953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.180718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.175558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.186772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 114152.329763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 147818.371424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 148787.001644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 149202.191580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135807.603608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        343099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             346215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5454642870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    492535978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    536820951                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    475478455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6959478254                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       404344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         422023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.151468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.831231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.831951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.807606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89062.664217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101012.300656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107043.061017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101771.929580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91804.008205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          312                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          758                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          700                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4823649375                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    394947980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    436101959                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    379741462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6034440776                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.150696                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.702012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.707863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.686603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79163.168972                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95907.717339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102203.411999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95604.597684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82336.482139                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1125312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       738023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       617379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       601809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3082523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8262734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7084270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6187539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5470582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27005125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1007269056769                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 890635708135                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 793590654718                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 709949478879                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3401444898501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9388046                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7822293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6804918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6072391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30087648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.909275                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.900894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121905.056700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125720.181209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128256.267107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129775.859110                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125955.532459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89974                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73820                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        70435                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       318345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8172760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7000154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6113719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5400147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26686780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 919472696285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 814880419189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 727404688009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 651216668959                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3112974472442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.870550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.898427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.889295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.886968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112504.551251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116408.927459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118979.084254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120592.396644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116648.560540                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               126                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          200                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             218                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5657249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       417249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6074498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          325                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           344                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.615385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.633721                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28286.245000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        59607                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27864.669725                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1708248                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       104500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       121247                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       106500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2040495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.270769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.302326                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19411.909091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20207.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        21300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19620.144231                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999981                       # Cycle average of tags in use
system.l2.tags.total_refs                   108148026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 101798709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.335410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.109496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.863362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.109458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.868161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.782938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.917313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.467458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 587260269                       # Number of tag accesses
system.l2.tags.data_accesses                587260269                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3900288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     525336448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        263616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     449266688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        273088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     392596160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        254208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     346893632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3077025088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4795809216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3900288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       263616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       273088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       254208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4691200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331868864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331868864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8208382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7019792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6134315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5420213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     48078517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            74934519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5185451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5185451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5665612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        763110912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           382932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        652610938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           396691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        570290554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           369266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        503902436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4469728743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6966458085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5665612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       382932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       396691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       369266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6814501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      482077253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            482077253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      482077253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5665612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       763110912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          382932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       652610938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          396691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       570290554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          369266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       503902436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4469728743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7448535337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5162088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8141772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6989672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6101478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5389897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  47936330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447613250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       321176                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       321176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            88710079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4880681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    74934521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5185724                       # Number of write requests accepted
system.mem_ctrls.readBursts                  74934521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5185724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 302088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4522788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4487172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4404292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4304876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4414553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5197469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5284262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5113233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5110984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5142101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5146100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4937279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4184057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4189666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4071041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4122560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            331369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           295246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4066735912340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               373162165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5466094031090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54490.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73240.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 48996332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3241202                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              74934521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5185724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2195360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2623433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3326591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3317489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3619370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3680377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3267841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3260026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3123625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2971456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4995371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12592473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16299245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4231805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2435007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1365242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 736723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 366748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 140756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  83495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 225790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 250160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 260322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 265038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 267075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 269210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 270522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 273890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 270761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 269846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 268818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 268281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 267837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 269715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  37506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  27159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  21922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  19102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  32305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  52832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  56215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  58989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  60933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  62468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  63459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  64411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  65907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  67455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  68652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  68709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  67718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  65151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  62080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  21765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    258                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27556992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.319489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.600643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.561742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6931113     25.15%     25.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16718069     60.67%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1335593      4.85%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1533761      5.57%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       440121      1.60%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131093      0.48%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       133146      0.48%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        74913      0.27%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       259183      0.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27556992                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       321176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     232.372609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    142.058308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    270.033887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        170965     53.23%     53.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        47101     14.67%     67.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        49825     15.51%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        22631      7.05%     90.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11046      3.44%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6138      1.91%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3580      1.11%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2386      0.74%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         1799      0.56%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1391      0.43%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1079      0.34%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          824      0.26%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          637      0.20%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          457      0.14%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          349      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          263      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          193      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          155      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          108      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           78      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           62      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           47      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        321176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       321176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.072465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           310051     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3262      1.02%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4898      1.53%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2011      0.63%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              682      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              201      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        321176                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4776475712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19333632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330373760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4795809344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331886336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6938.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       479.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6966.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    482.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    54.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  688414369000                       # Total gap between requests
system.mem_ctrls.avgGap                       8592.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3899264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    521073408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       263616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    447339008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       273088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    390494592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       254208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    344953408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3067925120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330373760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5664124.237074492499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 756918361.913378000259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 382932.208457962726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 649810763.621457934380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 396691.365256160905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 567237787.180789828300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 369266.018935428001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 501084040.196879744530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4456510005.406577110291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 479905444.029804468155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8208382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7019792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6134315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5420213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     48078519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5185724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2298766686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 581644207498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    220583006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 524832847336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    255387057                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 474385815247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    212043048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 427799841773                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3454444539439                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19620268288623                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37720.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70859.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53552.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74764.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59851.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77333.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53384.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78926.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71850.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3783515.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          97491337860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          51817886340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        263493046320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13272199740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54342780960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     312059363760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1564250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       794040865380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1153.434625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1540018303                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22987640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 663886620197                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          99265563600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          52760898300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        269382518160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13673910060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54342780960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     311034027810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2427691200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       802887390090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.285208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3799570541                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22987640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 661627067959                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    263521622.807018                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   693923929.257731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2989117000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   613310616000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  75103662500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     99226431                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        99226431                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     99226431                       # number of overall hits
system.cpu1.icache.overall_hits::total       99226431                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6428                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6428                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6428                       # number of overall misses
system.cpu1.icache.overall_misses::total         6428                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    556155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    556155000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    556155000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    556155000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     99232859                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     99232859                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     99232859                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     99232859                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 86520.690728                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86520.690728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 86520.690728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86520.690728                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1282                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.466667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5866                       # number of writebacks
system.cpu1.icache.writebacks::total             5866                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          562                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          562                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          562                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5866                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5866                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5866                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    514831500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    514831500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    514831500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    514831500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87765.342653                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     99226431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       99226431                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6428                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    556155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    556155000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     99232859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     99232859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 86520.690728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86520.690728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          562                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5866                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    514831500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    514831500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87765.342653                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87765.342653                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          100169325                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5898                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16983.608850                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        198471584                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       198471584                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81860845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81860845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81860845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81860845                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17388039                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17388039                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17388039                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17388039                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1723409332968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1723409332968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1723409332968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1723409332968                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99248884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99248884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99248884                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99248884                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175196                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99114.646164                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99114.646164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99114.646164                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99114.646164                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    101238122                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       364756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1137299                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4510                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    89.016276                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.877162                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7936947                       # number of writebacks
system.cpu1.dcache.writebacks::total          7936947                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9442342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9442342                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9442342                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9442342                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7945697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7945697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7945697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7945697                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 931220277630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 931220277630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 931220277630                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 931220277630                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080058                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080058                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080058                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080058                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117198.060489                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7936945                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80073496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80073496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16164858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16164858                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1621847948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1621847948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     96238354                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96238354                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167967                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100331.716400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100331.716400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8336454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8336454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7828404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7828404                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 921503215000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 921503215000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081344                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 117712.782197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117712.782197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1787349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1787349                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1223181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1223181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 101561384468                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101561384468                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.406301                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.406301                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83030.544513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83030.544513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1105888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1105888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117293                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117293                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9717062630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9717062630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038961                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82844.352434                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82844.352434                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1447249                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1447249                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3985                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3985                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    145169500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145169500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1451234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1451234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002746                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002746                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36428.983689                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36428.983689                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3673                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    132819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    132819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36160.903893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36160.903893                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1449020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1449020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1714                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1714                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     34958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     34958000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001181                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001181                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20395.565928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20395.565928                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1688                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33322000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33322000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001164                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001164                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19740.521327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19740.521327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1241000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1241000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1189000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     48453497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     48453497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796429                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 36213.375934                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 36213.375934                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     47115497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     47115497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796429                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 35213.375934                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 35213.375934                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.971568                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92739114                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7942645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.676100                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.971568                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999111                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        212247681                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       212247681                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 688414278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30555940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10697759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25512727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        96613131                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         76209314                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29998                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          174                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           499092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          499092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        422051                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30133889                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          344                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1213039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28689597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23831324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20778237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18578744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93143978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1223088640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       750848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015686656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       771584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885535616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       740480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    791753216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970081728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       178060091                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334925248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        210517291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.418387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              180562540     85.77%     85.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28338168     13.46%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 549552      0.26%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 802233      0.38%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 264798      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          210517291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64373994003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10406888734                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9403661                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9306615518                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9008182                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14362094037                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         606712187                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11929669772                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9166089                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            31521                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
