{
  "Top": "wr_data_direct",
  "RtlTop": "wr_data_direct",
  "RtlPrefix": "",
  "RtlSubPrefix": "wr_data_direct_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<64>, 1, 1, 1>, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s_dir": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_dir",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "s_data": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "s_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "width_img": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "width_img",
          "usage": "data",
          "direction": "in"
        }]
    },
    "base_addr": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "base_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "statistics": {
      "index": "5",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "statistics",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_Axi_lite",
          "name": "statistics_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top wr_data_direct -name wr_data_direct"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "wr_data_direct"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "Uncertainty": "1.62",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "wr_data_direct",
    "Version": "1.0",
    "DisplayName": "Wr_data_direct",
    "Revision": "2113188939",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_wr_data_direct_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/hls_src\/wr_data_dir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/wr_data_direct_Axi_lite_s_axi.vhd",
      "impl\/vhdl\/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.vhd",
      "impl\/vhdl\/wr_data_direct_regslice_both.vhd",
      "impl\/vhdl\/wr_data_direct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/wr_data_direct_Axi_lite_s_axi.v",
      "impl\/verilog\/wr_data_direct_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/wr_data_direct_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/wr_data_direct_mac_muladd_12ns_11ns_11ns_22_4_1.v",
      "impl\/verilog\/wr_data_direct_regslice_both.v",
      "impl\/verilog\/wr_data_direct.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/data\/wr_data_direct.mdd",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/data\/wr_data_direct.tcl",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/xwr_data_direct.c",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/xwr_data_direct.h",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/xwr_data_direct_hw.h",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/xwr_data_direct_linux.c",
      "impl\/misc\/drivers\/wr_data_direct_v1_0\/src\/xwr_data_direct_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/wr_data_direct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_Axi_lite": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_Axi_lite_",
      "paramPrefix": "C_S_AXI_AXI_LITE_",
      "ports": [
        "s_axi_Axi_lite_ARADDR",
        "s_axi_Axi_lite_ARREADY",
        "s_axi_Axi_lite_ARVALID",
        "s_axi_Axi_lite_AWADDR",
        "s_axi_Axi_lite_AWREADY",
        "s_axi_Axi_lite_AWVALID",
        "s_axi_Axi_lite_BREADY",
        "s_axi_Axi_lite_BRESP",
        "s_axi_Axi_lite_BVALID",
        "s_axi_Axi_lite_RDATA",
        "s_axi_Axi_lite_RREADY",
        "s_axi_Axi_lite_RRESP",
        "s_axi_Axi_lite_RVALID",
        "s_axi_Axi_lite_WDATA",
        "s_axi_Axi_lite_WREADY",
        "s_axi_Axi_lite_WSTRB",
        "s_axi_Axi_lite_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "width_img",
          "access": "W",
          "description": "Data signal of width_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width_img",
              "access": "W",
              "description": "Bit 31 to 0 of width_img"
            }]
        },
        {
          "offset": "0x18",
          "name": "base_addr",
          "access": "W",
          "description": "Data signal of base_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "base_addr",
              "access": "W",
              "description": "Bit 31 to 0 of base_addr"
            }]
        },
        {
          "offset": "0x20",
          "name": "statistics",
          "access": "R",
          "description": "Data signal of statistics",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "statistics",
              "access": "R",
              "description": "Bit 31 to 0 of statistics"
            }]
        },
        {
          "offset": "0x24",
          "name": "statistics_ctrl",
          "access": "R",
          "description": "Control signal of statistics",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "statistics_ap_vld",
              "access": "R",
              "description": "Control signal statistics_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "width_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "base_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "statistics"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_Axi_lite:strm_in:s_dir:s_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TDEST",
        "strm_in_TID",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TUSER",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    },
    "s_dir": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "s_dir_",
      "ports": [
        "s_dir_TDATA",
        "s_dir_TREADY",
        "s_dir_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_dir"
        }]
    },
    "s_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "s_data_",
      "ports": [
        "s_data_TDATA",
        "s_data_TREADY",
        "s_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "s_data"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_Axi_lite_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_Axi_lite_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_Axi_lite_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_Axi_lite_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_Axi_lite_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_Axi_lite_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_Axi_lite_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_Axi_lite_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_Axi_lite_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "strm_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_dir_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_dir_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_dir_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_data_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_data_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "wr_data_direct"},
    "Info": {"wr_data_direct": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"wr_data_direct": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "1.62",
          "Estimate": "3.250"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "579",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "513",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-09-01 18:39:34 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
