tst r0, r1
mvnne r2, r0
mvneq r2, r1
bic r0, r3, r2
mvn r2, r0
add r1, r2, r0, ror 5
