/* Generated automatically by the program `genconstants'
   from the machine description file `md'.  */

#ifndef GCC_INSN_CONSTANTS_H
#define GCC_INSN_CONSTANTS_H

#define TOC_SAVE_OFFSET_64BIT 40
#define TSTTFLT_GPR 1017
#define LAST_ALTIVEC_REGNO 108
#define VSCR_REGNO 110
#define STATIC_CHAIN_REGNUM 11
#define LR_REGNO 65
#define TSTTFGT_GPR 1015
#define FRAME_POINTER_REGNUM 113
#define TSTTFEQ_GPR 1013
#define AIX_FUNC_DESC_SC_32BIT 8
#define CMPDFEQ_GPR 1006
#define CR1_REGNO 69
#define AIX_FUNC_DESC_TOC_64BIT 8
#define STACK_POINTER_REGNUM 1
#define TSTDFLT_GPR 1011
#define CMPTFLT_GPR 1016
#define TOC_SAVE_OFFSET_32BIT 20
#define TSTDFGT_GPR 1009
#define CTR_REGNO 66
#define CMPTFGT_GPR 1014
#define CR3_REGNO 71
#define E500_CR_IOR_COMPARE 1018
#define VRSAVE_REGNO 109
#define CR5_REGNO 73
#define CR7_REGNO 75
#define SPE_ACC_REGNO 111
#define AIX_FUNC_DESC_TOC_32BIT 4
#define ARG_POINTER_REGNUM 67
#define CMPDFGT_GPR 1008
#define HARD_FRAME_POINTER_REGNUM 31
#define TOC_REGNUM 2
#define SPEFSCR_REGNO 112
#define MAX_CR_REGNO 75
#define CA_REGNO 76
#define FIRST_ALTIVEC_REGNO 77
#define AIX_FUNC_DESC_SC_64BIT 16
#define CMPDFLT_GPR 1010
#define CR0_REGNO 68
#define CR2_REGNO 70
#define CR4_REGNO 72
#define TSTDFEQ_GPR 1007
#define CMPTFEQ_GPR 1012
#define CR6_REGNO 74

enum unspec {
  UNSPEC_FRSP = 0,
  UNSPEC_PROBE_STACK = 1,
  UNSPEC_TOCPTR = 2,
  UNSPEC_TOC = 3,
  UNSPEC_MOVSI_GOT = 4,
  UNSPEC_MV_CR_OV = 5,
  UNSPEC_FCTIWZ = 6,
  UNSPEC_FRIM = 7,
  UNSPEC_FRIN = 8,
  UNSPEC_FRIP = 9,
  UNSPEC_FRIZ = 10,
  UNSPEC_LD_MPIC = 11,
  UNSPEC_MPIC_CORRECT = 12,
  UNSPEC_TLSGD = 13,
  UNSPEC_TLSLD = 14,
  UNSPEC_MOVESI_FROM_CR = 15,
  UNSPEC_MOVESI_TO_CR = 16,
  UNSPEC_TLSDTPREL = 17,
  UNSPEC_TLSDTPRELHA = 18,
  UNSPEC_TLSDTPRELLO = 19,
  UNSPEC_TLSGOTDTPREL = 20,
  UNSPEC_TLSTPREL = 21,
  UNSPEC_TLSTPRELHA = 22,
  UNSPEC_TLSTPRELLO = 23,
  UNSPEC_TLSGOTTPREL = 24,
  UNSPEC_TLSTLS = 25,
  UNSPEC_FIX_TRUNC_TF = 26,
  UNSPEC_MV_CR_GT = 27,
  UNSPEC_STFIWX = 28,
  UNSPEC_POPCNTB = 29,
  UNSPEC_FRES = 30,
  UNSPEC_SP_SET = 31,
  UNSPEC_SP_TEST = 32,
  UNSPEC_SYNC = 33,
  UNSPEC_LWSYNC = 34,
  UNSPEC_SYNC_OP = 35,
  UNSPEC_ATOMIC = 36,
  UNSPEC_CMPXCHG = 37,
  UNSPEC_XCHG = 38,
  UNSPEC_AND = 39,
  UNSPEC_DLMZB = 40,
  UNSPEC_DLMZB_CR = 41,
  UNSPEC_DLMZB_STRLEN = 42,
  UNSPEC_RSQRT = 43,
  UNSPEC_TOCREL = 44,
  UNSPEC_MACHOPIC_OFFSET = 45,
  UNSPEC_BPERM = 46,
  UNSPEC_COPYSIGN = 47,
  UNSPEC_PARITY = 48,
  UNSPEC_FCTIW = 49,
  UNSPEC_FCTID = 50,
  UNSPEC_LFIWAX = 51,
  UNSPEC_LFIWZX = 52,
  UNSPEC_FCTIWUZ = 53,
  UNSPEC_GRP_END_NOP = 54,
  UNSPEC_PREDICATE = 55,
  UNSPEC_REDUC = 56,
  UNSPEC_VSX_CONCAT = 57,
  UNSPEC_VSX_CVDPSXWS = 58,
  UNSPEC_VSX_CVDPUXWS = 59,
  UNSPEC_VSX_CVSPDP = 60,
  UNSPEC_VSX_CVSXWDP = 61,
  UNSPEC_VSX_CVUXWDP = 62,
  UNSPEC_VSX_CVSXDSP = 63,
  UNSPEC_VSX_CVUXDSP = 64,
  UNSPEC_VSX_CVSPSXDS = 65,
  UNSPEC_VSX_CVSPUXDS = 66,
  UNSPEC_VSX_TDIV = 67,
  UNSPEC_VSX_TSQRT = 68,
  UNSPEC_VSX_SET = 69,
  UNSPEC_VSX_ROUND_I = 70,
  UNSPEC_VSX_ROUND_IC = 71,
  UNSPEC_VSX_SLDWI = 72,
  UNSPEC_VCMPBFP = 73,
  UNSPEC_VMSUMU = 74,
  UNSPEC_VMSUMM = 75,
  UNSPEC_VMSUMSHM = 76,
  UNSPEC_VMSUMUHS = 77,
  UNSPEC_VMSUMSHS = 78,
  UNSPEC_VMHADDSHS = 79,
  UNSPEC_VMHRADDSHS = 80,
  UNSPEC_VMLADDUHM = 81,
  UNSPEC_VADDCUW = 82,
  UNSPEC_VADDU = 83,
  UNSPEC_VADDS = 84,
  UNSPEC_VAVGU = 85,
  UNSPEC_VAVGS = 86,
  UNSPEC_VMULEUB = 87,
  UNSPEC_VMULESB = 88,
  UNSPEC_VMULEUH = 89,
  UNSPEC_VMULESH = 90,
  UNSPEC_VMULOUB = 91,
  UNSPEC_VMULOSB = 92,
  UNSPEC_VMULOUH = 93,
  UNSPEC_VMULOSH = 94,
  UNSPEC_VPKUHUM = 95,
  UNSPEC_VPKUWUM = 96,
  UNSPEC_VPKPX = 97,
  UNSPEC_VPKSHSS = 98,
  UNSPEC_VPKSWSS = 99,
  UNSPEC_VPKUHUS = 100,
  UNSPEC_VPKSHUS = 101,
  UNSPEC_VPKUWUS = 102,
  UNSPEC_VPKSWUS = 103,
  UNSPEC_VSLV4SI = 104,
  UNSPEC_VSLO = 105,
  UNSPEC_VSR = 106,
  UNSPEC_VSRO = 107,
  UNSPEC_VSUBCUW = 108,
  UNSPEC_VSUBU = 109,
  UNSPEC_VSUBS = 110,
  UNSPEC_VSUM4UBS = 111,
  UNSPEC_VSUM4S = 112,
  UNSPEC_VSUM2SWS = 113,
  UNSPEC_VSUMSWS = 114,
  UNSPEC_VPERM = 115,
  UNSPEC_VPERM_UNS = 116,
  UNSPEC_VRFIN = 117,
  UNSPEC_VCFUX = 118,
  UNSPEC_VCFSX = 119,
  UNSPEC_VCTUXS = 120,
  UNSPEC_VCTSXS = 121,
  UNSPEC_VLOGEFP = 122,
  UNSPEC_VEXPTEFP = 123,
  UNSPEC_VLSDOI = 124,
  UNSPEC_VUPKHSB = 125,
  UNSPEC_VUPKHPX = 126,
  UNSPEC_VUPKHSH = 127,
  UNSPEC_VUPKLSB = 128,
  UNSPEC_VUPKLPX = 129,
  UNSPEC_VUPKLSH = 130,
  UNSPEC_DST = 131,
  UNSPEC_DSTT = 132,
  UNSPEC_DSTST = 133,
  UNSPEC_DSTSTT = 134,
  UNSPEC_LVSL = 135,
  UNSPEC_LVSR = 136,
  UNSPEC_LVE = 137,
  UNSPEC_LVEX = 138,
  UNSPEC_STVX = 139,
  UNSPEC_STVXL = 140,
  UNSPEC_STVE = 141,
  UNSPEC_STVEX = 142,
  UNSPEC_SET_VSCR = 143,
  UNSPEC_GET_VRSAVE = 144,
  UNSPEC_LVX = 145,
  UNSPEC_REDUC_PLUS = 146,
  UNSPEC_VECSH = 147,
  UNSPEC_EXTEVEN_V4SI = 148,
  UNSPEC_EXTEVEN_V8HI = 149,
  UNSPEC_EXTEVEN_V16QI = 150,
  UNSPEC_EXTEVEN_V4SF = 151,
  UNSPEC_EXTODD_V4SI = 152,
  UNSPEC_EXTODD_V8HI = 153,
  UNSPEC_EXTODD_V16QI = 154,
  UNSPEC_EXTODD_V4SF = 155,
  UNSPEC_INTERHI_V4SI = 156,
  UNSPEC_INTERHI_V8HI = 157,
  UNSPEC_INTERHI_V16QI = 158,
  UNSPEC_INTERLO_V4SI = 159,
  UNSPEC_INTERLO_V8HI = 160,
  UNSPEC_INTERLO_V16QI = 161,
  UNSPEC_LVLX = 162,
  UNSPEC_LVLXL = 163,
  UNSPEC_LVRX = 164,
  UNSPEC_LVRXL = 165,
  UNSPEC_STVLX = 166,
  UNSPEC_STVLXL = 167,
  UNSPEC_STVRX = 168,
  UNSPEC_STVRXL = 169,
  UNSPEC_LVTLX = 170,
  UNSPEC_LVTLXL = 171,
  UNSPEC_LVTRX = 172,
  UNSPEC_LVTRXL = 173,
  UNSPEC_STVFLX = 174,
  UNSPEC_STVFLXL = 175,
  UNSPEC_STVFRX = 176,
  UNSPEC_STVFRXL = 177,
  UNSPEC_LVSWX = 178,
  UNSPEC_LVSWXL = 179,
  UNSPEC_STVSWX = 180,
  UNSPEC_STVSWXL = 181,
  UNSPEC_LVSM = 182,
  UNSPEC_VMULWHUB = 183,
  UNSPEC_VMULWLUB = 184,
  UNSPEC_VMULWHSB = 185,
  UNSPEC_VMULWLSB = 186,
  UNSPEC_VMULWHUH = 187,
  UNSPEC_VMULWLUH = 188,
  UNSPEC_VMULWHSH = 189,
  UNSPEC_VMULWLSH = 190,
  UNSPEC_VUPKHUB = 191,
  UNSPEC_VUPKHUH = 192,
  UNSPEC_VUPKLUB = 193,
  UNSPEC_VUPKLUH = 194,
  UNSPEC_VPERMSI = 195,
  UNSPEC_VPERMHI = 196,
  UNSPEC_INTERHI = 197,
  UNSPEC_INTERLO = 198,
  UNSPEC_VUPKHS_V4SF = 199,
  UNSPEC_VUPKLS_V4SF = 200,
  UNSPEC_VUPKHU_V4SF = 201,
  UNSPEC_VUPKLU_V4SF = 202,
  UNSPEC_VABSDUB = 203,
  UNSPEC_VABSDUH = 204,
  UNSPEC_VABSDUW = 205,
  UNSPEC_MOVSD_LOAD = 206,
  UNSPEC_MOVSD_STORE = 207,
  UNSPEC_INTERHI_V2SF = 208,
  UNSPEC_INTERLO_V2SF = 209,
  UNSPEC_EXTEVEN_V2SF = 210,
  UNSPEC_EXTODD_V2SF = 211
};
#define NUM_UNSPEC_VALUES 212
extern const char *const unspec_strings[];

enum unspecv {
  UNSPECV_BLOCK = 0,
  UNSPECV_LL = 1,
  UNSPECV_SC = 2,
  UNSPECV_PROBE_STACK_RANGE = 3,
  UNSPECV_EH_RR = 4,
  UNSPECV_ISYNC = 5,
  UNSPECV_MFTB = 6,
  UNSPECV_SET_VRSAVE = 7,
  UNSPECV_MTVSCR = 8,
  UNSPECV_MFVSCR = 9,
  UNSPECV_DSSALL = 10,
  UNSPECV_DSS = 11
};
#define NUM_UNSPECV_VALUES 12
extern const char *const unspecv_strings[];

#endif /* GCC_INSN_CONSTANTS_H */
