
;; Function add (add, funcdef_no=0, decl_uid=1421, cgraph_uid=1, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


add

Dataflow summary:
;;  fully invalidated by EH 	 5 [BC] 6 [R6] 7 [R7] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15]
;;  hardware regs used 	 2 [SP] 3 [RA]
;;  regular block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  eh block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  entry block defs 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;;  exit block uses 	 2 [SP] 3 [RA] 4 [FP]
;;  regs ever live 	
;;  ref usage 	r2={1d,2u} r3={1d,2u} r4={1d,2u} r5={1d} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 136{127d,9u,0e} in 4{4 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	3, 4, 5, 6, 7, 8, 9, 10, 11
;;  reg->defs[] map:	2[0,0] 3[1,1] 4[2,2] 5[3,3] 8[4,4] 9[5,5] 10[6,6] 11[7,7] 12[8,8] 13[9,9] 14[10,10] 15[11,11] 16[12,12] 17[13,13] 18[14,14] 19[15,15] 20[16,16] 21[17,17] 22[18,18] 23[19,19] 24[20,20] 25[21,21] 26[22,22] 27[23,23] 28[24,24] 29[25,25] 30[26,26] 31[27,27] 32[28,28] 33[29,29] 34[30,30] 35[31,31] 36[32,32] 37[33,33] 38[34,34] 39[35,35] 40[36,36] 41[37,37] 42[38,38] 43[39,39] 44[40,40] 45[41,41] 46[42,42] 47[43,43] 48[44,44] 49[45,45] 50[46,46] 51[47,47] 52[48,48] 53[49,49] 54[50,50] 55[51,51] 56[52,52] 57[53,53] 58[54,54] 59[55,55] 60[56,56] 61[57,57] 62[58,58] 63[59,59] 64[60,60] 65[61,61] 66[62,62] 67[63,63] 68[64,64] 69[65,65] 70[66,66] 71[67,67] 72[68,68] 73[69,69] 74[70,70] 75[71,71] 76[72,72] 77[73,73] 78[74,74] 79[75,75] 80[76,76] 81[77,77] 82[78,78] 83[79,79] 84[80,80] 85[81,81] 86[82,82] 87[83,83] 88[84,84] 89[85,85] 90[86,86] 91[87,87] 92[88,88] 93[89,89] 94[90,90] 95[91,91] 96[92,92] 97[93,93] 98[94,94] 99[95,95] 100[96,96] 101[97,97] 102[98,98] 103[99,99] 104[100,100] 105[101,101] 106[102,102] 107[103,103] 108[104,104] 109[105,105] 110[106,106] 111[107,107] 112[108,108] 113[109,109] 114[110,110] 115[111,111] 116[112,112] 117[113,113] 118[114,114] 119[115,115] 120[116,116] 121[117,117] 122[118,118] 123[119,119] 124[120,120] 125[121,121] 126[122,122] 127[123,123] 138[124,124] 139[125,125] 140[126,126] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(2){ }d1(3){ }d2(4){ }d3(5){ }d4(8){ }d5(9){ }d6(10){ }d7(11){ }d8(12){ }d9(13){ }d10(14){ }d11(15){ }d12(16){ }d13(17){ }d14(18){ }d15(19){ }d16(20){ }d17(21){ }d18(22){ }d19(23){ }d20(24){ }d21(25){ }d22(26){ }d23(27){ }d24(28){ }d25(29){ }d26(30){ }d27(31){ }d28(32){ }d29(33){ }d30(34){ }d31(35){ }d32(36){ }d33(37){ }d34(38){ }d35(39){ }d36(40){ }d37(41){ }d38(42){ }d39(43){ }d40(44){ }d41(45){ }d42(46){ }d43(47){ }d44(48){ }d45(49){ }d46(50){ }d47(51){ }d48(52){ }d49(53){ }d50(54){ }d51(55){ }d52(56){ }d53(57){ }d54(58){ }d55(59){ }d56(60){ }d57(61){ }d58(62){ }d59(63){ }d60(64){ }d61(65){ }d62(66){ }d63(67){ }d64(68){ }d65(69){ }d66(70){ }d67(71){ }d68(72){ }d69(73){ }d70(74){ }d71(75){ }d72(76){ }d73(77){ }d74(78){ }d75(79){ }d76(80){ }d77(81){ }d78(82){ }d79(83){ }d80(84){ }d81(85){ }d82(86){ }d83(87){ }d84(88){ }d85(89){ }d86(90){ }d87(91){ }d88(92){ }d89(93){ }d90(94){ }d91(95){ }d92(96){ }d93(97){ }d94(98){ }d95(99){ }d96(100){ }d97(101){ }d98(102){ }d99(103){ }d100(104){ }d101(105){ }d102(106){ }d103(107){ }d104(108){ }d105(109){ }d106(110){ }d107(111){ }d108(112){ }d109(113){ }d110(114){ }d111(115){ }d112(116){ }d113(117){ }d114(118){ }d115(119){ }d116(120){ }d117(121){ }d118(122){ }d119(123){ }d120(124){ }d121(125){ }d122(126){ }d123(127){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;; live  in  	
;; live  gen 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(124) 2[0],3[1],4[2],5[3],8[4],9[5],10[6],11[7],12[8],13[9],14[10],15[11],16[12],17[13],18[14],19[15],20[16],21[17],22[18],23[19],24[20],25[21],26[22],27[23],28[24],29[25],30[26],31[27],32[28],33[29],34[30],35[31],36[32],37[33],38[34],39[35],40[36],41[37],42[38],43[39],44[40],45[41],46[42],47[43],48[44],49[45],50[46],51[47],52[48],53[49],54[50],55[51],56[52],57[53],58[54],59[55],60[56],61[57],62[58],63[59],64[60],65[61],66[62],67[63],68[64],69[65],70[66],71[67],72[68],73[69],74[70],75[71],76[72],77[73],78[74],79[75],80[76],81[77],82[78],83[79],84[80],85[81],86[82],87[83],88[84],89[85],90[86],91[87],92[88],93[89],94[90],95[91],96[92],97[93],98[94],99[95],100[96],101[97],102[98],103[99],104[100],105[101],106[102],107[103],108[104],109[105],110[106],111[107],112[108],113[109],114[110],115[111],116[112],117[113],118[114],119[115],120[116],121[117],122[118],123[119],124[120],125[121],126[122],127[123]
;; rd  kill	(124) 2[0],3[1],4[2],5[3],8[4],9[5],10[6],11[7],12[8],13[9],14[10],15[11],16[12],17[13],18[14],19[15],20[16],21[17],22[18],23[19],24[20],25[21],26[22],27[23],28[24],29[25],30[26],31[27],32[28],33[29],34[30],35[31],36[32],37[33],38[34],39[35],40[36],41[37],42[38],43[39],44[40],45[41],46[42],47[43],48[44],49[45],50[46],51[47],52[48],53[49],54[50],55[51],56[52],57[53],58[54],59[55],60[56],61[57],62[58],63[59],64[60],65[61],66[62],67[63],68[64],69[65],70[66],71[67],72[68],73[69],74[70],75[71],76[72],77[73],78[74],79[75],80[76],81[77],82[78],83[79],84[80],85[81],86[82],87[83],88[84],89[85],90[86],91[87],92[88],93[89],94[90],95[91],96[92],97[93],98[94],99[95],100[96],101[97],102[98],103[99],104[100],105[101],106[102],107[103],108[104],109[105],110[106],111[107],112[108],113[109],114[110],115[111],116[112],117[113],118[114],119[115],120[116],121[117],122[118],123[119],124[120],125[121],126[122],127[123]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [SP] 3 [RA] 4 [FP]
;; live  out 	 2 [SP] 3 [RA] 4 [FP]
;; rd  out 	(3) 2[0],3[1],4[2]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(2){ d0(bb 0 insn -1) }u-1(3){ d1(bb 0 insn -1) }u-1(4){ d2(bb 0 insn -1) }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	 138 139 140
;; live  in  	 2 [SP] 3 [RA] 4 [FP]
;; live  gen 	 138 139 140
;; live  kill	
;; rd  in  	(3) 2[0],3[1],4[2]
;; rd  gen 	(3) 138[124],139[125],140[126]
;; rd  kill	(3) 138[124],139[125],140[126]
;;  UD chains for artificial uses at top
;; lr  out 	 2 [SP] 3 [RA] 4 [FP]
;; live  out 	 2 [SP] 3 [RA] 4 [FP]
;; rd  out 	(3) 2[0],3[1],4[2]
;;  UD chains for artificial uses at bottom
;;   reg 2 { d0(bb 0 insn -1) }
;;   reg 3 { d1(bb 0 insn -1) }
;;   reg 4 { d2(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(2){ d0(bb 0 insn -1) }u-1(3){ d1(bb 0 insn -1) }u-1(4){ d2(bb 0 insn -1) }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	
;; live  in  	 2 [SP] 3 [RA] 4 [FP]
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 2[0],3[1],4[2]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 2 { d0(bb 0 insn -1) }
;;   reg 3 { d1(bb 0 insn -1) }
;;   reg 4 { d2(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
Finished finding needed instructions:
Processing use of (reg 138) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 139 [ a ]) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 140 [ b ]) in insn 8:
  Adding insn 7 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


add

Dataflow summary:
;;  fully invalidated by EH 	 5 [BC] 6 [R6] 7 [R7] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15]
;;  hardware regs used 	 2 [SP] 3 [RA]
;;  regular block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  eh block artificial uses 	 2 [SP] 3 [RA] 4 [FP]
;;  entry block defs 	 2 [SP] 3 [RA] 4 [FP] 5 [BC] 8 [R8] 9 [R9] 10 [R10] 11 [R11] 12 [R12] 13 [R13] 14 [R14] 15 [R15] 16 [R16] 17 [R17] 18 [R18] 19 [R19] 20 [R20] 21 [R21] 22 [R22] 23 [R23] 24 [R24] 25 [R25] 26 [R26] 27 [R27] 28 [R28] 29 [R29] 30 [R30] 31 [R31] 32 [R32] 33 [R34] 34 [R35] 35 [R36] 36 [R37] 37 [R38] 38 [R39] 39 [R40] 40 [R41] 41 [R42] 42 [R43] 43 [R44] 44 [R45] 45 [R46] 46 [R47] 47 [R48] 48 [R49] 49 [R50] 50 [R51] 51 [R52] 52 [R53] 53 [R54] 54 [R55] 55 [R56] 56 [R57] 57 [R58] 58 [R59] 59 [R60] 60 [R61] 61 [R62] 62 [R63] 63 [R64] 64 [R65] 65 [R66] 66 [R67] 67 [R68] 68 [R69] 69 [R70] 70 [R71] 71 [R72] 72 [R73] 73 [R74] 74 [R75] 75 [R76] 76 [R77] 77 [R78] 78 [R79] 79 [R80] 80 [R81] 81 [R82] 82 [R83] 83 [R84] 84 [R85] 85 [R86] 86 [R87] 87 [R88] 88 [R89] 89 [R90] 90 [R91] 91 [R92] 92 [R93] 93 [R94] 94 [R95] 95 [R96] 96 [R97] 97 [R98] 98 [R99] 99 [R100] 100 [R101] 101 [R102] 102 [R103] 103 [R104] 104 [R105] 105 [R106] 106 [R107] 107 [R108] 108 [R109] 109 [R110] 110 [R111] 111 [R112] 112 [R113] 113 [R114] 114 [R115] 115 [R116] 116 [R117] 117 [R118] 118 [R119] 119 [R120] 120 [R121] 121 [R122] 122 [R123] 123 [R124] 124 [R125] 125 [R126] 126 [R127] 127 [R128]
;;  exit block uses 	 2 [SP] 3 [RA] 4 [FP]
;;  regs ever live 	
;;  ref usage 	r2={1d,2u} r3={1d,2u} r4={1d,2u} r5={1d} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 136{127d,9u,0e} in 4{4 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 1073741824 (estimated locally), maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [always]  count:1073741824 (estimated locally) (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(2){ }u-1(3){ }u-1(4){ }}
;; lr  in  	 2 [SP] 3 [RA] 4 [FP]
;; lr  use 	 2 [SP] 3 [RA] 4 [FP]
;; lr  def 	 138 139 140
;; live  in  	 2 [SP] 3 [RA] 4 [FP]
;; live  gen 	 138 139 140
;; live  kill	
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 139 [ a ])
        (mem/c:DI (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x7f8cbca3b090 a>) [1 a+0 S8 A64])) "test.c":3:5 55 {*movdi}
     (nil))
(insn 7 6 8 2 (set (reg:DI 140 [ b ])
        (mem/c:DI (symbol_ref:SI ("b") [flags 0x2]  <var_decl 0x7f8cbca3b120 b>) [1 b+0 S8 A64])) "test.c":3:5 55 {*movdi}
     (nil))
(insn 8 7 9 2 (set (reg:DI 138)
        (plus:DI (reg:DI 139 [ a ])
            (reg:DI 140 [ b ]))) "test.c":3:5 5 {adddi3}
     (expr_list:REG_DEAD (reg:DI 140 [ b ])
        (expr_list:REG_DEAD (reg:DI 139 [ a ])
            (nil))))
(insn 9 8 0 2 (set (mem/c:DI (symbol_ref:SI ("a") [flags 0x2]  <var_decl 0x7f8cbca3b090 a>) [1 a+0 S8 A64])
        (reg:DI 138)) "test.c":3:5 55 {*movdi}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
;;  succ:       EXIT [always]  count:1073741824 (estimated locally) (FALLTHRU) test.c:4:1
;; lr  out 	 2 [SP] 3 [RA] 4 [FP]
;; live  out 	 2 [SP] 3 [RA] 4 [FP]

