
library ieee;
use ieee.std_logic_1164.all;

entity mux_6x1 is
  port (
    d0,d1,d2,d3,d4,d5 : in std_logic_vector (5 downto 0);
    SEL : in std_logic_vector (2 downto 0);
    Y : out std_logic_vector (5 downto 0)
    );
end entity mux_6x1;

architecture ckt of mux_6x1 is
begin
  with SEL select
    Y <= I(0) when "00",
         I(1) when "01",
         I(2) when "10",
         I(3) when "11",
    'X' when others;
	 
end ckt;