

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Oct  9 13:38:40 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.85|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  360401|  22122241|  360401|  22122241|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |                   |      Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |  360400|  22122240| 1802 ~ 11522 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |    1800|     11520|             9|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      0|    434|    330|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     83|
|Register         |        -|      -|    242|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    676|    413|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|      1|      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |yuv_filter_ama_adeOg_U11  |yuv_filter_ama_adeOg  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_mufYi_U12  |yuv_filter_mac_mufYi  |     i0 * i1 + i2    |
    |yuv_filter_mac_mug8j_U13  |yuv_filter_mac_mug8j  |     i0 + i1 * i2    |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |tmp_13_fu_305_p2     |     *    |      0|   0|  89|           9|           8|
    |tmp2_fu_328_p2       |     +    |      0|  59|  23|          18|          18|
    |tmp_14_fu_354_p2     |     +    |      0|  59|  23|          18|          18|
    |tmp_18_fu_429_p2     |     +    |      0|  62|  24|          19|          19|
    |tmp_6_fu_280_p2      |     +    |      0|  74|  28|          23|          23|
    |tmp_s_fu_249_p2      |     +    |      0|  74|  28|          23|          23|
    |x_1_fu_219_p2        |     +    |      0|  53|  21|          16|           1|
    |y_1_fu_270_p2        |     +    |      0|  53|  21|          16|           1|
    |exitcond1_fu_214_p2  |   icmp   |      0|   0|   8|          16|          16|
    |exitcond_fu_265_p2   |   icmp   |      0|   0|   8|          16|          16|
    |icmp1_fu_445_p2      |   icmp   |      0|   0|   1|           3|           1|
    |icmp9_fu_369_p2      |   icmp   |      0|   0|   1|           2|           1|
    |icmp_fu_345_p2       |   icmp   |      0|   0|   1|           2|           1|
    |tmp_11_fu_514_p2     |    or    |      0|   0|   2|           1|           1|
    |tmp_17_fu_401_p2     |    or    |      0|   0|   2|           1|           1|
    |tmp_21_fu_477_p2     |    or    |      0|   0|   2|           1|           1|
    |B_fu_483_p3          |  select  |      0|   0|   8|           1|           8|
    |G_fu_407_p3          |  select  |      0|   0|   8|           1|           8|
    |out_channels_ch1_d0  |  select  |      0|   0|   8|           1|           8|
    |p_phitmp2_fu_393_p3  |  select  |      0|   0|   2|           1|           2|
    |p_phitmp3_fu_469_p3  |  select  |      0|   0|   2|           1|           2|
    |p_phitmp_fu_507_p3   |  select  |      0|   0|   2|           1|           2|
    |D_fu_296_p2          |    xor   |      0|   0|   9|           8|           9|
    |E_fu_290_p2          |    xor   |      0|   0|   9|           8|           9|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 434| 330|         206|         197|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         12|    1|         12|
    |x_reg_192  |   9|          2|   16|         32|
    |y_reg_203  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  83|         16|   33|         76|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |B_reg_667            |   8|   0|    8|          0|
    |D_reg_622            |   8|   0|    8|          0|
    |E_reg_611            |   8|   0|    8|          0|
    |G_reg_662            |   8|   0|    8|          0|
    |Y_reg_617            |   8|   0|    8|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |icmp_reg_656         |   1|   0|    1|          0|
    |tmp1_reg_640         |  17|   0|   17|          0|
    |tmp2_reg_645         |  18|   0|   18|          0|
    |tmp_13_reg_629       |  17|   0|   17|          0|
    |tmp_21_cast_reg_587  |  23|   0|   32|          9|
    |tmp_3_reg_634        |  18|   0|   18|          0|
    |tmp_4_reg_650        |  18|   0|   18|          0|
    |tmp_s_reg_574        |  15|   0|   23|          8|
    |x_1_reg_569          |  16|   0|   16|          0|
    |x_reg_192            |  16|   0|   16|          0|
    |y_1_reg_582          |  16|   0|   16|          0|
    |y_reg_203            |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 242|   0|  259|         17|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_0                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_return_1                | out |   16| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |  in_channels_ch1 |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |  in_channels_ch2 |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |  in_channels_ch3 |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |  in_channels_ch3 |     array    |
|in_width_read              |  in |   16|   ap_none  |   in_width_read  |    scalar    |
|in_height_read             |  in |   16|   ap_none  |  in_height_read  |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: in_height_read_1 (9)  [1/1] 0.00ns
:0  %in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_1 (10)  [1/1] 0.00ns
:1  %in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: StgValue_14 (11)  [1/1] 1.59ns  loc: yuv_filter.c:89
:2  br label %1


 <State 2>: 3.03ns
ST_2: x (13)  [1/1] 0.00ns
:0  %x = phi i16 [ 0, %0 ], [ %x_1, %4 ]

ST_2: exitcond1 (14)  [1/1] 3.03ns  loc: yuv_filter.c:89
:1  %exitcond1 = icmp eq i16 %x, %in_width_read_1

ST_2: x_1 (15)  [1/1] 2.39ns  loc: yuv_filter.c:89
:2  %x_1 = add i16 %x, 1

ST_2: StgValue_18 (16)  [1/1] 0.00ns  loc: yuv_filter.c:89
:3  br i1 %exitcond1, label %5, label %2

ST_2: StgValue_19 (18)  [1/1] 0.00ns  loc: yuv_filter.c:89
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_2: tmp_1 (19)  [1/1] 0.00ns  loc: yuv_filter.c:89
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_2: StgValue_21 (20)  [1/1] 0.00ns  loc: yuv_filter.c:90
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_2: tmp (21)  [1/1] 0.00ns  loc: yuv_filter.c:89
:3  %tmp = trunc i16 %x to i13

ST_2: p_shl2_cast (22)  [1/1] 0.00ns  loc: yuv_filter.c:89
:4  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_2: tmp_5 (23)  [1/1] 0.00ns  loc: yuv_filter.c:89
:5  %tmp_5 = trunc i16 %x to i15

ST_2: p_shl3_cast (24)  [1/1] 0.00ns  loc: yuv_filter.c:94
:6  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_5, i8 0)

ST_2: tmp_s (25)  [1/1] 2.59ns  loc: yuv_filter.c:94
:7  %tmp_s = add i23 %p_shl2_cast, %p_shl3_cast

ST_2: StgValue_27 (26)  [1/1] 1.59ns  loc: yuv_filter.c:92
:8  br label %3

ST_2: mrv (103)  [1/1] 0.00ns  loc: yuv_filter.c:108
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0

ST_2: mrv_1 (104)  [1/1] 0.00ns  loc: yuv_filter.c:108
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1

ST_2: StgValue_30 (105)  [1/1] 0.00ns  loc: yuv_filter.c:108
:2  ret { i16, i16 } %mrv_1


 <State 3>: 5.85ns
ST_3: y (28)  [1/1] 0.00ns
:0  %y = phi i16 [ 0, %2 ], [ %y_1, %_ifconv ]

ST_3: exitcond (29)  [1/1] 3.03ns  loc: yuv_filter.c:92
:1  %exitcond = icmp eq i16 %y, %in_height_read_1

ST_3: y_1 (30)  [1/1] 2.39ns  loc: yuv_filter.c:92
:2  %y_1 = add i16 %y, 1

ST_3: StgValue_34 (31)  [1/1] 0.00ns  loc: yuv_filter.c:92
:3  br i1 %exitcond, label %4, label %_ifconv

ST_3: tmp_cast (36)  [1/1] 0.00ns  loc: yuv_filter.c:94
_ifconv:3  %tmp_cast = zext i16 %y to i23

ST_3: tmp_6 (37)  [1/1] 2.59ns  loc: yuv_filter.c:94
_ifconv:4  %tmp_6 = add i23 %tmp_cast, %tmp_s

ST_3: tmp_21_cast (38)  [1/1] 0.00ns  loc: yuv_filter.c:94
_ifconv:5  %tmp_21_cast = zext i23 %tmp_6 to i32

ST_3: in_channels_ch3_addr (41)  [1/1] 0.00ns  loc: yuv_filter.c:96
_ifconv:8  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i32 0, i32 %tmp_21_cast

ST_3: V (47)  [4/4] 3.25ns  loc: yuv_filter.c:96
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1

ST_3: empty_16 (100)  [1/1] 0.00ns  loc: yuv_filter.c:107
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)

ST_3: StgValue_41 (101)  [1/1] 0.00ns  loc: yuv_filter.c:89
:1  br label %1


 <State 4>: 3.25ns
ST_4: in_channels_ch1_addr (39)  [1/1] 0.00ns  loc: yuv_filter.c:94
_ifconv:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i32 0, i32 %tmp_21_cast

ST_4: in_channels_ch2_addr (40)  [1/1] 0.00ns  loc: yuv_filter.c:95
_ifconv:7  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i32 0, i32 %tmp_21_cast

ST_4: Y (45)  [4/4] 3.25ns  loc: yuv_filter.c:94
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: U (46)  [4/4] 3.25ns  loc: yuv_filter.c:95
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: V (47)  [3/4] 3.25ns  loc: yuv_filter.c:96
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: Y (45)  [3/4] 3.25ns  loc: yuv_filter.c:94
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_5: U (46)  [3/4] 3.25ns  loc: yuv_filter.c:95
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_5: V (47)  [2/4] 3.25ns  loc: yuv_filter.c:96
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 5.32ns
ST_6: Y (45)  [2/4] 3.25ns  loc: yuv_filter.c:94
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_6: U (46)  [2/4] 3.25ns  loc: yuv_filter.c:95
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_6: V (47)  [1/4] 3.25ns  loc: yuv_filter.c:96
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1

ST_6: E (51)  [1/1] 2.07ns  loc: yuv_filter.c:99
_ifconv:18  %E = xor i8 %V, -128


 <State 7>: 6.77ns
ST_7: Y (45)  [1/4] 3.25ns  loc: yuv_filter.c:94
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_7: U (46)  [1/4] 3.25ns  loc: yuv_filter.c:95
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_7: D (50)  [1/1] 2.07ns  loc: yuv_filter.c:98
_ifconv:17  %D = xor i8 %U, -128

ST_7: tmp_8_cast5 (54)  [1/1] 0.00ns  loc: yuv_filter.c:101
_ifconv:21  %tmp_8_cast5 = sext i8 %E to i17

ST_7: tmp_13 (69)  [1/1] 6.77ns  loc: yuv_filter.c:101
_ifconv:36  %tmp_13 = mul i17 -208, %tmp_8_cast5


 <State 8>: 8.85ns
ST_8: tmp_3_cast (48)  [1/1] 0.00ns  loc: yuv_filter.c:97
_ifconv:15  %tmp_3_cast = zext i8 %Y to i9

ST_8: C (49)  [1/1] 0.00ns  loc: yuv_filter.c:97
_ifconv:16  %C = add i9 -16, %tmp_3_cast

ST_8: tmp_6_cast (52)  [1/1] 0.00ns  loc: yuv_filter.c:100
_ifconv:19  %tmp_6_cast = sext i9 %C to i18

ST_8: tmp_7 (53)  [1/1] 3.36ns  loc: yuv_filter.c:100
_ifconv:20  %tmp_7 = mul i18 298, %tmp_6_cast

ST_8: tmp_3 (57)  [1/1] 3.02ns  loc: yuv_filter.c:100
_ifconv:24  %tmp_3 = add i18 128, %tmp_7

ST_8: tmp_16_cast4_cast (66)  [1/1] 0.00ns  loc: yuv_filter.c:101
_ifconv:33  %tmp_16_cast4_cast = sext i8 %D to i16

ST_8: tmp_12 (67)  [1/1] 3.36ns  loc: yuv_filter.c:101
_ifconv:34  %tmp_12 = mul i16 -100, %tmp_16_cast4_cast

ST_8: tmp_12_cast (68)  [1/1] 0.00ns  loc: yuv_filter.c:101
_ifconv:35  %tmp_12_cast = sext i16 %tmp_12 to i17

ST_8: tmp1 (70)  [1/1] 3.02ns  loc: yuv_filter.c:101
_ifconv:37  %tmp1 = add i17 %tmp_12_cast, %tmp_13

ST_8: p_shl1 (82)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:49  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_8: p_shl1_cast (83)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:50  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_8: tmp2 (84)  [1/1] 2.47ns  loc: yuv_filter.c:102
_ifconv:51  %tmp2 = add i18 %p_shl1_cast, %tmp_3


 <State 9>: 8.45ns
ST_9: tmp_8_cast (55)  [1/1] 0.00ns  loc: yuv_filter.c:100
_ifconv:22  %tmp_8_cast = sext i8 %E to i18

ST_9: tmp_9 (56)  [1/1] 3.36ns  loc: yuv_filter.c:100
_ifconv:23  %tmp_9 = mul i18 409, %tmp_8_cast

ST_9: tmp_4 (58)  [1/1] 3.02ns  loc: yuv_filter.c:100
_ifconv:25  %tmp_4 = add i18 %tmp_3, %tmp_9

ST_9: tmp_8 (59)  [1/1] 0.00ns  loc: yuv_filter.c:100
_ifconv:26  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_4, i32 16, i32 17)

ST_9: icmp (60)  [1/1] 2.07ns  loc: yuv_filter.c:100
_ifconv:27  %icmp = icmp eq i2 %tmp_8, 1

ST_9: tmp1_cast (71)  [1/1] 0.00ns  loc: yuv_filter.c:101
_ifconv:38  %tmp1_cast = sext i17 %tmp1 to i18

ST_9: tmp_14 (72)  [1/1] 2.47ns  loc: yuv_filter.c:101
_ifconv:39  %tmp_14 = add i18 %tmp1_cast, %tmp_3

ST_9: tmp_15 (73)  [1/1] 0.00ns  loc: yuv_filter.c:101
_ifconv:40  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_14, i32 16, i32 17)

ST_9: icmp9 (74)  [1/1] 2.07ns  loc: yuv_filter.c:101
_ifconv:41  %icmp9 = icmp eq i2 %tmp_15, 1

ST_9: tmp_16 (75)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
_ifconv:42  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_14, i32 17)

ST_9: phitmp2 (76)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
_ifconv:43  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_14, i32 8, i32 15)

ST_9: p_phitmp2 (77)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
_ifconv:44  %p_phitmp2 = select i1 %icmp9, i8 -1, i8 0

ST_9: tmp_17 (78)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
_ifconv:45  %tmp_17 = or i1 %icmp9, %tmp_16

ST_9: G (79)  [1/1] 2.07ns  loc: yuv_filter.c:101 (out node of the LUT)
_ifconv:46  %G = select i1 %tmp_17, i8 %p_phitmp2, i8 %phitmp2

ST_9: p_shl (80)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:47  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_9: p_shl_cast (81)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:48  %p_shl_cast = sext i17 %p_shl to i19

ST_9: tmp2_cast (85)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:52  %tmp2_cast = sext i18 %tmp2 to i19

ST_9: tmp_18 (86)  [1/1] 2.47ns  loc: yuv_filter.c:102
_ifconv:53  %tmp_18 = add i19 %tmp2_cast, %p_shl_cast

ST_9: tmp_19 (87)  [1/1] 0.00ns  loc: yuv_filter.c:102
_ifconv:54  %tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 16, i32 18)

ST_9: icmp1 (88)  [1/1] 2.07ns  loc: yuv_filter.c:102
_ifconv:55  %icmp1 = icmp sgt i3 %tmp_19, 0

ST_9: tmp_20 (89)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
_ifconv:56  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_18, i32 18)

ST_9: phitmp3 (90)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
_ifconv:57  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_18, i32 8, i32 15)

ST_9: p_phitmp3 (91)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
_ifconv:58  %p_phitmp3 = select i1 %icmp1, i8 -1, i8 0

ST_9: tmp_21 (92)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
_ifconv:59  %tmp_21 = or i1 %icmp1, %tmp_20

ST_9: B (93)  [1/1] 2.07ns  loc: yuv_filter.c:102 (out node of the LUT)
_ifconv:60  %B = select i1 %tmp_21, i8 %p_phitmp3, i8 %phitmp3


 <State 10>: 5.32ns
ST_10: out_channels_ch1_add (42)  [1/1] 0.00ns  loc: yuv_filter.c:103
_ifconv:9  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i32 0, i32 %tmp_21_cast

ST_10: out_channels_ch2_add (43)  [1/1] 0.00ns  loc: yuv_filter.c:104
_ifconv:10  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i32 0, i32 %tmp_21_cast

ST_10: out_channels_ch3_add (44)  [1/1] 0.00ns  loc: yuv_filter.c:105
_ifconv:11  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i32 0, i32 %tmp_21_cast

ST_10: tmp_10 (61)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
_ifconv:28  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_4, i32 17)

ST_10: phitmp (62)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
_ifconv:29  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_4, i32 8, i32 15)

ST_10: p_phitmp (63)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
_ifconv:30  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_10: tmp_11 (64)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
_ifconv:31  %tmp_11 = or i1 %icmp, %tmp_10

ST_10: R (65)  [1/1] 2.07ns  loc: yuv_filter.c:100 (out node of the LUT)
_ifconv:32  %R = select i1 %tmp_11, i8 %p_phitmp, i8 %phitmp

ST_10: StgValue_104 (94)  [2/2] 3.25ns  loc: yuv_filter.c:103
_ifconv:61  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_10: StgValue_105 (95)  [2/2] 3.25ns  loc: yuv_filter.c:104
_ifconv:62  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_10: StgValue_106 (96)  [2/2] 3.25ns  loc: yuv_filter.c:105
_ifconv:63  store i8 %B, i8* %out_channels_ch3_add, align 1


 <State 11>: 3.25ns
ST_11: StgValue_107 (33)  [1/1] 0.00ns  loc: yuv_filter.c:92
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_11: tmp_2 (34)  [1/1] 0.00ns  loc: yuv_filter.c:92
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_11: StgValue_109 (35)  [1/1] 0.00ns  loc: yuv_filter.c:93
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_11: StgValue_110 (94)  [1/2] 3.25ns  loc: yuv_filter.c:103
_ifconv:61  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_11: StgValue_111 (95)  [1/2] 3.25ns  loc: yuv_filter.c:104
_ifconv:62  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_11: StgValue_112 (96)  [1/2] 3.25ns  loc: yuv_filter.c:105
_ifconv:63  store i8 %B, i8* %out_channels_ch3_add, align 1

ST_11: empty (97)  [1/1] 0.00ns  loc: yuv_filter.c:106
_ifconv:64  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_11: StgValue_114 (98)  [1/1] 0.00ns  loc: yuv_filter.c:92
_ifconv:65  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_height_read_1     (read             ) [ 001111111111]
in_width_read_1      (read             ) [ 001111111111]
StgValue_14          (br               ) [ 011111111111]
x                    (phi              ) [ 001000000000]
exitcond1            (icmp             ) [ 001111111111]
x_1                  (add              ) [ 011111111111]
StgValue_18          (br               ) [ 000000000000]
StgValue_19          (specloopname     ) [ 000000000000]
tmp_1                (specregionbegin  ) [ 000111111111]
StgValue_21          (speclooptripcount) [ 000000000000]
tmp                  (trunc            ) [ 000000000000]
p_shl2_cast          (bitconcatenate   ) [ 000000000000]
tmp_5                (trunc            ) [ 000000000000]
p_shl3_cast          (bitconcatenate   ) [ 000000000000]
tmp_s                (add              ) [ 000111111111]
StgValue_27          (br               ) [ 001111111111]
mrv                  (insertvalue      ) [ 000000000000]
mrv_1                (insertvalue      ) [ 000000000000]
StgValue_30          (ret              ) [ 000000000000]
y                    (phi              ) [ 000100000000]
exitcond             (icmp             ) [ 001111111111]
y_1                  (add              ) [ 001111111111]
StgValue_34          (br               ) [ 000000000000]
tmp_cast             (zext             ) [ 000000000000]
tmp_6                (add              ) [ 000000000000]
tmp_21_cast          (zext             ) [ 000011111110]
in_channels_ch3_addr (getelementptr    ) [ 000011100000]
empty_16             (specregionend    ) [ 000000000000]
StgValue_41          (br               ) [ 011111111111]
in_channels_ch1_addr (getelementptr    ) [ 000001110000]
in_channels_ch2_addr (getelementptr    ) [ 000001110000]
V                    (load             ) [ 000000000000]
E                    (xor              ) [ 000000011100]
Y                    (load             ) [ 000000001000]
U                    (load             ) [ 000000000000]
D                    (xor              ) [ 000000001100]
tmp_8_cast5          (sext             ) [ 000000000000]
tmp_13               (mul              ) [ 000000001000]
tmp_3_cast           (zext             ) [ 000000000000]
C                    (add              ) [ 000000000000]
tmp_6_cast           (sext             ) [ 000000000000]
tmp_7                (mul              ) [ 000000000000]
tmp_3                (add              ) [ 000000000100]
tmp_16_cast4_cast    (sext             ) [ 000000000000]
tmp_12               (mul              ) [ 000000000000]
tmp_12_cast          (sext             ) [ 000000000000]
tmp1                 (add              ) [ 000000000100]
p_shl1               (bitconcatenate   ) [ 000000000000]
p_shl1_cast          (sext             ) [ 000000000000]
tmp2                 (add              ) [ 000000000100]
tmp_8_cast           (sext             ) [ 000000000000]
tmp_9                (mul              ) [ 000000000000]
tmp_4                (add              ) [ 000000000010]
tmp_8                (partselect       ) [ 000000000000]
icmp                 (icmp             ) [ 000000000010]
tmp1_cast            (sext             ) [ 000000000000]
tmp_14               (add              ) [ 000000000000]
tmp_15               (partselect       ) [ 000000000000]
icmp9                (icmp             ) [ 000000000000]
tmp_16               (bitselect        ) [ 000000000000]
phitmp2              (partselect       ) [ 000000000000]
p_phitmp2            (select           ) [ 000000000000]
tmp_17               (or               ) [ 000000000000]
G                    (select           ) [ 000000000011]
p_shl                (bitconcatenate   ) [ 000000000000]
p_shl_cast           (sext             ) [ 000000000000]
tmp2_cast            (sext             ) [ 000000000000]
tmp_18               (add              ) [ 000000000000]
tmp_19               (partselect       ) [ 000000000000]
icmp1                (icmp             ) [ 000000000000]
tmp_20               (bitselect        ) [ 000000000000]
phitmp3              (partselect       ) [ 000000000000]
p_phitmp3            (select           ) [ 000000000000]
tmp_21               (or               ) [ 000000000000]
B                    (select           ) [ 000000000011]
out_channels_ch1_add (getelementptr    ) [ 000000000001]
out_channels_ch2_add (getelementptr    ) [ 000000000001]
out_channels_ch3_add (getelementptr    ) [ 000000000001]
tmp_10               (bitselect        ) [ 000000000000]
phitmp               (partselect       ) [ 000000000000]
p_phitmp             (select           ) [ 000000000000]
tmp_11               (or               ) [ 000000000000]
R                    (select           ) [ 000000000001]
StgValue_107         (specloopname     ) [ 000000000000]
tmp_2                (specregionbegin  ) [ 000000000000]
StgValue_109         (speclooptripcount) [ 000000000000]
StgValue_110         (store            ) [ 000000000000]
StgValue_111         (store            ) [ 000000000000]
StgValue_112         (store            ) [ 000000000000]
empty                (specregionend    ) [ 000000000000]
StgValue_114         (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="in_height_read_1_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_height_read_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_width_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_width_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_channels_ch3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="23" slack="0"/>
<pin id="124" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="22" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_channels_ch1_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="23" slack="1"/>
<pin id="136" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="in_channels_ch2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="23" slack="1"/>
<pin id="143" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="22" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="22" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="out_channels_ch1_add_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="23" slack="7"/>
<pin id="160" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="out_channels_ch2_add_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="23" slack="7"/>
<pin id="167" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_channels_ch3_add_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="23" slack="7"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/10 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="22" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="1"/>
<pin id="185" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_105/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="1"/>
<pin id="190" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="x_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="y_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="y_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_shl2_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="0" index="1" bw="13" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_shl3_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="23" slack="0"/>
<pin id="243" dir="0" index="1" bw="15" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="23" slack="0"/>
<pin id="251" dir="0" index="1" bw="23" slack="0"/>
<pin id="252" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="mrv_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mrv_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="exitcond_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="2"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="y_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="23" slack="1"/>
<pin id="283" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_21_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="23" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="E_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="D_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_8_cast5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast5/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_16_cast4_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast4_cast/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_shl1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="1"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_shl1_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="18" slack="0"/>
<pin id="331" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_8_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="3"/>
<pin id="335" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="18" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/9 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp1_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="17" slack="1"/>
<pin id="353" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_14_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="17" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="1"/>
<pin id="357" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_15_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp9_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp9/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_16_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="18" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="phitmp2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="18" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="5" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_phitmp2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_17_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="G_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="0" index="2" bw="8" slack="0"/>
<pin id="411" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="2"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_shl_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="0"/>
<pin id="424" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp2_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="18" slack="1"/>
<pin id="428" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_18_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="0" index="1" bw="17" slack="0"/>
<pin id="432" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_19_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="0" index="1" bw="19" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_20_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="19" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="phitmp3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="19" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="5" slack="0"/>
<pin id="464" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_phitmp3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_21_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="B_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_10_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="18" slack="1"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="phitmp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="18" slack="1"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/10 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_phitmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_11_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="R_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/10 "/>
</bind>
</comp>

<comp id="528" class="1007" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="0" index="2" bw="18" slack="0"/>
<pin id="532" dir="0" index="3" bw="18" slack="0"/>
<pin id="533" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/8 tmp_6_cast/8 tmp_7/8 tmp_3/8 "/>
</bind>
</comp>

<comp id="539" class="1007" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_12/8 tmp_12_cast/8 tmp1/8 "/>
</bind>
</comp>

<comp id="546" class="1007" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="18" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/9 tmp_4/9 "/>
</bind>
</comp>

<comp id="554" class="1005" name="in_height_read_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="1"/>
<pin id="556" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_height_read_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="in_width_read_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_width_read_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="x_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_s_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="23" slack="1"/>
<pin id="576" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="582" class="1005" name="y_1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_21_cast_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_cast "/>
</bind>
</comp>

<comp id="596" class="1005" name="in_channels_ch3_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="22" slack="1"/>
<pin id="598" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="in_channels_ch1_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="22" slack="1"/>
<pin id="603" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="in_channels_ch2_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="22" slack="1"/>
<pin id="608" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="E_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="617" class="1005" name="Y_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="1"/>
<pin id="619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="622" class="1005" name="D_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_13_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="17" slack="1"/>
<pin id="631" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_3_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="18" slack="1"/>
<pin id="636" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="17" slack="1"/>
<pin id="642" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="1"/>
<pin id="647" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="18" slack="1"/>
<pin id="652" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="662" class="1005" name="G_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="667" class="1005" name="B_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="672" class="1005" name="out_channels_ch1_add_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="22" slack="1"/>
<pin id="674" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="677" class="1005" name="out_channels_ch2_add_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="22" slack="1"/>
<pin id="679" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="682" class="1005" name="out_channels_ch3_add_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="22" slack="1"/>
<pin id="684" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="687" class="1005" name="R_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="139" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="156" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="163" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="170" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="196" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="196" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="196" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="196" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="229" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="207" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="207" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="207" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="294"><net_src comp="127" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="151" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="52" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="72" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="70" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="354" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="74" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="76" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="354" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="74" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="354" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="82" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="398"><net_src comp="369" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="86" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="369" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="375" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="393" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="383" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="90" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="94" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="429" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="94" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="100" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="429" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="84" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="445" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="445" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="451" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="469" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="459" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="74" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="80" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="44" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="491" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="507" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="498" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="527"><net_src comp="519" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="311" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="538"><net_src comp="528" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="314" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="333" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="546" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="557"><net_src comp="108" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="563"><net_src comp="114" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="572"><net_src comp="219" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="577"><net_src comp="249" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="585"><net_src comp="270" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="590"><net_src comp="285" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="599"><net_src comp="120" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="604"><net_src comp="132" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="609"><net_src comp="139" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="614"><net_src comp="290" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="620"><net_src comp="146" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="625"><net_src comp="296" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="632"><net_src comp="305" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="637"><net_src comp="528" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="643"><net_src comp="539" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="648"><net_src comp="328" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="653"><net_src comp="546" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="659"><net_src comp="345" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="665"><net_src comp="407" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="670"><net_src comp="483" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="675"><net_src comp="156" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="680"><net_src comp="163" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="685"><net_src comp="170" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="690"><net_src comp="519" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="177" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {10 11 }
	Port: out_channels_ch2 | {10 11 }
	Port: out_channels_ch3 | {10 11 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {4 5 6 7 }
	Port: yuv2rgb : in_channels_ch2 | {4 5 6 7 }
	Port: yuv2rgb : in_channels_ch3 | {3 4 5 6 }
	Port: yuv2rgb : in_width_read | {1 }
	Port: yuv2rgb : in_height_read | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		x_1 : 1
		StgValue_18 : 2
		tmp : 1
		p_shl2_cast : 2
		tmp_5 : 1
		p_shl3_cast : 2
		tmp_s : 3
		mrv_1 : 1
		StgValue_30 : 2
	State 3
		exitcond : 1
		y_1 : 1
		StgValue_34 : 2
		tmp_cast : 1
		tmp_6 : 2
		tmp_21_cast : 3
		in_channels_ch3_addr : 4
		V : 5
	State 4
		Y : 1
		U : 1
	State 5
	State 6
		E : 1
	State 7
		D : 1
		tmp_13 : 1
	State 8
		C : 1
		tmp_6_cast : 2
		tmp_7 : 3
		tmp_3 : 4
		tmp_12 : 1
		tmp_12_cast : 2
		tmp1 : 3
		p_shl1_cast : 1
		tmp2 : 5
	State 9
		tmp_9 : 1
		tmp_4 : 2
		tmp_8 : 3
		icmp : 4
		tmp_14 : 1
		tmp_15 : 2
		icmp9 : 3
		tmp_16 : 2
		phitmp2 : 2
		p_phitmp2 : 4
		tmp_17 : 4
		G : 4
		p_shl_cast : 1
		tmp_18 : 2
		tmp_19 : 3
		icmp1 : 4
		tmp_20 : 3
		phitmp3 : 3
		p_phitmp3 : 5
		tmp_21 : 5
		B : 5
	State 10
		tmp_11 : 1
		R : 1
		StgValue_104 : 2
		StgValue_105 : 1
		StgValue_106 : 1
	State 11
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_219          |    0    |    53   |    21   |
|          |         tmp_s_fu_249         |    0    |    74   |    28   |
|          |          y_1_fu_270          |    0    |    53   |    21   |
|    add   |         tmp_6_fu_280         |    0    |    74   |    28   |
|          |          tmp2_fu_328         |    0    |    59   |    23   |
|          |         tmp_14_fu_354        |    0    |    59   |    23   |
|          |         tmp_18_fu_429        |    0    |    59   |    23   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         tmp_13_fu_305        |    0    |    0    |    89   |
|----------|------------------------------|---------|---------|---------|
|          |       p_phitmp2_fu_393       |    0    |    0    |    8    |
|          |           G_fu_407           |    0    |    0    |    8    |
|  select  |       p_phitmp3_fu_469       |    0    |    0    |    8    |
|          |           B_fu_483           |    0    |    0    |    8    |
|          |        p_phitmp_fu_507       |    0    |    0    |    8    |
|          |           R_fu_519           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_214       |    0    |    0    |    8    |
|          |        exitcond_fu_265       |    0    |    0    |    8    |
|   icmp   |          icmp_fu_345         |    0    |    0    |    1    |
|          |         icmp9_fu_369         |    0    |    0    |    1    |
|          |         icmp1_fu_445         |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    xor   |           E_fu_290           |    0    |    0    |    8    |
|          |           D_fu_296           |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_17_fu_401        |    0    |    0    |    2    |
|    or    |         tmp_21_fu_477        |    0    |    0    |    2    |
|          |         tmp_11_fu_514        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_539          |    1    |    0    |    0    |
|          |          grp_fu_546          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_528          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   | in_height_read_1_read_fu_108 |    0    |    0    |    0    |
|          |  in_width_read_1_read_fu_114 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_225          |    0    |    0    |    0    |
|          |         tmp_5_fu_237         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_shl2_cast_fu_229      |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_cast_fu_241      |    0    |    0    |    0    |
|          |         p_shl1_fu_317        |    0    |    0    |    0    |
|          |         p_shl_fu_415         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|insertvalue|          mrv_fu_255          |    0    |    0    |    0    |
|          |         mrv_1_fu_260         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_276       |    0    |    0    |    0    |
|   zext   |      tmp_21_cast_fu_285      |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_311      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_8_cast5_fu_302      |    0    |    0    |    0    |
|          |   tmp_16_cast4_cast_fu_314   |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_324      |    0    |    0    |    0    |
|   sext   |       tmp_8_cast_fu_333      |    0    |    0    |    0    |
|          |       tmp1_cast_fu_351       |    0    |    0    |    0    |
|          |       p_shl_cast_fu_422      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_426       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_336         |    0    |    0    |    0    |
|          |         tmp_15_fu_359        |    0    |    0    |    0    |
|partselect|        phitmp2_fu_383        |    0    |    0    |    0    |
|          |         tmp_19_fu_435        |    0    |    0    |    0    |
|          |        phitmp3_fu_459        |    0    |    0    |    0    |
|          |         phitmp_fu_498        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_16_fu_375        |    0    |    0    |    0    |
| bitselect|         tmp_20_fu_451        |    0    |    0    |    0    |
|          |         tmp_10_fu_491        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   431   |   345   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_667         |    8   |
|          D_reg_622         |    8   |
|          E_reg_611         |    8   |
|          G_reg_662         |    8   |
|          R_reg_687         |    8   |
|          Y_reg_617         |    8   |
|        icmp_reg_656        |    1   |
|in_channels_ch1_addr_reg_601|   22   |
|in_channels_ch2_addr_reg_606|   22   |
|in_channels_ch3_addr_reg_596|   22   |
|  in_height_read_1_reg_554  |   16   |
|   in_width_read_1_reg_560  |   16   |
|out_channels_ch1_add_reg_672|   22   |
|out_channels_ch2_add_reg_677|   22   |
|out_channels_ch3_add_reg_682|   22   |
|        tmp1_reg_640        |   17   |
|        tmp2_reg_645        |   18   |
|       tmp_13_reg_629       |   17   |
|     tmp_21_cast_reg_587    |   32   |
|        tmp_3_reg_634       |   18   |
|        tmp_4_reg_650       |   18   |
|        tmp_s_reg_574       |   23   |
|         x_1_reg_569        |   16   |
|          x_reg_192         |   16   |
|         y_1_reg_582        |   16   |
|          y_reg_203         |   16   |
+----------------------------+--------+
|            Total           |   420  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_151 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_177 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_177 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_182 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_187 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_539    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_546    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   332  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   431  |   345  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   81   |
|  Register |    -   |    -   |   420  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |   851  |   426  |
+-----------+--------+--------+--------+--------+
