<pre>name: wire
description: The 'wire' keyword should be reserved
should_fail: 1
tags: 5.6.2
files: <a href="../../../../tests/generated/keywords/5.6.2--keyword_wire.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_wire.sv</a>
incdirs: 
top_module: 
rc: 1

zachjs-sv2v: takeIdent didn't find identifier: [DTType wire]
CallStack (from HasCallStack):
  error, called at src/Language/SystemVerilog/Parser/ParseDecl.hs:398:20 in main:Language.SystemVerilog.Parser.ParseDecl
</pre>