-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/FPGA/SC3050-lab2/CE3001-lab2/regfiletest_isim_beh.exe" -prj "D:/FPGA/SC3050-lab2/CE3001-lab2/regfiletest_beh.prj" "work.regfiletest" "work.glbl" 
