
---------- Begin Simulation Statistics ----------
final_tick                                 1101508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188092                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   326577                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.23                       # Real time elapsed on the host
host_tick_rate                               98104760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2111851                       # Number of instructions simulated
sim_ops                                       3666763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1101508000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434522                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23762                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             242270                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434522                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192252                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492079                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12379                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11714                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2393688                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1988792                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23818                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350112                       # Number of branches committed
system.cpu.commit.bw_lim_events                606401                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          876260                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2111851                       # Number of instructions committed
system.cpu.commit.committedOps                3666763                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2364448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.550790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.720243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156049     48.89%     48.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       193557      8.19%     57.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       177721      7.52%     64.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230720      9.76%     74.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       606401     25.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2364448                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10612                       # Number of function calls committed.
system.cpu.commit.int_insts                   3612595                       # Number of committed integer instructions.
system.cpu.commit.loads                        496550                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20167      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2893315     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3323      0.09%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.03%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.30%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          477512     13.02%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162605      4.43%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3666763                       # Class of committed instruction
system.cpu.commit.refs                         671224                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2111851                       # Number of Instructions Simulated
system.cpu.committedOps                       3666763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.303961                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.303961                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8312                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34913                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49618                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4590                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1033612                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4754662                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   298742                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1156623                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23884                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90695                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      578811                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2045                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      193702                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      492079                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    250990                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2242886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4593                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2874115                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           397                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47768                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178693                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             336301                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             254649                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043702                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2603556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.930999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928717                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1237732     47.54%     47.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77586      2.98%     50.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62622      2.41%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77831      2.99%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1147785     44.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2603556                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117573                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64344                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221362800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221362800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221362800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221362400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221362400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221362400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9000400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8999600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       544400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       544400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       544000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       544000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4335200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4496000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4286400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78710400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78684800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78681200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1680668400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150215                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27990                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380054                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.522963                       # Inst execution rate
system.cpu.iew.exec_refs                       774153                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     193691                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689032                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                610929                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               203908                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4542971                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580462                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33729                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4193891                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3371                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8057                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23884                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14250                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40536                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114377                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29233                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19825                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8165                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5902374                       # num instructions consuming a value
system.cpu.iew.wb_count                       4172449                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566020                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3340860                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.515176                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4179318                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6506036                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3612907                       # number of integer regfile writes
system.cpu.ipc                               0.766894                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.766894                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25949      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3320440     78.54%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3347      0.08%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41653      0.99%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4208      0.10%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1234      0.03%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6777      0.16%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14454      0.34%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13631      0.32%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7028      0.17%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2008      0.05%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               566198     13.39%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182870      4.33%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24400      0.58%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13426      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4227623                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88148                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              177511                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85047                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             125476                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4113526                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10900076                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4087402                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5293767                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4541882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4227623                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1089                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          876197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18788                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1298205                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2603556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.623788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166491     44.80%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183708      7.06%     51.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              311078     11.95%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              347357     13.34%     77.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              594922     22.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2603556                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.535212                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      251062                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           310                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12164                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5183                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               610929                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              203908                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1572594                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2753771                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  839656                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5044144                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49565                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349882                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16509                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4847                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12198373                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4681565                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6422552                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1187535                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79195                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23884                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183143                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1378385                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            148993                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7436697                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19456                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                872                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    214583                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            921                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6301070                       # The number of ROB reads
system.cpu.rob.rob_writes                     9326066                       # The number of ROB writes
system.cpu.timesIdled                            1483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37624                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              428                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          669                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            669                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1318                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7955                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1367                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12026                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13393                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13393    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13393                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11202663                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29068237                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17344                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4116                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23416                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                936                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2108                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2108                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17344                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7500                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49574                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1423872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10298                       # Total snoops (count)
system.l2bus.snoopTraffic                       84480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29748                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014724                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120447                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29310     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      438      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29748                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20239599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18734510                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3103200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       247716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           247716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       247716                       # number of overall hits
system.cpu.icache.overall_hits::total          247716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3273                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3273                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3273                       # number of overall misses
system.cpu.icache.overall_misses::total          3273                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165522400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165522400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165522400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165522400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       250989                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       250989                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       250989                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       250989                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50572.074549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50572.074549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50572.074549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50572.074549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132376000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132376000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51189.481825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51189.481825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51189.481825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51189.481825                       # average overall mshr miss latency
system.cpu.icache.replacements                   2330                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       247716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          247716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3273                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3273                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165522400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165522400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       250989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       250989                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50572.074549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50572.074549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132376000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51189.481825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51189.481825                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.499923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              215647                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2330                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.552361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.499923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            504564                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           504564                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       677395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           677395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       677395                       # number of overall hits
system.cpu.dcache.overall_hits::total          677395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34381                       # number of overall misses
system.cpu.dcache.overall_misses::total         34381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1674542400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1674542400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1674542400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1674542400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       711776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       711776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       711776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       711776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048303                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48705.459411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48705.459411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48705.459411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48705.459411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.107776                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1745                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2798                       # number of writebacks
system.cpu.dcache.writebacks::total              2798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16866                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574878000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250589569                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825467569                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46223.204953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46223.204953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46223.204953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56579.265974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48942.699455                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15842                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504864                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1567752800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1567752800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48639.637627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48639.637627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    471771200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471771200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45674.431213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45674.431213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106789600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106789600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49692.694276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49692.694276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103106800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103106800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48912.144213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48912.144213                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4429                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4429                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250589569                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250589569                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56579.265974                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56579.265974                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.679120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634976                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15842                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.081808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.383429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.295691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          757                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.260742                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.739258                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1440418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1440418                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             775                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4843                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          962                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6580                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            775                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4843                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          962                       # number of overall hits
system.l2cache.overall_hits::total               6580                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7594                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3467                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12870                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7594                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3467                       # number of overall misses
system.l2cache.overall_misses::total            12870                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122738400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519000000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240021538                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    881759938                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122738400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519000000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240021538                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    881759938                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2584                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12437                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4429                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19450                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2584                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12437                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4429                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19450                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700077                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610597                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782795                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661697                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700077                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610597                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782795                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661697                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67848.756219                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68343.429023                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69230.325353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68512.815695                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67848.756219                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68343.429023                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69230.325353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68512.815695                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1318                       # number of writebacks
system.l2cache.writebacks::total                 1318                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12841                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          552                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13393                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108266400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458065600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211565958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    777897958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108266400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458065600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211565958                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33192667                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    811090625                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700077                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609874                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778280                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660206                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700077                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609874                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778280                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688586                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59848.756219                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60390.982202                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.837250                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60579.235106                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59848.756219                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60390.982202                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.837250                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60131.643116                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60560.787352                       # average overall mshr miss latency
system.l2cache.replacements                      9360                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          341                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          552                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33192667                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33192667                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60131.643116                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60131.643116                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          738                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              738                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1370                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1370                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94307200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94307200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649905                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649905                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68837.372263                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68837.372263                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1367                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83338800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83338800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648482                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648482                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60964.740307                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60964.740307                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          775                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4105                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          962                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5842                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3467                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11500                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122738400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424692800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240021538                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787452738                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10329                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4429                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700077                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.602575                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782795                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.663130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67848.756219                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68234.704370                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69230.325353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68474.151130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6218                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3447                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11474                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108266400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374726800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211565958                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694559158                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601994                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778280                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661631                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59848.756219                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60264.844001                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.837250                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60533.306432                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3706.117657                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25453                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9360                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.719338                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.278636                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   290.186480                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.503644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   907.665699                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.483197                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003486                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070846                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577271                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221598                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904814                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1263                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2833                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1070                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1999                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.308350                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.691650                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314368                       # Number of tag accesses
system.l2cache.tags.data_accesses              314368                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101508000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              857152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84352                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84352                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3447                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          552                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13393                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1318                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1318                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105106817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440704925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    200278164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32072395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              778162301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105106817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105106817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76578654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76578654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76578654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105106817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440704925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    200278164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32072395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             854740955                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               976447934000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320868                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   497961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16002.14                       # Real time elapsed on the host
host_tick_rate                               60950984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5134574014                       # Number of instructions simulated
sim_ops                                    7968449072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.975346                       # Number of seconds simulated
sim_ticks                                975346426000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            134625729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            394017                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         134626967                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          134624533                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       134625729                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1196                       # Number of indirect misses.
system.cpu.branchPred.lookups               134627110                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      60                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          127                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads               20903271815                       # number of cc regfile reads
system.cpu.cc_regfile_writes               4053339049                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            394017                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  134613472                       # Number of branches committed
system.cpu.commit.bw_lim_events            1751676366                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5351985                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           5132462163                       # Number of instructions committed
system.cpu.commit.committedOps             7964782309                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   2436849566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.268475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.244448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1667296      0.07%      0.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    545176293     22.37%     22.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2088281      0.09%     22.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    136241330      5.59%     28.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4   1751676366     71.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2436849566                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2696                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                7964388131                       # Number of committed integer instructions.
system.cpu.commit.loads                     810019477                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       394039      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       6747780551     84.72%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       810019361     10.17%     94.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      406585613      5.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2376      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7964782309                       # Class of committed instruction
system.cpu.commit.refs                     1216607466                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                  5132462163                       # Number of Instructions Simulated
system.cpu.committedOps                    7964782309                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.475087                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.475087                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           44                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           64                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles             300527900                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             7974647043                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                140265792                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                1732540328                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 416034                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles             264613527                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   810485258                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   406591361                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                   134627110                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 271248373                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    2166289419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3727                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                     5147371388                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  832068                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.055212                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          271658128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          134624593                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.110992                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         2438363581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.275564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.389391                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                272906047     11.19%     11.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                101526052      4.16%     15.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                168120883      6.89%     22.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 33994653      1.39%     23.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4               1861815946     76.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2438363581                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      2932                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      373                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0) 449889335200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1) 449889334800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2) 449889334800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3) 449889335200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4) 449889335200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5) 449889335200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0) 121746523200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1) 121747239600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2) 121746957600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3) 121746448800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   3186323315200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               394037                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                134620076                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.266863                       # Inst execution rate
system.cpu.iew.exec_refs                   1217076615                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  406591361                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1099319                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             811385681                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            406620755                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          7970134295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             810485254                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            395317                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            7965808695                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 416034                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2842                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1177183                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        24428                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1366204                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32767                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          24428                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         393807                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers               23861871269                       # num instructions consuming a value
system.cpu.iew.wb_count                    7965786249                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.305332                       # average fanout of values written-back
system.cpu.iew.wb_producers                7285792629                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.266854                       # insts written-back per cycle
system.cpu.iew.wb_sent                     7965796605                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              19436136825                       # number of integer regfile reads
system.cpu.int_regfile_writes              7424189192                       # number of integer regfile writes
system.cpu.ipc                               2.104878                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.104878                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            395724      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            6748340028     84.71%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  25      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 21      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            810874849     10.18%     94.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           406590518      5.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             171      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2383      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7966204012                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2837                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5684                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2807                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3166                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             7965805451                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        18370778573                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   7965783442                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        7975505918                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 7970134274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                7966204012                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5351985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12652                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22400844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2438363581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.267029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.733301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1059749      0.04%      0.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10060498      0.41%      0.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           380427220     15.60%     16.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           991975382     40.68%     56.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4          1054840732     43.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2438363581                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.267025                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   271248373                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads         403889692                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        402597116                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            811385681                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           406620755                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1486316840                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                       2438366065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 1875785                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps           11475616882                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              166938473                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                272771244                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           41867019848                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             7973004797                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands         11487450867                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                1864643475                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7106                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 416034                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             298656696                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 11833983                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3167                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups      19454563950                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 760617260                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   8655307494                       # The number of ROB reads
system.cpu.rob.rob_writes                 15941784260                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            297                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             36                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           235                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 76                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict              111                       # Transaction distribution
system.membus.trans_dist::ReadExReq                41                       # Transaction distribution
system.membus.trans_dist::ReadExResp               41                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            76                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               117                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     117    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 117                       # Request fanout histogram
system.membus.reqLayer2.occupancy              107596                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             246904                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 104                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            31                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               235                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 51                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 44                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                44                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            105                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           91                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          354                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     445                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    11008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               169                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                318                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012579                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.111622                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      314     98.74%     98.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      1.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  318                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              141600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               152363                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    271248334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        271248334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    271248334                       # number of overall hits
system.cpu.icache.overall_hits::total       271248334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             39                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            39                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2218000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2218000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2218000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2218000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    271248373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    271248373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    271248373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    271248373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56871.794872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56871.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56871.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56871.794872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1823600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1823600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1823600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1823600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58825.806452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58825.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58825.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58825.806452                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    271248334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       271248334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2218000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2218000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    271248373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    271248373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56871.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56871.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1823600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1823600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58825.806452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58825.806452                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.600000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         542496776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        542496776                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data   1215895969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1215895969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1215895969                       # number of overall hits
system.cpu.dcache.overall_hits::total      1215895969                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           93                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           93                       # number of overall misses
system.cpu.dcache.overall_misses::total            93                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4633200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4633200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4633200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4633200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1215896062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1215896062                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1215896062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1215896062                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49819.354839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49819.354839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49819.354839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49819.354839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.dcache.writebacks::total                24                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           75                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3960400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3960400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3960400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1125162                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5085562                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52805.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52805.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52805.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26166.558140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43097.983051                       # average overall mshr miss latency
system.cpu.dcache.replacements                    118                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    809308024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       809308024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1665600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1665600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    809308073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    809308073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33991.836735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33991.836735                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33161.290323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33161.290323                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    406587945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      406587945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2967600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2967600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    406587989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    406587989                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67445.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67445.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2932400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2932400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66645.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66645.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1125162                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1125162                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 26166.558140                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 26166.558140                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.915254                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.666697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   274.333303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.267904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          274                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          750                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2431792242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2431792242                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           30                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  58                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           30                       # number of overall hits
system.l2cache.overall_hits::total                 58                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            54                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                91                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           54                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           13                       # number of overall misses
system.l2cache.overall_misses::total               91                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1728800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3689200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       831594                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      6249594                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1728800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3689200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       831594                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      6249594                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           75                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             149                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           75                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            149                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.774194                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.720000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.302326                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.610738                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.774194                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.720000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.302326                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.610738                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 72033.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68318.518519                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 63968.769231                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68676.857143                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 72033.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68318.518519                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 63968.769231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68676.857143                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              7                       # number of writebacks
system.l2cache.writebacks::total                    7                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1544800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3257200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       587197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5389197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1544800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3257200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       587197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1751967                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      7141164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.720000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.232558                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.590604                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.720000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.232558                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.791946                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64366.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60318.518519                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58719.700000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61240.875000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64366.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60318.518519                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58719.700000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58398.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60518.338983                       # average overall mshr miss latency
system.l2cache.replacements                       118                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           24                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           24                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           24                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           24                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           30                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           30                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1751967                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1751967                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58398.900000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58398.900000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           41                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             41                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2849600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2849600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           44                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.931818                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.931818                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69502.439024                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69502.439024                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           41                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           41                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2521600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2521600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.931818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.931818                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61502.439024                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61502.439024                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           55                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           50                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1728800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       839600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       831594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3399994                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.774194                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.419355                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.302326                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.476190                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72033.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64584.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 63968.769231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67999.880000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1544800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       735600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       587197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2867597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.419355                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.232558                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.447619                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64366.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56584.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58719.700000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61012.702128                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    381                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  118                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.228814                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.654667                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   917.666629                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1877.678734                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1063.000090                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   203.999880                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.224040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458418                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.259522                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.049805                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1268                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2828                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1268                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2828                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.309570                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.690430                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2494                       # Number of tag accesses
system.l2cache.tags.data_accesses                2494                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 975346426000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                7488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              448                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  117                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   7                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst               1509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data               3543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher          656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher         1969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                   7677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst          1509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total              1509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst              1509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data              3543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher          656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher         1969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                  8137                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               976811490800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             1005896756                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                               1561139248                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.11                       # Real time elapsed on the host
host_tick_rate                               71207981                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5135593515                       # Number of instructions simulated
sim_ops                                    7970473458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000364                       # Number of seconds simulated
sim_ticks                                   363556800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               204641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4966                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            198801                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             101118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          204641                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           103523                       # Number of indirect misses.
system.cpu.branchPred.lookups                  232011                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16703                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3379                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1168135                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   629679                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5031                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     210006                       # Number of branches committed
system.cpu.commit.bw_lim_events                323270                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          115242                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1019501                       # Number of instructions committed
system.cpu.commit.committedOps                2024386                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       839597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.411140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.532838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       137082     16.33%     16.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150203     17.89%     34.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       106023     12.63%     46.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       123019     14.65%     61.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       323270     38.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       839597                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15707                       # Number of function calls committed.
system.cpu.commit.int_insts                   1959874                       # Number of committed integer instructions.
system.cpu.commit.loads                        263507                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8104      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1513897     74.78%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7579      0.37%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.02%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3279      0.16%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.02%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.01%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12553      0.62%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12672      0.63%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27925      1.38%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          253093     12.50%     90.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         170009      8.40%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        10414      0.51%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3894      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2024386                       # Class of committed instruction
system.cpu.commit.refs                         437410                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1019501                       # Number of Instructions Simulated
system.cpu.committedOps                       2024386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.891507                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.891507                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          117                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          215                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          417                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            79                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 50456                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2178872                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   204756                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    604178                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5070                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6983                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      275060                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      177810                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      232011                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177525                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        670529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   891                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1109539                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           399                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   10140                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255268                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             195371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             117821                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.220760                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             871443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.522905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.796954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   250220     28.71%     28.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    60714      6.97%     35.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30560      3.51%     39.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    43062      4.94%     44.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   486887     55.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               871443                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134352                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70665                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    104605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    104606000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    104605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    104605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    104605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    104605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1600800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       374800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       374800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       374800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       374800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5487600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5487600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5211200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     45630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     45685200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     45638400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     45678000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      836502000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5892                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   215887                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.301730                       # Inst execution rate
system.cpu.iew.exec_refs                       452650                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     177603                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   34731                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                282208                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                294                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                69                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182881                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2139617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                275047                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8518                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2092024                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    17                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5070                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   119                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            21247                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        18703                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8978                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4970                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            922                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2352963                       # num instructions consuming a value
system.cpu.iew.wb_count                       2088785                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622704                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1465199                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.298166                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2089808                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3127398                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1627825                       # number of integer regfile writes
system.cpu.ipc                               1.121697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.121697                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              9287      0.44%      0.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1569082     74.70%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7583      0.36%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   422      0.02%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3385      0.16%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 363      0.02%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  198      0.01%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12723      0.61%     76.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12753      0.61%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27954      1.33%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                210      0.01%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               267122     12.72%     90.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              174174      8.29%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10842      0.52%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4441      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2100539                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   82140                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              164349                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        81698                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              84732                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2009112                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4911469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2007087                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2170170                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2139176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2100539                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 441                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          115242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3294                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            247                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       161492                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        871443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.410415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.422487                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              133682     15.34%     15.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107252     12.31%     27.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              166176     19.07%     46.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              196397     22.54%     69.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              267936     30.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          871443                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.311099                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      177593                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9467                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            14411                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               282208                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182881                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  898321                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           908892                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   37690                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2261959                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                   2048                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   209696                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    541                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    80                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5553400                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2167105                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2416749                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    605611                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5023                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5070                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9640                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   154815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            136422                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3257029                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3736                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                219                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10392                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            236                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2655955                       # The number of ROB reads
system.cpu.rob.rob_writes                     4311206                       # The number of ROB writes
system.cpu.timesIdled                             476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           60                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2795                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               60                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           17                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             17                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                642                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           56                       # Transaction distribution
system.membus.trans_dist::CleanEvict              646                       # Transaction distribution
system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           642                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               727                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     727    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 727                       # Request fanout histogram
system.membus.reqLayer2.occupancy              662062                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1564138                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1290                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           267                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1874                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 24                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                107                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               107                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1290                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2579                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1613                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        54976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   102848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               769                       # Total snoops (count)
system.l2bus.snoopTraffic                        3648                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2166                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030471                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.171919                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2100     96.95%     96.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                       66      3.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2166                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              645199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1313916                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1032000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       363556800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       176515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           176515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       176515                       # number of overall hits
system.cpu.icache.overall_hits::total          176515                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1010                       # number of overall misses
system.cpu.icache.overall_misses::total          1010                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39637600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39637600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39637600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39637600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       177525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       177525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       177525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       177525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39245.148515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39245.148515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39245.148515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39245.148515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          860                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          860                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          860                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32163600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32163600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32163600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32163600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37399.534884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37399.534884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37399.534884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37399.534884                       # average overall mshr miss latency
system.cpu.icache.replacements                    860                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       176515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          176515                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1010                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39637600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39637600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       177525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       177525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39245.148515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39245.148515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          860                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          860                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32163600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32163600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37399.534884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37399.534884                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           271460076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          243243.795699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            355910                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           355910                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       427008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           427008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       427008                       # number of overall hits
system.cpu.dcache.overall_hits::total          427008                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          795                       # number of overall misses
system.cpu.dcache.overall_misses::total           795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34216400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34216400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34216400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34216400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       427803                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       427803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       427803                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       427803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001858                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43039.496855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43039.496855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43039.496855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43039.496855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                56                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.dcache.writebacks::total               211                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           88                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          538                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18692000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4732312                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23424312                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001258                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41537.777778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41537.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41537.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53776.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43539.613383                       # average overall mshr miss latency
system.cpu.dcache.replacements                    537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       253006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          253006                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       253693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       253693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40643.377001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40643.377001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36502.923977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36502.923977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6294400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6294400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174110                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000620                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58281.481481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58281.481481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57481.481481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57481.481481                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           88                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           88                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4732312                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4732312                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53776.272727                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53776.272727                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1216380451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          779231.550929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   781.027477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   242.972523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.762722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.237278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            856143                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           856143                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             452                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             209                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           21                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 682                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            452                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            209                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           21                       # number of overall hits
system.l2cache.overall_hits::total                682                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           407                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           240                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               714                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          407                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          240                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           67                       # number of overall misses
system.l2cache.overall_misses::total              714                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27326800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     16374400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4503535                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     48204735                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27326800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     16374400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4503535                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     48204735                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          859                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          449                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           88                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1396                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          859                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          449                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           88                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1396                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.473807                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.534521                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.761364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.511461                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.473807                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.534521                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.761364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.511461                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67142.014742                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68226.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67216.940299                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67513.634454                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67142.014742                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68226.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67216.940299                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67513.634454                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             56                       # number of writebacks
system.l2cache.writebacks::total                   56                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           67                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          713                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           67                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          727                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24070800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     14406000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3967535                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     42444335                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24070800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     14406000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3967535                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       815986                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43260321                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.473807                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.532294                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.761364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.510745                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.473807                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.532294                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.761364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.520774                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59142.014742                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60276.150628                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59216.940299                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59529.221599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59142.014742                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60276.150628                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59216.940299                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58284.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59505.255846                       # average overall mshr miss latency
system.l2cache.replacements                       744                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          211                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          211                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          211                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          211                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           14                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           14                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       815986                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       815986                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58284.714286                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58284.714286                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           22                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               22                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           85                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             85                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      5883600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      5883600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          107                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.794393                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.794393                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69218.823529                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69218.823529                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           85                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           85                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5203600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5203600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.794393                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.794393                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61218.823529                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61218.823529                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          452                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          187                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          660                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          629                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27326800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10490800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4503535                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42321135                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          859                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.473807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.453216                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.761364                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.487975                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67142.014742                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67682.580645                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67216.940299                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67283.203498                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           67                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          628                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24070800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9202400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3967535                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37240735                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.473807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.450292                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.761364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.487199                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59142.014742                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59755.844156                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59216.940299                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59300.533439                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15064                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4840                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.112397                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.162262                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1103.529825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1792.726852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   966.515739                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   192.065322                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010049                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269416                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.437677                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.046891                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1080                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2358                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263672                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                23048                       # Number of tag accesses
system.l2cache.tags.data_accesses               23048                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    363556800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               46528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3584                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3584                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              239                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           67                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  727                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            56                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  56                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           71647677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42073206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     11794581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2464539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              127980002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      71647677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          71647677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9858157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9858157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9858157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          71647677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42073206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     11794581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2464539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             137838159                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
