{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:57:40 2019 " "Info: Processing started: Mon May 27 16:57:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1\" as buffer" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_read " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_read\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3448 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3428 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3425 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_write " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_write\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3449 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_write" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest " "Info: Detected ripple clock \"system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 857 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\] -3.259 ns " "Info: Slack time is -3.259 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "60.54 MHz 16.518 ns " "Info: Fmax is 60.54 MHz (period= 16.518 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.439 ns + Largest register register " "Info: + Largest register to register requirement is -1.439 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.642 ns " "Info: - Launch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.475 ns + Largest " "Info: + Largest clock skew is -6.475 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.638 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.638 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\] 3 REG LCFF_X33_Y21_N27 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y21_N27; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.36 % ) " "Info: Total cell delay = 0.537 ns ( 20.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.101 ns ( 79.64 % ) " "Info: Total interconnect delay = 2.101 ns ( 79.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 9.113 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 9.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 2.920 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] 3 REG LCFF_X28_Y18_N21 5 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X28_Y18_N21; Fanout = 5; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.416 ns) 3.851 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 4 COMB LCCOMB_X28_Y18_N10 1 " "Info: 4: + IC(0.515 ns) + CELL(0.416 ns) = 3.851 ns; Loc. = LCCOMB_X28_Y18_N10; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.406 ns) 4.523 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X28_Y18_N8 13 " "Info: 5: + IC(0.266 ns) + CELL(0.406 ns) = 4.523 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 5.419 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y19_N0 36 " "Info: 6: + IC(0.746 ns) + CELL(0.150 ns) = 5.419 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.820 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X29_Y19_N12 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 5.820 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 7.611 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G14 32 " "Info: 8: + IC(1.791 ns) + CELL(0.000 ns) = 7.611 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 9.113 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] 9 REG LCCOMB_X33_Y21_N10 1 " "Info: 9: + IC(1.352 ns) + CELL(0.150 ns) = 9.113 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 22.59 % ) " "Info: Total cell delay = 2.059 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.054 ns ( 77.41 % ) " "Info: Total interconnect delay = 7.054 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.352ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.352ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.352ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns - Longest register register " "Info: - Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] 1 REG LCCOMB_X33_Y21_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y21_N10; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.149 ns) 0.409 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~16 2 COMB LCCOMB_X33_Y21_N22 1 " "Info: 2: + IC(0.260 ns) + CELL(0.149 ns) = 0.409 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~16'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 0.800 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[16\]~420 3 COMB LCCOMB_X33_Y21_N0 1 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 0.800 ns; Loc. = LCCOMB_X33_Y21_N0; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[16\]~420'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.201 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[16\]~421 4 COMB LCCOMB_X33_Y21_N4 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.201 ns; Loc. = LCCOMB_X33_Y21_N4; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[16\]~421'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.366 ns) 1.820 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\] 5 REG LCFF_X33_Y21_N27 1 " "Info: 5: + IC(0.253 ns) + CELL(0.366 ns) = 1.820 ns; Loc. = LCFF_X33_Y21_N27; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 44.78 % ) " "Info: Total cell delay = 0.815 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.005 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 0.260ns 0.241ns 0.251ns 0.253ns } { 0.000ns 0.149ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 1.091ns 1.010ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.113 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.352ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 system0:u0|cpu:the_cpu|A_slow_inst_result[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~420 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~421 {} system0:u0|cpu:the_cpu|A_slow_inst_result[16] {} } { 0.000ns 0.260ns 0.241ns 0.251ns 0.253ns } { 0.000ns 0.149ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 64 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 64 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\] 2.562 ns " "Info: Slack time is 2.562 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.789 ns + Largest register register " "Info: + Largest register to register requirement is 9.789 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\] 3 REG LCFF_X41_Y17_N3 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X41_Y17_N3; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.651 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.651 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 3 REG LCFF_X41_Y16_N9 5 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.114 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.227 ns - Longest register register " "Info: - Longest register to register delay is 7.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 1 REG LCFF_X41_Y16_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.393 ns) 0.706 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1 2 COMB LCCOMB_X41_Y16_N10 2 " "Info: 2: + IC(0.313 ns) + CELL(0.393 ns) = 0.706 ns; Loc. = LCCOMB_X41_Y16_N10; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.777 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3 3 COMB LCCOMB_X41_Y16_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.777 ns; Loc. = LCCOMB_X41_Y16_N12; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.936 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5 4 COMB LCCOMB_X41_Y16_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.936 ns; Loc. = LCCOMB_X41_Y16_N14; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.007 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7 5 COMB LCCOMB_X41_Y16_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.007 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.078 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9 6 COMB LCCOMB_X41_Y16_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.078 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.149 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11 7 COMB LCCOMB_X41_Y16_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.149 ns; Loc. = LCCOMB_X41_Y16_N20; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.220 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13 8 COMB LCCOMB_X41_Y16_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.220 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.291 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15 9 COMB LCCOMB_X41_Y16_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.291 ns; Loc. = LCCOMB_X41_Y16_N24; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.362 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17 10 COMB LCCOMB_X41_Y16_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.362 ns; Loc. = LCCOMB_X41_Y16_N26; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.433 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~19 11 COMB LCCOMB_X41_Y16_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.433 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~19'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.843 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~20 12 COMB LCCOMB_X41_Y16_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.843 ns; Loc. = LCCOMB_X41_Y16_N30; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~20'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.393 ns) 3.491 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41 13 COMB LCCOMB_X42_Y15_N8 1 " "Info: 13: + IC(1.255 ns) + CELL(0.393 ns) = 3.491 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.562 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43 14 COMB LCCOMB_X42_Y15_N10 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.562 ns; Loc. = LCCOMB_X42_Y15_N10; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.633 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45 15 COMB LCCOMB_X42_Y15_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.633 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.792 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47 16 COMB LCCOMB_X42_Y15_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.792 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.863 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49 17 COMB LCCOMB_X42_Y15_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.863 ns; Loc. = LCCOMB_X42_Y15_N16; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.934 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51 18 COMB LCCOMB_X42_Y15_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.934 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.005 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53 19 COMB LCCOMB_X42_Y15_N20 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.005 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.076 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55 20 COMB LCCOMB_X42_Y15_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.076 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.147 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57 21 COMB LCCOMB_X42_Y15_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.147 ns; Loc. = LCCOMB_X42_Y15_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.218 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59 22 COMB LCCOMB_X42_Y15_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.218 ns; Loc. = LCCOMB_X42_Y15_N26; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.289 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61 23 COMB LCCOMB_X42_Y15_N28 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.289 ns; Loc. = LCCOMB_X42_Y15_N28; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.699 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62 24 COMB LCCOMB_X42_Y15_N30 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.699 ns; Loc. = LCCOMB_X42_Y15_N30; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.150 ns) 5.613 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161 25 COMB LCCOMB_X42_Y17_N18 2 " "Info: 25: + IC(0.764 ns) + CELL(0.150 ns) = 5.613 ns; Loc. = LCCOMB_X42_Y17_N18; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 6.011 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164 26 COMB LCCOMB_X42_Y17_N0 31 " "Info: 26: + IC(0.248 ns) + CELL(0.150 ns) = 6.011 ns; Loc. = LCCOMB_X42_Y17_N0; Fanout = 31; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.419 ns) 7.143 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~169 27 COMB LCCOMB_X41_Y17_N2 1 " "Info: 27: + IC(0.713 ns) + CELL(0.419 ns) = 7.143 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~169'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.227 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\] 28 REG LCFF_X41_Y17_N3 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 7.227 ns; Loc. = LCFF_X41_Y17_N3; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[28\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.934 ns ( 54.43 % ) " "Info: Total cell delay = 3.934 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.293 ns ( 45.57 % ) " "Info: Total interconnect delay = 3.293 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.764ns 0.248ns 0.713ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.227 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.227 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~19 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~20 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~169 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] {} } { 0.000ns 0.313ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.764ns 0.248ns 0.713ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request register system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 944 ps " "Info: Slack time is 944 ps for clock \"CLOCK_50\" between source register \"system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.167 ns + Largest register register " "Info: + Largest register to register requirement is 2.167 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns + Largest " "Info: + Largest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.694 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X25_Y19_N29 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X25_Y19_N29; Fanout = 1; REG Node = 'system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLOCK_50~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X32_Y19_N7 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X32_Y19_N7; Fanout = 2; REG Node = 'system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.223 ns - Longest register register " "Info: - Longest register to register delay is 1.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X32_Y19_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y19_N7; Fanout = 2; REG Node = 'system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.149 ns) 1.139 ns system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder 2 COMB LCCOMB_X25_Y19_N28 1 " "Info: 2: + IC(0.990 ns) + CELL(0.149 ns) = 1.139 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 1; COMB Node = 'system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.223 ns system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X25_Y19_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.223 ns; Loc. = LCFF_X25_Y19_N29; Fanout = 1; REG Node = 'system0:u0\|system0_clock_1:the_system0_clock_1\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 19.05 % ) " "Info: Total cell delay = 0.233 ns ( 19.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 80.95 % ) " "Info: Total interconnect delay = 0.990 ns ( 80.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.990ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.223 ns" { system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.990ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[2\] register sld_hub:sld_hub_inst\|tdo 166.89 MHz 5.992 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 166.89 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 5.992 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.786 ns + Longest register register " "Info: + Longest register to register delay is 2.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 1 REG LCFF_X20_Y23_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y23_N21; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.398 ns) 0.775 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X20_Y23_N26 2 " "Info: 2: + IC(0.377 ns) + CELL(0.398 ns) = 0.775 ns; Loc. = LCCOMB_X20_Y23_N26; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.271 ns) 1.779 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X20_Y22_N22 1 " "Info: 3: + IC(0.733 ns) + CELL(0.271 ns) = 1.779 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 2.179 ns sld_hub:sld_hub_inst\|tdo~6 4 COMB LCCOMB_X20_Y22_N20 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 2.179 ns; Loc. = LCCOMB_X20_Y22_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.702 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X20_Y22_N28 1 " "Info: 5: + IC(0.248 ns) + CELL(0.275 ns) = 2.702 ns; Loc. = LCCOMB_X20_Y22_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.786 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X20_Y22_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.786 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.178 ns ( 42.28 % ) " "Info: Total cell delay = 1.178 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.608 ns ( 57.72 % ) " "Info: Total interconnect delay = 1.608 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.377ns 0.733ns 0.250ns 0.248ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.439 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.439 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X20_Y22_N29 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.439 ns; Loc. = LCFF_X20_Y22_N29; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.902 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.435 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.435 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 3 REG LCFF_X20_Y23_N21 10 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X20_Y23_N21; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.898 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.786 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.786 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.377ns 0.733ns 0.250ns 0.248ns 0.000ns } { 0.000ns 0.398ns 0.271ns 0.150ns 0.275ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] -359 ps " "Info: Minimum slack time is -359 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.841 ns + Shortest register register " "Info: + Shortest register to register delay is 0.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] 1 REG LCFF_X36_Y19_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N9; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux18~2 2 COMB LCCOMB_X36_Y19_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux18~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 0.841 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] 3 REG LCCOMB_X36_Y19_N2 1 " "Info: 3: + IC(0.247 ns) + CELL(0.271 ns) = 0.841 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 70.63 % ) " "Info: Total cell delay = 0.594 ns ( 70.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.247 ns ( 29.37 % ) " "Info: Total interconnect delay = 0.247 ns ( 29.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.841 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.200 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.200 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-5.000 ns + " "Info: + Hold relationship between source and destination is -5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.358 ns " "Info: + Latch edge is -7.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.450 ns + Smallest " "Info: + Smallest clock skew is 6.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 9.095 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 9.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 2.920 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] 3 REG LCFF_X28_Y18_N21 5 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X28_Y18_N21; Fanout = 5; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.416 ns) 3.851 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 4 COMB LCCOMB_X28_Y18_N10 1 " "Info: 4: + IC(0.515 ns) + CELL(0.416 ns) = 3.851 ns; Loc. = LCCOMB_X28_Y18_N10; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.406 ns) 4.523 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X28_Y18_N8 13 " "Info: 5: + IC(0.266 ns) + CELL(0.406 ns) = 4.523 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 5.419 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y19_N0 36 " "Info: 6: + IC(0.746 ns) + CELL(0.150 ns) = 5.419 ns; Loc. = LCCOMB_X29_Y19_N0; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 5.820 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X29_Y19_N12 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 5.820 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.000 ns) 7.611 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G14 32 " "Info: 8: + IC(1.791 ns) + CELL(0.000 ns) = 7.611 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 9.095 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] 9 REG LCCOMB_X36_Y19_N2 1 " "Info: 9: + IC(1.334 ns) + CELL(0.150 ns) = 9.095 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 22.64 % ) " "Info: Total cell delay = 2.059 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.036 ns ( 77.36 % ) " "Info: Total interconnect delay = 7.036 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.334ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.645 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.645 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\] 3 REG LCFF_X36_Y19_N9 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X36_Y19_N9; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.334ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.334ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.841 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux18~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 0.000ns 0.247ns } { 0.000ns 0.323ns 0.271ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[23] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.095 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[23] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] {} } { 0.000ns 1.091ns 1.042ns 0.515ns 0.266ns 0.746ns 0.251ns 1.791ns 1.334ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.406ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 3 " "Warning: Can't achieve minimum setup and hold requirement SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 1 REG LCFF_X47_Y16_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5 2 COMB LCCOMB_X47_Y16_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y16_N16; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X47_Y16_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 20.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 20.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 20.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.655 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X47_Y16_N17 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X47_Y16_N17 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register system0:u0\|sdram:the_sdram\|i_cmd\[3\] register system0:u0\|sdram:the_sdram\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\" and destination register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 1 REG LCFF_X8_Y10_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|sdram:the_sdram\|Selector0~0 2 COMB LCCOMB_X8_Y10_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 1; COMB Node = 'system0:u0\|sdram:the_sdram\|Selector0~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N5 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X8_Y10_N5 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X8_Y10_N5; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT ENET_INT CLOCK_50 7.092 ns register " "Info: tsu for register \"system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT\" (data pin = \"ENET_INT\", clock pin = \"CLOCK_50\") is 7.092 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.441 ns + Longest pin register " "Info: + Longest pin to register delay is 7.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns ENET_INT 1 PIN PIN_B21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B21; Fanout = 1; PIN Node = 'ENET_INT'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_INT } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.215 ns) + CELL(0.366 ns) 7.441 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT 2 REG LCFF_X32_Y18_N3 1 " "Info: 2: + IC(6.215 ns) + CELL(0.366 ns) = 7.441 ns; Loc. = LCFF_X32_Y18_N3; Fanout = 1; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { ENET_INT system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 16.48 % ) " "Info: Total cell delay = 1.226 ns ( 16.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.215 ns ( 83.52 % ) " "Info: Total interconnect delay = 6.215 ns ( 83.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { ENET_INT system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { ENET_INT {} ENET_INT~combout {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT {} } { 0.000ns 0.000ns 6.215ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.671 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT 3 REG LCFF_X32_Y18_N3 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X32_Y18_N3; Fanout = 1; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|oINT'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.134 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.441 ns" { ENET_INT system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.441 ns" { ENET_INT {} ENET_INT~combout {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT {} } { 0.000ns 0.000ns 6.215ns } { 0.000ns 0.860ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT {} } { 0.000ns 1.091ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 ENET_WR_N system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 6.921 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"ENET_WR_N\" through register \"system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N\" is 6.921 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.664 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.664 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 3 REG LCFF_X32_Y22_N3 17 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X32_Y22_N3; Fanout = 17; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.16 % ) " "Info: Total cell delay = 0.537 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 79.84 % ) " "Info: Total interconnect delay = 2.127 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.365 ns + Longest register pin " "Info: + Longest register to pin delay is 6.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N 1 REG LCFF_X32_Y22_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N3; Fanout = 17; REG Node = 'system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.557 ns) + CELL(2.808 ns) 6.365 ns ENET_WR_N 2 PIN PIN_B22 0 " "Info: 2: + IC(3.557 ns) + CELL(2.808 ns) = 6.365 ns; Loc. = PIN_B22; Fanout = 0; PIN Node = 'ENET_WR_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 44.12 % ) " "Info: Total cell delay = 2.808 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.557 ns ( 55.88 % ) " "Info: Total interconnect delay = 3.557 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.365 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} ENET_WR_N {} } { 0.000ns 3.557ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} } { 0.000ns 1.091ns 1.036ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N ENET_WR_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.365 ns" { system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N {} ENET_WR_N {} } { 0.000ns 3.557ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.256 ns register " "Info: th for register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.441 ns system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\] 3 REG LCFF_X21_Y22_N27 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X21_Y22_N27; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altera_internal_jtag~TCKUTAPclkctrl system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.451 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.150 ns) 2.367 ns system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr~106 2 COMB LCCOMB_X21_Y22_N26 1 " "Info: 2: + IC(2.217 ns) + CELL(0.150 ns) = 2.367 ns; Loc. = LCCOMB_X21_Y22_N26; Fanout = 1; COMB Node = 'system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr~106'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { altera_internal_jtag~TDIUTAP system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.451 ns system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\] 3 REG LCFF_X21_Y22_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.451 ns; Loc. = LCFF_X21_Y22_N27; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|sr\[37\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.55 % ) " "Info: Total cell delay = 0.234 ns ( 9.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 90.45 % ) " "Info: Total interconnect delay = 2.217 ns ( 90.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { altera_internal_jtag~TDIUTAP system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { altera_internal_jtag~TDIUTAP {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.217ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { altera_internal_jtag~TDIUTAP system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.451 ns" { altera_internal_jtag~TDIUTAP {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~106 {} system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] {} } { 0.000ns 2.217ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 40 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:57:47 2019 " "Info: Processing ended: Mon May 27 16:57:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
