{"vcs1":{"timestamp_begin":1679794404.520982822, "rt":0.38, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1679794404.967272799, "rt":0.40, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1679794405.421534789, "rt":0.20, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794404.178051822}
{"VCS_COMP_START_TIME": 1679794404.178051822}
{"VCS_COMP_END_TIME": 1679794405.693623031}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv datapath.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338156}}
{"stitch_vcselab": {"peak_mem": 230984}}
