#define ZEBU_DENALI_800_CTL_00_DATA 0x00000A00 // VERSION:RD:16:16:=0x0000 DRAM_CLASS:RW:8:4:=0x0a START:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_01_DATA 0x00000000 // READ_DATA_FIFO_DEPTH:RD:24:8:=0x00 MAX_CS_REG:RD:16:2:=0x00 MAX_COL_REG:RD:8:4:=0x00 MAX_ROW_REG:RD:0:5:=0x00
#define ZEBU_DENALI_800_CTL_02_DATA 0x00000000 // WRITE_DATA_FIFO_PTR_WIDTH:RD:16:8:=0x00 WRITE_DATA_FIFO_DEPTH:RD:8:8:=0x00 READ_DATA_FIFO_PTR_WIDTH:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_03_DATA 0x00000000 // ASYNC_CDC_STAGES:RD:24:8:=0x00 MEMCD_RMODW_FIFO_PTR_WIDTH:RD:16:8:=0x00 MEMCD_RMODW_FIFO_DEPTH:RD:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_04_DATA 0x00000000 // AXI0_TRANS_WRFIFO_LOG2_DEPTH:RD:24:8:=0x00 AXI0_WR_ARRAY_LOG2_DEPTH:RD:16:8:=0x00 AXI0_RDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_CMDFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_05_DATA 0x00000000 // AXI1_WR_ARRAY_LOG2_DEPTH:RD:24:8:=0x00 AXI1_RDFIFO_LOG2_DEPTH:RD:16:8:=0x00 AXI1_CMDFIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_06_DATA 0x00000000 // AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH:RD:8:8:=0x00 AXI1_TRANS_WRFIFO_LOG2_DEPTH:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_07_DATA 0x00000010 // TINIT_F0:RW:0:24:=0x000010
#define ZEBU_DENALI_800_CTL_08_DATA 0x01000010 // PHY_INDEP_TRAIN_MODE:RW:24:1:=0x01 TINIT_F1:RW:0:24:=0x000010
#define ZEBU_DENALI_800_CTL_09_DATA 0x01000010 // FREQ_CHANGE_TYPE_F1:RW:24:1:=0x01 FREQ_CHANGE_TYPE_F0:RW:16:1:=0x00 PHY_INDEP_INIT_MODE:RW:8:1:=0x00 TSREF2PHYMSTR:RW:0:6:=0x10
#define ZEBU_DENALI_800_CTL_10_DATA 0x00000140 // TRST_PWRON:RW:0:32:=0x00000140
#define ZEBU_DENALI_800_CTL_11_DATA 0x00000320 // CKE_INACTIVE:RW:0:32:=0x00000320
#define ZEBU_DENALI_800_CTL_12_DATA 0x04000400 // TDLL_F1:RW:16:16:=0x0400 TDLL_F0:RW:0:16:=0x0400
#define ZEBU_DENALI_800_CTL_13_DATA 0x00001030 // CA_PARITY_LAT_F0:RW:24:4:=0x06 ADDITIVE_LAT_F0:RW:16:5:=0x00 WRLAT_F0:RW:8:5:=0x10 CASLAT_LIN_F0:RW:0:6:=0x30
#define ZEBU_DENALI_800_CTL_14_DATA 0x00000000 // TMRD_PAR_MAX_PL_F0:RW:24:8:=0x1e TMOD_PAR_MAX_PL_F0:RW:16:8:=0x1e TMRD_PAR_F0:RW:8:8:=0x1e TMOD_PAR_F0:RW:0:8:=0x1e
#define ZEBU_DENALI_800_CTL_15_DATA 0x00001030 // CA_PARITY_LAT_F1:RW:24:4:=0x06 ADDITIVE_LAT_F1:RW:16:5:=0x00 WRLAT_F1:RW:8:5:=0x10 CASLAT_LIN_F1:RW:0:6:=0x30
#define ZEBU_DENALI_800_CTL_16_DATA 0x20202020 // TMRD_PAR_MAX_PL_F1:RW:24:8:=0x1e TMOD_PAR_MAX_PL_F1:RW:16:8:=0x1e TMRD_PAR_F1:RW:8:8:=0x1e TMOD_PAR_F1:RW:0:8:=0x1e
#define ZEBU_DENALI_800_CTL_17_DATA 0x04080404 // TRRD_F0:RW:24:8:=0x04 TCCD_L_F0:RW:16:5:=0x08 TCCD:RW:8:5:=0x04 TBST_INT_INTERVAL:RW:0:3:=0x04
#define ZEBU_DENALI_800_CTL_18_DATA 0x344C0008 // TRAS_MIN_F0:RW:24:8:=0x34 TRC_F0:RW:16:8:=0x4c TRRD_DLR_F0:RW:8:8:=0x00 TRRD_L_F0:RW:0:8:=0x08
#define ZEBU_DENALI_800_CTL_19_DATA 0x22180C04 // TFAW_F0:RW:24:8:=0x22 TRP_F0:RW:16:8:=0x18 TWTR_L_F0:RW:8:6:=0x0c TWTR_F0:RW:0:6:=0x04
#define ZEBU_DENALI_800_CTL_20_DATA 0x08040800 // TRRD_L_F1:RW:24:8:=0x08 TRRD_F1:RW:16:8:=0x04 TCCD_L_F1:RW:8:5:=0x08 TFAW_DLR_F0:RW:0:8:=0x00
#define ZEBU_DENALI_800_CTL_21_DATA 0x04344C00 // TWTR_F1:RW:24:6:=0x04 TRAS_MIN_F1:RW:16:8:=0x34 TRC_F1:RW:8:8:=0x4c TRRD_DLR_F1:RW:0:8:=0x00
#define ZEBU_DENALI_800_CTL_22_DATA 0x0022180C // TFAW_DLR_F1:RW:24:8:=0x00 TFAW_F1:RW:16:8:=0x22 TRP_F1:RW:8:8:=0x18 TWTR_L_F1:RW:0:6:=0x0c
#define ZEBU_DENALI_800_CTL_23_DATA 0x080C0C00 // TMRD_F0:RW:24:8:=0x08 TRTP_AP_F0:RW:16:8:=0x0c TRTP_F0:RW:8:8:=0x0c TCCD_DLR:RW:0:5:=0x00
#define ZEBU_DENALI_800_CTL_24_DATA 0x01B6C018 // TRAS_MAX_F0:RW:8:20:=0x01b6c0 TMOD_F0:RW:0:8:=0x18
#define ZEBU_DENALI_800_CTL_25_DATA 0x0C180F08 // TRTP_F1:RW:24:8:=0x0c TWR_MPR_F0:RW:16:8:=0x18 TCKESR_F0:RW:8:8:=0x0f TCKE_F0:RW:0:4:=0x08
#define ZEBU_DENALI_800_CTL_26_DATA 0x0018080C // TMOD_F1:RW:16:8:=0x18 TMRD_F1:RW:8:8:=0x08 TRTP_AP_F1:RW:0:8:=0x0c
#define ZEBU_DENALI_800_CTL_27_DATA 0x0801B6C0 // TCKE_F1:RW:24:4:=0x08 TRAS_MAX_F1:RW:0:20:=0x01b6c0
#define ZEBU_DENALI_800_CTL_28_DATA 0x0303180F // RESERVED:RW:24:3:=0x03 RESERVED:RW:16:3:=0x03 TWR_MPR_F1:RW:8:8:=0x18 TCKESR_F1:RW:0:8:=0x0f
#define ZEBU_DENALI_800_CTL_29_DATA 0x18181800 // TRCD_F1:RW:24:8:=0x18 TWR_F0:RW:16:6:=0x18 TRCD_F0:RW:8:8:=0x18 WRITEINTERP:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_30_DATA 0x1800F018 // TMRD_PDA:RW:24:8:=0x18 TVREF:RW:8:16:=0x00f0 TWR_F1:RW:0:6:=0x18
#define ZEBU_DENALI_800_CTL_31_DATA 0x01010001 // TRAS_LOCKOUT:RW:24:1:=0x01 CONCURRENTAP:RW:16:1:=0x01 AP:RW:8:1:=0x00 TMPRR:RW:0:4:=0x01
#define ZEBU_DENALI_800_CTL_32_DATA 0x18033030 // TRP_AB_F0:RW:24:8:=0x18 BSTLEN:RW_D:16:3:=0x03 TDAL_F1:RW:8:8:=0x30 TDAL_F0:RW:0:8:=0x30
#define ZEBU_DENALI_800_CTL_33_DATA 0x08000018 // PRECHARGE_DLR:RW:24:8:=0x08 LOGICAL_CS_MAP:RW:16:2:=0x00 MEM_3DS_SUPPORT_EN:RW:8:1:=0x00 TRP_AB_F1:RW:0:8:=0x18
#define ZEBU_DENALI_800_CTL_34_DATA 0x00000000 // ADDRESS_INVERSION:RW:16:2:=0x00 ADDRESS_MIRRORING:RW:8:2:=0x00 REG_DIMM_ENABLE:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_35_DATA 0x00000000 // PDA_INVERT_DEV_CS1:RW:16:16:=0x0000 PDA_INVERT_DEV_CS0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_36_DATA 0x01010000 // RESERVED:RW:24:1:=0x01 OPTIMAL_RMODW_EN:RW:16:1:=0x01 PDA_INVERT_ECC_DEV_CS1:RW:8:2:=0x00 PDA_INVERT_ECC_DEV_CS0:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_37_DATA 0x00000000 // NO_MEMORY_DM:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_38_DATA 0x00000000 // RDIMM_CTL_F0_0:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_39_DATA 0x40400608 // RDIMM_CTL_F0_0:RW:0:152:=0x40400608
#define ZEBU_DENALI_800_CTL_40_DATA 0x00610100 // RDIMM_CTL_F0_0:RW:0:152:=0x00610100
#define ZEBU_DENALI_800_CTL_41_DATA 0x00000000 // RDIMM_CTL_F0_0:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_42_DATA 0x00000000 // RDIMM_CTL_F0_0:RW:0:152:=0x000000
#define ZEBU_DENALI_800_CTL_43_DATA 0x00000000 // RDIMM_CTL_F1_0:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_44_DATA 0x40400608 // RDIMM_CTL_F1_0:RW:0:152:=0x40400608
#define ZEBU_DENALI_800_CTL_45_DATA 0x00610100 // RDIMM_CTL_F1_0:RW:0:152:=0x00610100
#define ZEBU_DENALI_800_CTL_46_DATA 0x00000000 // RDIMM_CTL_F1_0:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_47_DATA 0x00000000 // RDIMM_CTL_F1_0:RW:0:152:=0x000000
#define ZEBU_DENALI_800_CTL_48_DATA 0x00000000 // RDIMM_CTL_F0_1:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_49_DATA 0x40400608 // RDIMM_CTL_F0_1:RW:0:152:=0x40400608
#define ZEBU_DENALI_800_CTL_50_DATA 0x00610100 // RDIMM_CTL_F0_1:RW:0:152:=0x00610100
#define ZEBU_DENALI_800_CTL_51_DATA 0x00000000 // RDIMM_CTL_F0_1:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_52_DATA 0x00000000 // RDIMM_CTL_F0_1:RW:0:152:=0x000000
#define ZEBU_DENALI_800_CTL_53_DATA 0x00000000 // RDIMM_CTL_F1_1:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_54_DATA 0x40400608 // RDIMM_CTL_F1_1:RW:0:152:=0x40400608
#define ZEBU_DENALI_800_CTL_55_DATA 0x00610100 // RDIMM_CTL_F1_1:RW:0:152:=0x00610100
#define ZEBU_DENALI_800_CTL_56_DATA 0x00000000 // RDIMM_CTL_F1_1:RW:0:152:=0x00000000
#define ZEBU_DENALI_800_CTL_57_DATA 0x00000000 // RDIMM_CWW_ERROR_STATUS:RD:24:1:=0x00 RDIMM_CTL_F1_1:RW:0:152:=0x000000
#define ZEBU_DENALI_800_CTL_58_DATA 0x00000000 // CWW_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 CWW_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_59_DATA 0x07FBFF3F // RDIMM_DFS_CW_MAP_F0:RW:0:27:=0x07fbff3f
#define ZEBU_DENALI_800_CTL_60_DATA 0x07FBFF3F // RDIMM_DFS_CW_MAP_F1:RW:0:27:=0x07fbff3f
#define ZEBU_DENALI_800_CTL_61_DATA 0x00000001 // RDIMM_DFS_SKIP_PWR_DN_WAIT:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_62_DATA 0x07FBFF3F // RDIMM_CW_MAP:RW:0:27:=0x07fbff3f
#define ZEBU_DENALI_800_CTL_63_DATA 0x00080000 // RDIMM_TMRD:RW:16:8:=0x08 RDIMM_CW_HOLD_CKE_EN:RW:8:1:=0x00 RDIMM_CWW_REQ:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_64_DATA 0x00001F40 // RDIMM_TSTAB_F0:RW:0:24:=0x001f40
#define ZEBU_DENALI_800_CTL_65_DATA 0x03001F40 // CS_MAP_DIMM_0:RW:24:2:=0x03 RDIMM_TSTAB_F1:RW:0:24:=0x001f40
#define ZEBU_DENALI_800_CTL_66_DATA 0x00000000 // DDR4_DIMM_CID0_MAP:RW:16:2:=0x00 DDR4_DIMM_3DS_PIN_MUXING_EN:RW:8:1:=0x00 CS_MAP_DIMM_1:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_67_DATA 0x20100001 // RDIMM_TMRD_L2:RW:24:6:=0x20 RDIMM_TMRD_L:RW:16:5:=0x10 RANK0_MAP_DIMM_1:RW:8:2:=0x00 RANK0_MAP_DIMM_0:RW:0:2:=0x01
#define ZEBU_DENALI_800_CTL_68_DATA 0x00000110 // RDIMM_TCPDED:RW:8:4:=0x01 RDIMM_TMRC:RW:0:5:=0x10
#define ZEBU_DENALI_800_CTL_69_DATA 0x00000000 // RDIMM_CWW_INIT_MAP_CKE_LOW:RW:0:27:=0x00000000
#define ZEBU_DENALI_800_CTL_70_DATA 0x00000010 // RDIMM_CKE_PWR_DN_DFS_DELAY:RW:0:16:=0x0010
#define ZEBU_DENALI_800_CTL_71_DATA 0x00000000 // CA_PARITY_ERROR_INJECT:RW:0:27:=0x00000000
#define ZEBU_DENALI_800_CTL_72_DATA 0x01000000 // TREF_ENABLE:RW:24:1:=0x01 AREF_STATUS:RD:16:2:=0x00 AREFRESH:WR:8:1:=0x00 CA_PARITY_ERROR:RD:0:1:=0x00
#define ZEBU_DENALI_800_CTL_73_DATA 0x03701003 // TRFC_F0:RW:16:10:=0x0370 RESERVED:RW:8:5:=0x10 RESERVED:RW:0:3:=0x03
#define ZEBU_DENALI_800_CTL_74_DATA 0x000030C0 // TREF_F0:RW:0:20:=0x0030c0
#define ZEBU_DENALI_800_CTL_75_DATA 0x037001B8 // TRFC_F1:RW:16:10:=0x0370 TRFC_DLR_F0:RW:0:10:=0x01b8
#define ZEBU_DENALI_800_CTL_76_DATA 0x000030C0 // TREF_F1:RW:0:20:=0x0030c0
#define ZEBU_DENALI_800_CTL_77_DATA 0x000001B8 // TRFC_DLR_F1:RW:0:10:=0x01b8
#define ZEBU_DENALI_800_CTL_78_DATA 0x00000005 // TREF_INTERVAL:RW:0:20:=0x000005
#define ZEBU_DENALI_800_CTL_79_DATA 0x000A000A // TPDEX_F1:RW:16:16:=0x000a TPDEX_F0:RW:0:16:=0x000a
#define ZEBU_DENALI_800_CTL_80_DATA 0x00270027 // TXPDLL_F1:RW:16:16:=0x0027 TXPDLL_F0:RW:0:16:=0x0027
#define ZEBU_DENALI_800_CTL_81_DATA 0x03800400 // TXSNR_F0:RW:16:16:=0x0380 TXSR_F0:RW:0:16:=0x0400
#define ZEBU_DENALI_800_CTL_82_DATA 0x03800400 // TXSNR_F1:RW:16:16:=0x0380 TXSR_F1:RW:0:16:=0x0400
#define ZEBU_DENALI_800_CTL_83_DATA 0x03010000 // CKE_DELAY:RW:24:3:=0x03 ENABLE_QUICK_SREFRESH:RW:16:1:=0x01 RESERVED:RW:8:1:=0x00 PWRUP_SREFRESH_EXIT:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_84_DATA 0x00010000 // DFS_WRLVL_EN:RW:24:1:=0x00 DFS_ZQ_EN:RW:16:1:=0x01 DFS_STATUS:RD:8:2:=0x00 DFS_CMD:WR:0:4:=0x00
#define ZEBU_DENALI_800_CTL_85_DATA 0x00000000 // DFS_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 DFS_RDLVL_GATE_EN:RW:8:1:=0x00 DFS_RDLVL_EN:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_86_DATA 0x01000000 // RESERVED:RW:24:3:=0x01 ZQ_CALINIT_CS_CL_STATUS:RD:16:2:=0x00 DFS_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_87_DATA 0x80104002 // RESERVED:RW:24:8:=0x80 RESERVED:RW:16:8:=0x10 RESERVED:RW:8:8:=0x40 RESERVED:RW:0:3:=0x02
#define ZEBU_DENALI_800_CTL_88_DATA 0x00040003 // UPD_CTRLUPD_HIGH_THRESHOLD_F0:RW:16:16:=0x0004 UPD_CTRLUPD_NORM_THRESHOLD_F0:RW:0:16:=0x0003
#define ZEBU_DENALI_800_CTL_89_DATA 0x00040005 // UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0004 UPD_CTRLUPD_TIMEOUT_F0:RW:0:16:=0x0005
#define ZEBU_DENALI_800_CTL_90_DATA 0x00030000 // UPD_CTRLUPD_NORM_THRESHOLD_F1:RW:16:16:=0x0003 UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_91_DATA 0x00050004 // UPD_CTRLUPD_TIMEOUT_F1:RW:16:16:=0x0005 UPD_CTRLUPD_HIGH_THRESHOLD_F1:RW:0:16:=0x0004
#define ZEBU_DENALI_800_CTL_92_DATA 0x00000004 // UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0004
#define ZEBU_DENALI_800_CTL_93_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_F0:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_94_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE0_F0:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_95_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE1_F0:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_96_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE2_F0:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_97_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE3_F0:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_98_DATA 0x00015540 // TDFI_PHYMSTR_RESP_F0:RW:0:20:=0x015540
#define ZEBU_DENALI_800_CTL_99_DATA 0x00000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 PHYMSTR_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_100_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_F1:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_101_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE0_F1:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_102_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE1_F1:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_103_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE2_F1:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_104_DATA 0x000C3000 // TDFI_PHYMSTR_MAX_TYPE3_F1:RW:0:32:=0x000c3000
#define ZEBU_DENALI_800_CTL_105_DATA 0x00015540 // TDFI_PHYMSTR_RESP_F1:RW:0:20:=0x015540
#define ZEBU_DENALI_800_CTL_106_DATA 0x00000000 // PHYMSTR_DFI4_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 PHYMSTR_DFI_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_107_DATA 0x00000000 // PHYMSTR_TRAIN_AFTER_INIT_COMPLETE:RW:24:1:=0x00 PHYMSTR_DFI_VERSION_4P0V1:RW:16:1:=0x00 PHYMSTR_ERROR_STATUS:RD:8:2:=0x00 PHYMSTR_NO_AREF:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_108_DATA 0x16101600 // CKSRE_F1:RW:24:8:=0x16 CKSRX_F0:RW:16:8:=0x10 CKSRE_F0:RW:8:8:=0x16 LOWPOWER_REFRESH_ENABLE:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_109_DATA 0x07000010 // LPI_SR_SHORT_WAKEUP_F0:RW:24:4:=0x07 LPI_CTRL_IDLE_WAKEUP_F0:RW:16:4:=0x00 LP_CMD:WR:8:7:=0x00 CKSRX_F1:RW:0:8:=0x10
#define ZEBU_DENALI_800_CTL_110_DATA 0x0E010A09 // LPI_TIMER_WAKEUP_F0:RW:24:4:=0x0e LPI_PD_WAKEUP_F0:RW:16:4:=0x01 LPI_SR_LONG_MCCLK_GATE_WAKEUP_F0:RW:8:4:=0x0a LPI_SR_LONG_WAKEUP_F0:RW:0:4:=0x09
#define ZEBU_DENALI_800_CTL_111_DATA 0x0A090700 // LPI_SR_LONG_MCCLK_GATE_WAKEUP_F1:RW:24:4:=0x0a LPI_SR_LONG_WAKEUP_F1:RW:16:4:=0x09 LPI_SR_SHORT_WAKEUP_F1:RW:8:4:=0x07 LPI_CTRL_IDLE_WAKEUP_F1:RW:0:4:=0x00
#define ZEBU_DENALI_800_CTL_112_DATA 0x012F0E01 // LPI_CTRL_REQ_EN:RW:24:1:=0x01 LPI_WAKEUP_EN:RW:16:6:=0x2f LPI_TIMER_WAKEUP_F1:RW:8:4:=0x0e LPI_PD_WAKEUP_F1:RW:0:4:=0x01
#define ZEBU_DENALI_800_CTL_113_DATA 0x00070004 // LP_STATE:RD:24:7:=0x00 TDFI_LP_RESP:RW:16:3:=0x07 LPI_WAKEUP_TIMEOUT:RW:0:12:=0x0004
#define ZEBU_DENALI_800_CTL_114_DATA 0x00000000 // LP_AUTO_MEM_GATE_EN:RW:16:3:=0x00 LP_AUTO_EXIT_EN:RW:8:4:=0x00 LP_AUTO_ENTRY_EN:RW:0:4:=0x00
#define ZEBU_DENALI_800_CTL_115_DATA 0x00000000 // LP_AUTO_SR_SHORT_IDLE:RW:16:12:=0x0000 LP_AUTO_PD_IDLE:RW:0:12:=0x0000
#define ZEBU_DENALI_800_CTL_116_DATA 0x00000000 // HW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 LP_AUTO_SR_LONG_MC_GATE_IDLE:RW:8:8:=0x00 LP_AUTO_SR_LONG_IDLE:RW:0:8:=0x00
#define ZEBU_DENALI_800_CTL_117_DATA 0x00000000 // LPC_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 HW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_118_DATA 0x00000000 // LPC_SR_PHYUPD_EN:RW:24:1:=0x00 LPC_SR_CTRLUPD_EN:RW:16:1:=0x00 LPC_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_119_DATA 0x01000100 // DFS_ENABLE:RW:24:1:=0x01 RESERVED:RW:16:8:=0x00 LPC_SR_ZQ_EN:RW:8:1:=0x01 LPC_SR_PHYMSTR_EN:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_120_DATA 0x8000C000 // TDFI_INIT_COMPLETE_F0:RW_D:16:16:=0x8000 TDFI_INIT_START_F0:RW_D:8:8:=0xc0 DFS_DLL_OFF:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_121_DATA 0x008000C0 // CURRENT_REG_COPY:RD:24:1:=0x00 TDFI_INIT_COMPLETE_F1:RW_D:8:16:=0x8000 TDFI_INIT_START_F1:RW_D:0:8:=0xc0
#define ZEBU_DENALI_800_CTL_122_DATA 0x00000001 // DFS_PHY_REG_WRITE_EN:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_123_DATA 0x00001900 // DFS_PHY_REG_WRITE_ADDR:RW:0:32:=0x00001900
#define ZEBU_DENALI_800_CTL_124_DATA 0x00000000 // DFS_PHY_REG_WRITE_DATA_F0:RW:0:32:=0x00000000
#define ZEBU_DENALI_800_CTL_125_DATA 0x00000001 // DFS_PHY_REG_WRITE_DATA_F1:RW:0:32:=0x00000001
#define ZEBU_DENALI_800_CTL_126_DATA 0x0000100E // DFS_PHY_REG_WRITE_WAIT:RW:8:16:=0x0010 DFS_PHY_REG_WRITE_MASK:RW:0:4:=0x0e
#define ZEBU_DENALI_800_CTL_127_DATA 0x00000000 // WRITE_MODEREG:RW+:0:27:=0x00000000
#define ZEBU_DENALI_800_CTL_128_DATA 0x00000000 // MRW_PROMOTE_THRESHOLD_F0:RW:8:16:=0x0000 MRW_STATUS:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_129_DATA 0x00000000 // READ_MPR:RW+:24:4:=0x00 RESERVED:RW:16:1:=0x00 MRW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_130_DATA 0x00000000 // MPRR_DATA_0:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_131_DATA 0x00000000 // MPRR_DATA_0:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_132_DATA 0x00000000 // MPRR_DATA_0:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_133_DATA 0x00000000 // MPRR_DATA_0:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_134_DATA 0x00000000 // MPRR_DATA_0:RD:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_135_DATA 0x00000000 // MPRR_DATA_1:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_136_DATA 0x00000000 // MPRR_DATA_1:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_137_DATA 0x00000000 // MPRR_DATA_1:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_138_DATA 0x00000000 // MPRR_DATA_1:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_139_DATA 0x00000000 // MPRR_DATA_1:RD:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_140_DATA 0x00000000 // MPRR_DATA_2:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_141_DATA 0x00000000 // MPRR_DATA_2:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_142_DATA 0x00000000 // MPRR_DATA_2:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_143_DATA 0x00000000 // MPRR_DATA_2:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_144_DATA 0x00000000 // MPRR_DATA_2:RD:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_145_DATA 0x00000000 // MPRR_DATA_3:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_146_DATA 0x00000000 // MPRR_DATA_3:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_147_DATA 0x00000000 // MPRR_DATA_3:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_148_DATA 0x00000000 // MPRR_DATA_3:RD:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_149_DATA 0x00000000 // MPRR_DATA_3:RD:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_150_DATA 0x00000C54 // MR0_DATA_F0_0:RW:0:18:=0x000c54
#define ZEBU_DENALI_800_CTL_151_DATA 0x00000201 // MR1_DATA_F0_0:RW:0:18:=0x000201
#define ZEBU_DENALI_800_CTL_152_DATA 0x00000028 // MR2_DATA_F0_0:RW:0:18:=0x000028
#define ZEBU_DENALI_800_CTL_153_DATA 0x00000C54 // MR0_DATA_F1_0:RW:0:18:=0x000c54
#define ZEBU_DENALI_800_CTL_154_DATA 0x00000201 // MR1_DATA_F1_0:RW:0:18:=0x000201
#define ZEBU_DENALI_800_CTL_155_DATA 0x00000028 // MR2_DATA_F1_0:RW:0:18:=0x000028
#define ZEBU_DENALI_800_CTL_156_DATA 0x00000000 // MRSINGLE_DATA_0:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_157_DATA 0x00000400 // MR3_DATA_F0_0:RW:0:18:=0x000400
#define ZEBU_DENALI_800_CTL_158_DATA 0x00000400 // MR3_DATA_F1_0:RW:0:18:=0x000400
#define ZEBU_DENALI_800_CTL_159_DATA 0x00000000 // MR4_DATA_F0_0:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_160_DATA 0x00000000 // MR4_DATA_F1_0:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_161_DATA 0x00000480 // MR5_DATA_F0_0:RW:0:18:=0x000483
#define ZEBU_DENALI_800_CTL_162_DATA 0x00000480 // MR5_DATA_F1_0:RW:0:18:=0x000483
#define ZEBU_DENALI_800_CTL_163_DATA 0x00001000 // MR6_DATA_F0_0:RW:0:18:=0x001000
#define ZEBU_DENALI_800_CTL_164_DATA 0x00001000 // MR6_DATA_F1_0:RW:0:18:=0x001000
#define ZEBU_DENALI_800_CTL_165_DATA 0x00000C54 // MR0_DATA_F0_1:RW:0:18:=0x000c54
#define ZEBU_DENALI_800_CTL_166_DATA 0x00000201 // MR1_DATA_F0_1:RW:0:18:=0x000201
#define ZEBU_DENALI_800_CTL_167_DATA 0x00000028 // MR2_DATA_F0_1:RW:0:18:=0x000028
#define ZEBU_DENALI_800_CTL_168_DATA 0x00000C54 // MR0_DATA_F1_1:RW:0:18:=0x000c54
#define ZEBU_DENALI_800_CTL_169_DATA 0x00000201 // MR1_DATA_F1_1:RW:0:18:=0x000201
#define ZEBU_DENALI_800_CTL_170_DATA 0x00000028 // MR2_DATA_F1_1:RW:0:18:=0x000028
#define ZEBU_DENALI_800_CTL_171_DATA 0x00000000 // MRSINGLE_DATA_1:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_172_DATA 0x00000400 // MR3_DATA_F0_1:RW:0:18:=0x000400
#define ZEBU_DENALI_800_CTL_173_DATA 0x00000400 // MR3_DATA_F1_1:RW:0:18:=0x000400
#define ZEBU_DENALI_800_CTL_174_DATA 0x00000000 // MR4_DATA_F0_1:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_175_DATA 0x00000000 // MR4_DATA_F1_1:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_176_DATA 0x00000480 // MR5_DATA_F0_1:RW:0:18:=0x000483
#define ZEBU_DENALI_800_CTL_177_DATA 0x00000480 // MR5_DATA_F1_1:RW:0:18:=0x000483
#define ZEBU_DENALI_800_CTL_178_DATA 0x00001000 // MR6_DATA_F0_1:RW:0:18:=0x001000
#define ZEBU_DENALI_800_CTL_179_DATA 0x00001000 // MR6_DATA_F1_1:RW:0:18:=0x001000
#define ZEBU_DENALI_800_CTL_180_DATA 0x00000000 // MPRR_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 MPRR_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_181_DATA 0x01000000 // BIST_DATA_CHECK:RW:24:1:=0x01 ADDR_SPACE:RW:16:6:=0x00 BIST_RESULT:RD:8:2:=0x00 BIST_GO:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_182_DATA 0x00000101 // BIST_ECC_LANE_CHECK:RW:8:1:=0x01 BIST_ADDR_CHECK:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_183_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_184_DATA 0x00000000 // BIST_START_ADDRESS:RW:0:39:=0x00
#define ZEBU_DENALI_800_CTL_185_DATA 0x00000000 // BIST_DATA_MASK:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_186_DATA 0x00000000 // BIST_DATA_MASK:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_187_DATA 0x00000000 // BIST_DATA_MASK:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_188_DATA 0x00000000 // BIST_DATA_MASK:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_189_DATA 0x00000000 // BIST_TEST_MODE:RW:16:3:=0x00 BIST_DATA_MASK:RW:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_190_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_191_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_192_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_193_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_194_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_195_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_196_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_197_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_198_DATA 0x00000000 // BIST_DATA_PATTERN:RW:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_199_DATA 0x00000000 // BIST_ERR_STOP:RW:16:12:=0x0000 BIST_RET_STATE:RD:8:1:=0x00 BIST_RET_STATE_EXIT:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_200_DATA 0x00000000 // FWC:WR:24:1:=0x00 ECC_EN:RW:16:1:=0x01 BIST_ERR_COUNT:RD:0:12:=0x0000
#define ZEBU_DENALI_800_CTL_201_DATA 0x00000000 // XOR_CHECK_BITS:RW:0:32:=0x00000000
#define ZEBU_DENALI_800_CTL_202_DATA 0x00000000 // ECC_DISABLE_W_UC_ERR:RW:8:1:=0x00 ECC_WRITEBACK_EN:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_203_DATA 0x00000000 // ECC_U_ADDR:RD:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_204_DATA 0x00000000 // ECC_U_SYND:RD:16:8:=0x00 ECC_U_ADDR:RD:0:39:=0x00
#define ZEBU_DENALI_800_CTL_205_DATA 0x00000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_206_DATA 0x00000000 // ECC_U_DATA:RD:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_207_DATA 0x00000000 // ECC_C_ADDR:RD:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_208_DATA 0x00000000 // ECC_C_SYND:RD:16:8:=0x00 ECC_C_ADDR:RD:0:39:=0x00
#define ZEBU_DENALI_800_CTL_209_DATA 0x00000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_210_DATA 0x00000000 // ECC_C_DATA:RD:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_211_DATA 0x00000000 // ECC_C_ID:RD:16:9:=0x0000 ECC_U_ID:RD:0:9:=0x0000
#define ZEBU_DENALI_800_CTL_212_DATA 0x00200000 // ECC_SCRUB_LEN:RW:16:13:=0x0020 ECC_SCRUB_IN_PROGRESS:RD:8:1:=0x00 ECC_SCRUB_START:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_213_DATA 0x0003E800 // ECC_SCRUB_INTERVAL:RW:8:16:=0x03e8 ECC_SCRUB_MODE:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_214_DATA 0x00000064 // ECC_SCRUB_IDLE_CNT:RW:0:16:=0x0064
#define ZEBU_DENALI_800_CTL_215_DATA 0x00000000 // ECC_SCRUB_START_ADDR:RW:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_216_DATA 0x00000000 // ECC_SCRUB_START_ADDR:RW:0:39:=0x00
#define ZEBU_DENALI_800_CTL_217_DATA 0x00000000 // ECC_SCRUB_END_ADDR:RW:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_218_DATA 0x00000000 // CRC_MODE:RW:16:2:=0x00 ECC_SCRUB_END_ADDR:RW:0:39:=0x00
#define ZEBU_DENALI_800_CTL_219_DATA 0x00000000 // DQ_MAP_0:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_220_DATA 0x00000000 // DQ_MAP_0:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_221_DATA 0x00000000 // DQ_MAP_0:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_222_DATA 0x00000000 // DQ_MAP_0:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_223_DATA 0x00000000 // DQ_MAP_ODD_RANK_SWAP_0:RW:16:2:=0x00 DQ_MAP_0:RW:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_224_DATA 0x00000000 // DQ_MAP_1:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_225_DATA 0x00000000 // DQ_MAP_1:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_226_DATA 0x00000000 // DQ_MAP_1:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_227_DATA 0x00000000 // DQ_MAP_1:RW:0:144:=0x00000000
#define ZEBU_DENALI_800_CTL_228_DATA 0x01000000 // RESERVED:RW:24:1:=0x01 DQ_MAP_ODD_RANK_SWAP_1:RW:16:2:=0x00 DQ_MAP_1:RW:0:144:=0x0000
#define ZEBU_DENALI_800_CTL_229_DATA 0x01002F2F // CRC_RETRY_EN:RW:24:1:=0x01 CRC_WR_BLK_SIZE:RW:16:1:=0x00 TDFI_PHY_CRC_MAX_LAT_F1:RW:8:6:=0x2f TDFI_PHY_CRC_MAX_LAT_F0:RW:0:6:=0x2f
#define ZEBU_DENALI_800_CTL_230_DATA 0x11000005 // AREF_NORM_THRESHOLD:RW:24:5:=0x11 LONG_COUNT_MASK:RW:16:5:=0x00 CRC_RETRY_IN_PROGRESS:RD:8:1:=0x00 CRC_ALERT_N_MAX_PW:RW:0:4:=0x05
#define ZEBU_DENALI_800_CTL_231_DATA 0x040C1815 // AREF_CMD_MAX_PER_TREFI:RW:24:4:=0x04 AREF_MAX_CREDIT:RW:16:5:=0x0c AREF_MAX_DEFICIT:RW:8:5:=0x18 AREF_HIGH_THRESHOLD:RW:0:5:=0x15
#define ZEBU_DENALI_800_CTL_232_DATA 0x00000000 // ZQ_CS_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_233_DATA 0x00000000 // ZQ_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_234_DATA 0x00000000 // ZQ_CS_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_NORM_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_235_DATA 0x00000000 // ZQ_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 ZQ_CS_TIMEOUT_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_236_DATA 0x00040003 // ZQINIT_F0:RW_D:8:12:=0x0400 RESERVED:RW:0:3:=0x03
#define ZEBU_DENALI_800_CTL_237_DATA 0x00800200 // ZQCS_F0:RW:16:12:=0x0080 ZQCL_F0:RW:0:12:=0x0200
#define ZEBU_DENALI_800_CTL_238_DATA 0x02000400 // ZQCL_F1:RW:16:12:=0x0200 ZQINIT_F1:RW_D:0:12:=0x0400
#define ZEBU_DENALI_800_CTL_239_DATA 0x00000080 // ZQ_REQ_PENDING:RD:24:1:=0x00 ZQ_REQ:WR:16:2:=0x00 ZQCS_F1:RW:0:12:=0x0080
#define ZEBU_DENALI_800_CTL_240_DATA 0x02020001 // COL_DIFF:RW:24:4:=0x02 ROW_DIFF:RW:16:3:=0x01 BANK_DIFF:RW:8:2:=0x00 ZQCS_ROTATE:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_241_DATA 0x0A011001 // APREBIT:RW_D:24:4:=0x0a BANK_ADDR_INTLV_EN:RW:16:1:=0x00 BANK_START_BIT:RW:8:5:=0x00 CID_DIFF:RW:0:2:=0x01
#define ZEBU_DENALI_800_CTL_242_DATA 0x0101FFFF // RESERVED:RW:24:1:=0x01 ADDR_CMP_EN:RW:16:1:=0x01 COMMAND_AGE_COUNT:RW:8:8:=0xff AGE_COUNT:RW:0:8:=0xff
#define ZEBU_DENALI_800_CTL_243_DATA 0x01010100 // RW_SAME_EN:RW:24:1:=0x01 PRIORITY_EN:RW:16:1:=0x01 PLACEMENT_EN:RW:8:1:=0x01 BANK_SPLIT_EN:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_244_DATA 0x01010101 // DISABLE_RW_GROUP_W_BNK_CONFLICT:RW:24:2:=0x01 W2R_SPLIT_EN:RW:16:1:=0x01 CS_SAME_EN:RW:8:1:=0x01 RW_SAME_PAGE_EN:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_245_DATA 0x00010100 // INHIBIT_DRAM_CMD:RW:24:1:=0x00 DISABLE_RD_INTERLEAVE:RW:16:1:=0x00 SWAP_EN:RW:8:1:=0x01 NUM_Q_ENTRIES_ACT_DISABLE:RW:0:4:=0x00
#define ZEBU_DENALI_800_CTL_246_DATA 0x03000C03 // MEMDATA_RATIO_0:RW:24:3:=0x03 REDUC:RW:16:1:=0x00 BURST_ON_FLY_BIT:RW:8:4:=0x0c CS_MAP:RW:0:2:=0x03
#define ZEBU_DENALI_800_CTL_247_DATA 0x00000103 // IN_ORDER_ACCEPT:RW:24:1:=0x00 Q_FULLNESS:RW:16:4:=0x00 MDQS_MULT:RW:8:2:=0x01 MEMDATA_RATIO_1:RW:0:3:=0x03
#define ZEBU_DENALI_800_CTL_248_DATA 0x01000000 // CTRLUPD_REQ_PER_AREF_EN:RW:24:1:=0x01 CTRLUPD_REQ:WR:16:1:=0x00 CONTROLLER_BUSY:RD:8:1:=0x00 WR_ORDER_REQ:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_249_DATA 0x01000001 // RD_PREAMBLE_TRAINING_EN:RW:24:1:=0x01 PREAMBLE_SUPPORT_F1:RW:16:2:=0x00 PREAMBLE_SUPPORT_F0:RW:8:2:=0x00 CTRLUPD_AREF_HP_ENABLE:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_250_DATA 0x00000000 // RD_DBI_EN:RW:8:1:=0x00 WR_DBI_EN:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_251_DATA 0x00000000 // DFI_ERROR:RD:0:19:=0x000000
#define ZEBU_DENALI_800_CTL_252_DATA 0x00000000 // DFI_ERROR_INFO:RD:0:76:=0x00000000
#define ZEBU_DENALI_800_CTL_253_DATA 0x00000000 // DFI_ERROR_INFO:RD:0:76:=0x00000000
#define ZEBU_DENALI_800_CTL_254_DATA 0x00000000 // RESERVED:RW+:24:1:=0x00 BG_ROTATE_EN:RW:16:1:=0x01 DFI_ERROR_INFO:RD:0:76:=0x0000
#define ZEBU_DENALI_800_CTL_255_DATA 0x00000000 // INT_STATUS:RD:0:43:=0x00000000
#define ZEBU_DENALI_800_CTL_256_DATA 0x00000000 // INT_STATUS:RD:0:43:=0x0000
#define ZEBU_DENALI_800_CTL_257_DATA 0x00000000 // INT_ACK:WR:0:42:=0x00000000
#define ZEBU_DENALI_800_CTL_258_DATA 0x00000000 // INT_ACK:WR:0:42:=0x0000
#define ZEBU_DENALI_800_CTL_259_DATA 0x00000000 // INT_MASK:RW:0:43:=0x00000000
#define ZEBU_DENALI_800_CTL_260_DATA 0x00000000 // INT_MASK:RW:0:43:=0x0000
#define ZEBU_DENALI_800_CTL_261_DATA 0x00000000 // OUT_OF_RANGE_ADDR:RD:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_262_DATA 0x00000000 // OUT_OF_RANGE_LENGTH:RD:16:13:=0x0000 OUT_OF_RANGE_ADDR:RD:0:39:=0x00
#define ZEBU_DENALI_800_CTL_263_DATA 0x00000000 // OUT_OF_RANGE_SOURCE_ID:RD:8:9:=0x0000 OUT_OF_RANGE_TYPE:RD:0:7:=0x00
#define ZEBU_DENALI_800_CTL_264_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_265_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_266_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_267_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_268_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_269_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_270_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_271_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_272_DATA 0x00000000 // BIST_EXP_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_273_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_274_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_275_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_276_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_277_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_278_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_279_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_280_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_281_DATA 0x00000000 // BIST_FAIL_DATA:RD:0:288:=0x00000000
#define ZEBU_DENALI_800_CTL_282_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_283_DATA 0x00000000 // BIST_FAIL_ADDR:RD:0:39:=0x00
#define ZEBU_DENALI_800_CTL_284_DATA 0x00000000 // PORT_CMD_ERROR_ADDR:RD:0:39:=0x00000000
#define ZEBU_DENALI_800_CTL_285_DATA 0x00000000 // PORT_CMD_ERROR_ID:RD:16:9:=0x0000 PORT_CMD_ERROR_ADDR:RD:0:39:=0x00
#define ZEBU_DENALI_800_CTL_286_DATA 0x01010200 // ODT_RD_MAP_CS1:RW:24:2:=0x01 ODT_WR_MAP_CS0:RW:16:2:=0x01 ODT_RD_MAP_CS0:RW:8:2:=0x02 PORT_CMD_ERROR_TYPE:RD:0:2:=0x00
#define ZEBU_DENALI_800_CTL_287_DATA 0x06061702 // TODTH_RD_F0:RW:24:4:=0x06 TODTH_WR_F0:RW:16:4:=0x06 TODTL_2CMD_F0:RW:8:8:=0x15 ODT_WR_MAP_CS1:RW:0:2:=0x02
#define ZEBU_DENALI_800_CTL_288_DATA 0x01060617 // ODT_EN_F0:RW:24:1:=0x01 TODTH_RD_F1:RW:16:4:=0x06 TODTH_WR_F1:RW:8:4:=0x06 TODTL_2CMD_F1:RW:0:8:=0x15
#define ZEBU_DENALI_800_CTL_289_DATA 0x08080001 // RD_TO_ODTH_F1:RW:24:5:=0x08 RD_TO_ODTH_F0:RW:16:5:=0x08 RESERVED:RW:8:5:=0x00 ODT_EN_F1:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_290_DATA 0x05010303 // W2W_DIFFCS_DLY_F0:RW_D:24:5:=0x05 W2R_DIFFCS_DLY_F0:RW_D:16:5:=0x01 R2W_DIFFCS_DLY_F0:RW_D:8:5:=0x03 R2R_DIFFCS_DLY_F0:RW_D:0:5:=0x03
#define ZEBU_DENALI_800_CTL_291_DATA 0x05010303 // W2W_DIFFCS_DLY_F1:RW_D:24:5:=0x05 W2R_DIFFCS_DLY_F1:RW_D:16:5:=0x01 R2W_DIFFCS_DLY_F1:RW_D:8:5:=0x03 R2R_DIFFCS_DLY_F1:RW_D:0:5:=0x03
#define ZEBU_DENALI_800_CTL_292_DATA 0x00020200 // W2R_SAMECS_DLY:RW:24:5:=0x00 R2W_SAMECS_DLY_F1:RW_D:16:5:=0x02 R2W_SAMECS_DLY_F0:RW_D:8:5:=0x02 R2R_SAMECS_DLY:RW:0:5:=0x00
#define ZEBU_DENALI_800_CTL_293_DATA 0x00000000 // SWLVL_START:WR:24:1:=0x00 SWLVL_LOAD:WR:16:1:=0x00 SW_LEVELING_MODE:RW:8:3:=0x00 W2W_SAMECS_DLY:RW:0:5:=0x00
#define ZEBU_DENALI_800_CTL_294_DATA 0x00000000 // SWLVL_RESP_1:RD:24:1:=0x00 SWLVL_RESP_0:RD:16:1:=0x00 SWLVL_OP_DONE:RD:8:1:=0x00 SWLVL_EXIT:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_295_DATA 0x00000000 // SWLVL_RESP_5:RD:24:1:=0x00 SWLVL_RESP_4:RD:16:1:=0x00 SWLVL_RESP_3:RD:8:1:=0x00 SWLVL_RESP_2:RD:0:1:=0x00
#define ZEBU_DENALI_800_CTL_296_DATA 0x00000000 // SWLVL_RESP_9:RD:24:1:=0x00 SWLVL_RESP_8:RD:16:1:=0x00 SWLVL_RESP_7:RD:8:1:=0x00 SWLVL_RESP_6:RD:0:1:=0x00
#define ZEBU_DENALI_800_CTL_297_DATA 0x00000000 // SWLVL_RESP_13:RD:24:1:=0x00 SWLVL_RESP_12:RD:16:1:=0x00 SWLVL_RESP_11:RD:8:1:=0x00 SWLVL_RESP_10:RD:0:1:=0x00
#define ZEBU_DENALI_800_CTL_298_DATA 0x00000000 // SWLVL_RESP_17:RD:24:1:=0x00 SWLVL_RESP_16:RD:16:1:=0x00 SWLVL_RESP_15:RD:8:1:=0x00 SWLVL_RESP_14:RD:0:1:=0x00
#define ZEBU_DENALI_800_CTL_299_DATA 0x0D000001 // WLDQSEN:RW:24:6:=0x0d WRLVL_CS:RW:16:1:=0x00 WRLVL_REQ:WR:8:1:=0x00 PHYUPD_APPEND_EN:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_300_DATA 0x00010028 // WRLVL_PERIODIC:RW:24:1:=0x00 DFI_PHY_WRLVL_MODE:RW:16:1:=0x01 WRLVL_EN:RW:8:1:=0x00 WLMRD:RW:0:6:=0x28
#define ZEBU_DENALI_800_CTL_301_DATA 0x00000000 // WRLVL_RESP_MASK:RW:8:18:=0x000000 WRLVL_ON_SREF_EXIT:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_302_DATA 0x00030001 // WRLVL_ERROR_STATUS:RD:24:3:=0x00 WRLVL_CS_MAP:RW:16:2:=0x03 WRLVL_ROTATE:RW:8:1:=0x00 WRLVL_AREF_EN:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_303_DATA 0x00000000 // WRLVL_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 WRLVL_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_304_DATA 0x00000000 // WRLVL_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 WRLVL_TIMEOUT_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_305_DATA 0x00000000 // WRLVL_NORM_THRESHOLD_F1:RW:16:16:=0x0000 WRLVL_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_306_DATA 0x00000000 // WRLVL_TIMEOUT_F1:RW:16:16:=0x0000 WRLVL_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_307_DATA 0x00000000 // WRLVL_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 WRLVL_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_308_DATA 0x00000000 // RDLVL_CS:RW:16:1:=0x00 RDLVL_GATE_REQ:WR:8:1:=0x00 RDLVL_REQ:WR:0:1:=0x00
#define ZEBU_DENALI_800_CTL_309_DATA 0x00000000 // RDLVL_PAT_0:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_310_DATA 0x00000000 // RDLVL_PAT_0:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_311_DATA 0x00000000 // RDLVL_FORMAT_0:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_312_DATA 0x00000000 // RDLVL_PAT_1:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_313_DATA 0x00000000 // RDLVL_PAT_1:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_314_DATA 0x00000000 // RDLVL_FORMAT_1:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_315_DATA 0x00000000 // RDLVL_PAT_2:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_316_DATA 0x00000000 // RDLVL_PAT_2:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_317_DATA 0x00000000 // RDLVL_FORMAT_2:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_318_DATA 0x00000000 // RDLVL_PAT_3:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_319_DATA 0x00000000 // RDLVL_PAT_3:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_320_DATA 0x00000000 // RDLVL_FORMAT_3:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_321_DATA 0x00000000 // RDLVL_PAT_4:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_322_DATA 0x00000000 // RDLVL_PAT_4:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_323_DATA 0x00000000 // RDLVL_FORMAT_4:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_324_DATA 0x00000000 // RDLVL_PAT_5:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_325_DATA 0x00000000 // RDLVL_PAT_5:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_326_DATA 0x00000000 // RDLVL_FORMAT_5:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_327_DATA 0x00000000 // RDLVL_PAT_6:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_328_DATA 0x00000000 // RDLVL_PAT_6:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_329_DATA 0x00000000 // RDLVL_FORMAT_6:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_330_DATA 0x00000000 // RDLVL_PAT_7:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_331_DATA 0x00000000 // RDLVL_PAT_7:RW:0:64:=0x00000000
#define ZEBU_DENALI_800_CTL_332_DATA 0x01000000 // DFI_PHY_RDLVL_MODE:RW:24:1:=0x01 RDLVL_GATE_SEQ_EN:RW:16:4:=0x00 RDLVL_SEQ_EN:RW:8:4:=0x00 RDLVL_FORMAT_7:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_333_DATA 0x00000001 // RDLVL_GATE_PERIODIC:RW:24:1:=0x00 RDLVL_ON_SREF_EXIT:RW:16:1:=0x00 RDLVL_PERIODIC:RW:8:1:=0x00 DFI_PHY_RDLVL_GATE_MODE:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_334_DATA 0x00010100 // RDLVL_ROTATE:RW:24:1:=0x00 RDLVL_GATE_AREF_EN:RW:16:1:=0x01 RDLVL_AREF_EN:RW:8:1:=0x01 RDLVL_GATE_ON_SREF_EXIT:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_335_DATA 0x00030300 // RDLVL_GATE_CS_MAP:RW:16:2:=0x03 RDLVL_CS_MAP:RW:8:2:=0x03 RDLVL_GATE_ROTATE:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_336_DATA 0x00000000 // RDLVL_HIGH_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_NORM_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_337_DATA 0x00000000 // RDLVL_SW_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_TIMEOUT_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_338_DATA 0x00000000 // RDLVL_GATE_NORM_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_DFI_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_339_DATA 0x00000000 // RDLVL_GATE_TIMEOUT_F0:RW:16:16:=0x0000 RDLVL_GATE_HIGH_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_340_DATA 0x00000000 // RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0:RW:16:16:=0x0000 RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_341_DATA 0x00000000 // RDLVL_HIGH_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_NORM_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_342_DATA 0x00000000 // RDLVL_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_TIMEOUT_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_343_DATA 0x00000000 // RDLVL_GATE_NORM_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_DFI_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_344_DATA 0x00000000 // RDLVL_GATE_TIMEOUT_F1:RW:16:16:=0x0000 RDLVL_GATE_HIGH_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_345_DATA 0x00000000 // RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_346_DATA 0x00000001 // VREF_DFS_EN:RW:24:1:=0x00 VREF_PDA_EN:RW:16:1:=0x00 VREF_EN:RW:8:1:=0x00 VREF_CS:RW:0:1:=0x01
#define ZEBU_DENALI_800_CTL_347_DATA 0x67676767 // VREF_VAL_DEV1_1_F0:RW:24:7:=0x67 VREF_VAL_DEV1_0_F0:RW:16:7:=0x67 VREF_VAL_DEV0_1_F0:RW:8:7:=0x67 VREF_VAL_DEV0_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_348_DATA 0x67676767 // VREF_VAL_DEV3_1_F0:RW:24:7:=0x67 VREF_VAL_DEV3_0_F0:RW:16:7:=0x67 VREF_VAL_DEV2_1_F0:RW:8:7:=0x67 VREF_VAL_DEV2_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_349_DATA 0x67676767 // VREF_VAL_DEV5_1_F0:RW:24:7:=0x67 VREF_VAL_DEV5_0_F0:RW:16:7:=0x67 VREF_VAL_DEV4_1_F0:RW:8:7:=0x67 VREF_VAL_DEV4_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_350_DATA 0x67676767 // VREF_VAL_DEV7_1_F0:RW:24:7:=0x67 VREF_VAL_DEV7_0_F0:RW:16:7:=0x67 VREF_VAL_DEV6_1_F0:RW:8:7:=0x67 VREF_VAL_DEV6_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_351_DATA 0x67676767 // VREF_VAL_DEV9_1_F0:RW:24:7:=0x67 VREF_VAL_DEV9_0_F0:RW:16:7:=0x67 VREF_VAL_DEV8_1_F0:RW:8:7:=0x67 VREF_VAL_DEV8_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_352_DATA 0x67676767 // VREF_VAL_DEV11_1_F0:RW:24:7:=0x67 VREF_VAL_DEV11_0_F0:RW:16:7:=0x67 VREF_VAL_DEV10_1_F0:RW:8:7:=0x67 VREF_VAL_DEV10_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_353_DATA 0x67676767 // VREF_VAL_DEV13_1_F0:RW:24:7:=0x67 VREF_VAL_DEV13_0_F0:RW:16:7:=0x67 VREF_VAL_DEV12_1_F0:RW:8:7:=0x67 VREF_VAL_DEV12_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_354_DATA 0x67676767 // VREF_VAL_DEV15_1_F0:RW:24:7:=0x67 VREF_VAL_DEV15_0_F0:RW:16:7:=0x67 VREF_VAL_DEV14_1_F0:RW:8:7:=0x67 VREF_VAL_DEV14_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_355_DATA 0x67676767 // VREF_VAL_ECC_DEV1_1_F0:RW:24:7:=0x67 VREF_VAL_ECC_DEV1_0_F0:RW:16:7:=0x67 VREF_VAL_ECC_DEV0_1_F0:RW:8:7:=0x67 VREF_VAL_ECC_DEV0_0_F0:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_356_DATA 0x67676767 // VREF_VAL_DEV1_1_F1:RW:24:7:=0x67 VREF_VAL_DEV1_0_F1:RW:16:7:=0x67 VREF_VAL_DEV0_1_F1:RW:8:7:=0x67 VREF_VAL_DEV0_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_357_DATA 0x67676767 // VREF_VAL_DEV3_1_F1:RW:24:7:=0x67 VREF_VAL_DEV3_0_F1:RW:16:7:=0x67 VREF_VAL_DEV2_1_F1:RW:8:7:=0x67 VREF_VAL_DEV2_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_358_DATA 0x67676767 // VREF_VAL_DEV5_1_F1:RW:24:7:=0x67 VREF_VAL_DEV5_0_F1:RW:16:7:=0x67 VREF_VAL_DEV4_1_F1:RW:8:7:=0x67 VREF_VAL_DEV4_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_359_DATA 0x67676767 // VREF_VAL_DEV7_1_F1:RW:24:7:=0x67 VREF_VAL_DEV7_0_F1:RW:16:7:=0x67 VREF_VAL_DEV6_1_F1:RW:8:7:=0x67 VREF_VAL_DEV6_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_360_DATA 0x67676767 // VREF_VAL_DEV9_1_F1:RW:24:7:=0x67 VREF_VAL_DEV9_0_F1:RW:16:7:=0x67 VREF_VAL_DEV8_1_F1:RW:8:7:=0x67 VREF_VAL_DEV8_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_361_DATA 0x67676767 // VREF_VAL_DEV11_1_F1:RW:24:7:=0x67 VREF_VAL_DEV11_0_F1:RW:16:7:=0x67 VREF_VAL_DEV10_1_F1:RW:8:7:=0x67 VREF_VAL_DEV10_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_362_DATA 0x67676767 // VREF_VAL_DEV13_1_F1:RW:24:7:=0x67 VREF_VAL_DEV13_0_F1:RW:16:7:=0x67 VREF_VAL_DEV12_1_F1:RW:8:7:=0x67 VREF_VAL_DEV12_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_363_DATA 0x67676767 // VREF_VAL_DEV15_1_F1:RW:24:7:=0x67 VREF_VAL_DEV15_0_F1:RW:16:7:=0x67 VREF_VAL_DEV14_1_F1:RW:8:7:=0x67 VREF_VAL_DEV14_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_364_DATA 0x67676767 // VREF_VAL_ECC_DEV1_1_F1:RW:24:7:=0x67 VREF_VAL_ECC_DEV1_0_F1:RW:16:7:=0x67 VREF_VAL_ECC_DEV0_1_F1:RW:8:7:=0x67 VREF_VAL_ECC_DEV0_0_F1:RW:0:7:=0x67
#define ZEBU_DENALI_800_CTL_365_DATA 0x00000000 // VREF_SW_PROMOTE_THRESHOLD_F1:RW:16:16:=0x0000 VREF_SW_PROMOTE_THRESHOLD_F0:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_366_DATA 0x02020001 // AXI0_W_PRIORITY:RW:24:2:=0x02 AXI0_R_PRIORITY:RW:16:2:=0x02 AXI0_FIXED_PORT_PRIORITY_ENABLE:RW:8:1:=0x00 AXI0_ALL_STROBES_USED_ENABLE:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_367_DATA 0x02000100 // AXI1_R_PRIORITY:RW:24:2:=0x02 AXI1_FIXED_PORT_PRIORITY_ENABLE:RW:16:1:=0x00 AXI1_ALL_STROBES_USED_ENABLE:RW:8:1:=0x00 AXI0_FIFO_TYPE_REG:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_368_DATA 0x00000002 // AXI1_FIFO_TYPE_REG:RW:8:2:=0x00 AXI1_W_PRIORITY:RW:0:2:=0x02
#define ZEBU_DENALI_800_CTL_369_DATA 0x00000000 //
#define ZEBU_DENALI_800_CTL_370_DATA 0x00000000 // MEM_RST_VALID:RD:16:1:=0x00 CKE_STATUS:RD:8:2:=0x00
#define ZEBU_DENALI_800_CTL_371_DATA 0x00000000 // TDFI_PHY_WRLAT:RD:24:7:=0x00 DLL_RST_ADJ_DLY:RW:16:8:=0x00 DLL_RST_DELAY:RW:0:16:=0x0000
#define ZEBU_DENALI_800_CTL_372_DATA 0x00181800 // TDFI_RDDATA_EN:RD:24:7:=0x00 TDFI_PHY_RDLAT_F1:RW_D:16:7:=0x18 TDFI_PHY_RDLAT_F0:RW_D:8:7:=0x18 UPDATE_ERROR_STATUS:RD:0:8:=0x00
#define ZEBU_DENALI_800_CTL_373_DATA 0x00000800 // TDFI_CTRLUPD_MIN:RW:8:8:=0x08 DRAM_CLK_DISABLE:RW:0:2:=0x00
#define ZEBU_DENALI_800_CTL_374_DATA 0x00006180 // TDFI_CTRLUPD_MAX_F0:RW:0:21:=0x006180
#define ZEBU_DENALI_800_CTL_375_DATA 0x02000200 // TDFI_PHYUPD_TYPE1_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F0:RW:0:16:=0x0200
#define ZEBU_DENALI_800_CTL_376_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F0:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F0:RW:0:16:=0x0200
#define ZEBU_DENALI_800_CTL_377_DATA 0x00012480 // TDFI_PHYUPD_RESP_F0:RW:0:23:=0x012480
#define ZEBU_DENALI_800_CTL_378_DATA 0x0003CF00 // TDFI_CTRLUPD_INTERVAL_F0:RW:0:32:=0x0003cf00
#define ZEBU_DENALI_800_CTL_379_DATA 0x0000091C // WRLAT_ADJ_F0:RW:8:7:=0x13 RDLAT_ADJ_F0:RW:0:7:=0x1a
#define ZEBU_DENALI_800_CTL_380_DATA 0x00006180 // TDFI_CTRLUPD_MAX_F1:RW:0:21:=0x006180
#define ZEBU_DENALI_800_CTL_381_DATA 0x02000200 // TDFI_PHYUPD_TYPE1_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE0_F1:RW:0:16:=0x0200
#define ZEBU_DENALI_800_CTL_382_DATA 0x02000200 // TDFI_PHYUPD_TYPE3_F1:RW:16:16:=0x0200 TDFI_PHYUPD_TYPE2_F1:RW:0:16:=0x0200
#define ZEBU_DENALI_800_CTL_383_DATA 0x00012480 // TDFI_PHYUPD_RESP_F1:RW:0:23:=0x012480
#define ZEBU_DENALI_800_CTL_384_DATA 0x0003CF00 // TDFI_CTRLUPD_INTERVAL_F1:RW:0:32:=0x0003cf00
#define ZEBU_DENALI_800_CTL_385_DATA 0x0202151C // TDFI_CTRL_DELAY_F1:RW_D:24:4:=0x02 TDFI_CTRL_DELAY_F0:RW_D:16:4:=0x02 WRLAT_ADJ_F1:RW:8:7:=0x13 RDLAT_ADJ_F1:RW:0:7:=0x1a
#define ZEBU_DENALI_800_CTL_386_DATA 0x00030302 // TDFI_WRLVL_EN:RW:16:8:=0x03 TDFI_DRAM_CLK_ENABLE:RW:8:4:=0x03 TDFI_DRAM_CLK_DISABLE:RW:0:4:=0x02
#define ZEBU_DENALI_800_CTL_387_DATA 0x00000020 // TDFI_WRLVL_WW:RW:0:10:=0x0020
#define ZEBU_DENALI_800_CTL_388_DATA 0x00000000 // TDFI_WRLVL_RESP:RW:0:32:=0x00000000
#define ZEBU_DENALI_800_CTL_389_DATA 0x00000000 // TDFI_WRLVL_MAX:RW:0:32:=0x00000000
#define ZEBU_DENALI_800_CTL_390_DATA 0x00001403 // TDFI_RDLVL_RR:RW:8:10:=0x0014 TDFI_RDLVL_EN:RW:0:8:=0x03
#define ZEBU_DENALI_800_CTL_391_DATA 0x000007D0 // TDFI_RDLVL_RESP:RW:0:32:=0x000007d0
#define ZEBU_DENALI_800_CTL_392_DATA 0x00000000 // RDLVL_EN:RW:24:1:=0x00 RDLVL_RESP_MASK:RW:0:18:=0x000000
#define ZEBU_DENALI_800_CTL_393_DATA 0x00000000 // RDLVL_GATE_EN:RW:0:1:=0x00
#define ZEBU_DENALI_800_CTL_394_DATA 0x00000000 // TDFI_RDLVL_MAX:RW:0:32:=0x00000000
#define ZEBU_DENALI_800_CTL_395_DATA 0x03030000 // TDFI_PHY_WRDATA_F1:RW:24:3:=0x03 TDFI_PHY_WRDATA_F0:RW:16:3:=0x03 RDLVL_GATE_ERROR_STATUS:RD:8:3:=0x00 RDLVL_ERROR_STATUS:RD:0:3:=0x00
#define ZEBU_DENALI_800_CTL_396_DATA 0x121B121B // TDFI_WRCSLAT_F1:RW:24:7:=0x10 TDFI_RDCSLAT_F1:RW:16:7:=0x19 TDFI_WRCSLAT_F0:RW:8:7:=0x10 TDFI_RDCSLAT_F0:RW:0:7:=0x19
#define ZEBU_DENALI_800_CTL_397_DATA 0x00010500 // DFIBUS_FREQ_F0:RW:24:5:=0x00 SRAM_READ_LATENCY:RW_D:16:2:=0x02 TDFI_WRDATA_DELAY:RW:8:8:=0x05 TDFI_PARIN_LAT:RW:0:3:=0x00
#define ZEBU_DENALI_800_CTL_398_DATA 0x00000001 // DFIBUS_FREQ_F1:RW:0:5:=0x01
