// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="qpsk_hls_top_qpsk_hls_top,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=16836281,HLS_SYN_TPT=none,HLS_SYN_MEM=151,HLS_SYN_DSP=0,HLS_SYN_FF=32271,HLS_SYN_LUT=51376,HLS_VERSION=2021_2}" *)

module qpsk_hls_top (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 161'd1;
parameter    ap_ST_fsm_state2 = 161'd2;
parameter    ap_ST_fsm_state3 = 161'd4;
parameter    ap_ST_fsm_state4 = 161'd8;
parameter    ap_ST_fsm_state5 = 161'd16;
parameter    ap_ST_fsm_state6 = 161'd32;
parameter    ap_ST_fsm_state7 = 161'd64;
parameter    ap_ST_fsm_state8 = 161'd128;
parameter    ap_ST_fsm_state9 = 161'd256;
parameter    ap_ST_fsm_state10 = 161'd512;
parameter    ap_ST_fsm_state11 = 161'd1024;
parameter    ap_ST_fsm_state12 = 161'd2048;
parameter    ap_ST_fsm_state13 = 161'd4096;
parameter    ap_ST_fsm_state14 = 161'd8192;
parameter    ap_ST_fsm_state15 = 161'd16384;
parameter    ap_ST_fsm_state16 = 161'd32768;
parameter    ap_ST_fsm_state17 = 161'd65536;
parameter    ap_ST_fsm_state18 = 161'd131072;
parameter    ap_ST_fsm_state19 = 161'd262144;
parameter    ap_ST_fsm_state20 = 161'd524288;
parameter    ap_ST_fsm_state21 = 161'd1048576;
parameter    ap_ST_fsm_state22 = 161'd2097152;
parameter    ap_ST_fsm_state23 = 161'd4194304;
parameter    ap_ST_fsm_state24 = 161'd8388608;
parameter    ap_ST_fsm_state25 = 161'd16777216;
parameter    ap_ST_fsm_state26 = 161'd33554432;
parameter    ap_ST_fsm_state27 = 161'd67108864;
parameter    ap_ST_fsm_state28 = 161'd134217728;
parameter    ap_ST_fsm_state29 = 161'd268435456;
parameter    ap_ST_fsm_state30 = 161'd536870912;
parameter    ap_ST_fsm_state31 = 161'd1073741824;
parameter    ap_ST_fsm_state32 = 161'd2147483648;
parameter    ap_ST_fsm_state33 = 161'd4294967296;
parameter    ap_ST_fsm_state34 = 161'd8589934592;
parameter    ap_ST_fsm_state35 = 161'd17179869184;
parameter    ap_ST_fsm_state36 = 161'd34359738368;
parameter    ap_ST_fsm_state37 = 161'd68719476736;
parameter    ap_ST_fsm_state38 = 161'd137438953472;
parameter    ap_ST_fsm_state39 = 161'd274877906944;
parameter    ap_ST_fsm_state40 = 161'd549755813888;
parameter    ap_ST_fsm_state41 = 161'd1099511627776;
parameter    ap_ST_fsm_state42 = 161'd2199023255552;
parameter    ap_ST_fsm_state43 = 161'd4398046511104;
parameter    ap_ST_fsm_state44 = 161'd8796093022208;
parameter    ap_ST_fsm_state45 = 161'd17592186044416;
parameter    ap_ST_fsm_state46 = 161'd35184372088832;
parameter    ap_ST_fsm_state47 = 161'd70368744177664;
parameter    ap_ST_fsm_state48 = 161'd140737488355328;
parameter    ap_ST_fsm_state49 = 161'd281474976710656;
parameter    ap_ST_fsm_state50 = 161'd562949953421312;
parameter    ap_ST_fsm_state51 = 161'd1125899906842624;
parameter    ap_ST_fsm_state52 = 161'd2251799813685248;
parameter    ap_ST_fsm_state53 = 161'd4503599627370496;
parameter    ap_ST_fsm_state54 = 161'd9007199254740992;
parameter    ap_ST_fsm_state55 = 161'd18014398509481984;
parameter    ap_ST_fsm_state56 = 161'd36028797018963968;
parameter    ap_ST_fsm_state57 = 161'd72057594037927936;
parameter    ap_ST_fsm_state58 = 161'd144115188075855872;
parameter    ap_ST_fsm_state59 = 161'd288230376151711744;
parameter    ap_ST_fsm_state60 = 161'd576460752303423488;
parameter    ap_ST_fsm_state61 = 161'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 161'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 161'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 161'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 161'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 161'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 161'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 161'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 161'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 161'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 161'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 161'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 161'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 161'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 161'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 161'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 161'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 161'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 161'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 161'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 161'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 161'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 161'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 161'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 161'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 161'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 161'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 161'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 161'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 161'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 161'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 161'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 161'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 161'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 161'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 161'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 161'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 161'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 161'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 161'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 161'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 161'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 161'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 161'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 161'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 161'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 161'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 161'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 161'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 161'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 161'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 161'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 161'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 161'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 161'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 161'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 161'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 161'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 161'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 161'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 161'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 161'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 161'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 161'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 161'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 161'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 161'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 161'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 161'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 161'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 161'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 161'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 161'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 161'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 161'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 161'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 161'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 161'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 161'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 161'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 161'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 161'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 161'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 161'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 161'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 161'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 161'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 161'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 161'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 161'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 161'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 161'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 161'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 161'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 161'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 161'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 161'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 161'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 161'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 161'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 161'd1461501637330902918203684832716283019655932542976;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_IN_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_OUT_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_IN_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_OUT_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_AWADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_AWID;
output  [7:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [C_M_AXI_GMEM_IN_AWUSER_WIDTH - 1:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_WDATA;
output  [C_M_AXI_GMEM_IN_WSTRB_WIDTH - 1:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_WID;
output  [C_M_AXI_GMEM_IN_WUSER_WIDTH - 1:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_ARADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_ARID;
output  [7:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [C_M_AXI_GMEM_IN_ARUSER_WIDTH - 1:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_RID;
input  [C_M_AXI_GMEM_IN_RUSER_WIDTH - 1:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_BID;
input  [C_M_AXI_GMEM_IN_BUSER_WIDTH - 1:0] m_axi_gmem_in_BUSER;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_AWADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_AWID;
output  [7:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [C_M_AXI_GMEM_OUT_AWUSER_WIDTH - 1:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_WDATA;
output  [C_M_AXI_GMEM_OUT_WSTRB_WIDTH - 1:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_WID;
output  [C_M_AXI_GMEM_OUT_WUSER_WIDTH - 1:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_ARADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_ARID;
output  [7:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [C_M_AXI_GMEM_OUT_ARUSER_WIDTH - 1:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_RID;
input  [C_M_AXI_GMEM_OUT_RUSER_WIDTH - 1:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_BID;
input  [C_M_AXI_GMEM_OUT_BUSER_WIDTH - 1:0] m_axi_gmem_out_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [160:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] ddr_in_buffer_packed;
wire   [63:0] ddr_out_buffer;
reg   [31:0] out_ser_preamble;
reg    out_ser_preamble_ap_vld;
reg   [5:0] g_preamble_syms_ideal_i_V_address0;
reg    g_preamble_syms_ideal_i_V_ce0;
reg    g_preamble_syms_ideal_i_V_we0;
wire   [17:0] g_preamble_syms_ideal_i_V_q0;
reg   [5:0] g_preamble_syms_ideal_q_V_address0;
reg    g_preamble_syms_ideal_q_V_ce0;
reg    g_preamble_syms_ideal_q_V_we0;
wire   [17:0] g_preamble_syms_ideal_q_V_q0;
reg   [11:0] g_matched_filter_template_i_V_address0;
reg    g_matched_filter_template_i_V_ce0;
reg    g_matched_filter_template_i_V_we0;
wire   [17:0] g_matched_filter_template_i_V_q0;
reg    g_matched_filter_template_i_V_ce1;
reg    g_matched_filter_template_i_V_we1;
reg   [11:0] g_matched_filter_template_q_V_address0;
reg    g_matched_filter_template_q_V_ce0;
reg    g_matched_filter_template_q_V_we0;
wire   [17:0] g_matched_filter_template_q_V_q0;
reg    g_matched_filter_template_q_V_ce1;
reg    g_matched_filter_template_q_V_we1;
reg   [13:0] g_rx_samples_int_i_V_address0;
reg    g_rx_samples_int_i_V_ce0;
reg    g_rx_samples_int_i_V_we0;
reg   [15:0] g_rx_samples_int_i_V_d0;
wire   [15:0] g_rx_samples_int_i_V_q0;
reg    g_rx_samples_int_i_V_ce1;
wire   [15:0] g_rx_samples_int_i_V_q1;
reg   [13:0] g_rx_samples_int_q_V_address0;
reg    g_rx_samples_int_q_V_ce0;
reg    g_rx_samples_int_q_V_we0;
reg   [15:0] g_rx_samples_int_q_V_d0;
wire   [15:0] g_rx_samples_int_q_V_q0;
reg    g_rx_samples_int_q_V_ce1;
wire   [15:0] g_rx_samples_int_q_V_q1;
reg   [13:0] g_rx_samples_fixed_i_V_address0;
reg    g_rx_samples_fixed_i_V_ce0;
reg    g_rx_samples_fixed_i_V_we0;
wire   [17:0] g_rx_samples_fixed_i_V_q0;
reg   [13:0] g_rx_samples_fixed_q_V_address0;
reg    g_rx_samples_fixed_q_V_ce0;
reg    g_rx_samples_fixed_q_V_we0;
wire   [17:0] g_rx_samples_fixed_q_V_q0;
wire   [5:0] g_preamble_phases_ideal_deg_address0;
reg    g_preamble_phases_ideal_deg_ce0;
wire   [31:0] g_preamble_phases_ideal_deg_q0;
reg   [13:0] g_baseband_data_i_V_address0;
reg    g_baseband_data_i_V_ce0;
reg    g_baseband_data_i_V_we0;
wire   [17:0] g_baseband_data_i_V_q0;
reg   [13:0] g_baseband_data_q_V_address0;
reg    g_baseband_data_q_V_ce0;
reg    g_baseband_data_q_V_we0;
wire   [17:0] g_baseband_data_q_V_q0;
reg    gmem_in_blk_n_AR;
wire    ap_CS_fsm_state26;
reg    gmem_out_blk_n_AW;
wire    ap_CS_fsm_state155;
reg    gmem_out_blk_n_W;
wire    ap_CS_fsm_state156;
reg    gmem_out_blk_n_B;
wire    ap_CS_fsm_state161;
reg   [0:0] icmp_ln173_reg_2827;
wire   [31:0] grp_fu_756_p2;
reg   [31:0] reg_792;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state52;
reg   [63:0] ddr_out_buffer_read_reg_2483;
reg   [63:0] ddr_in_buffer_packed_read_reg_2489;
wire   [63:0] zext_ln69_fu_807_p1;
reg   [63:0] zext_ln69_reg_2566;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln69_fu_812_p2;
reg   [61:0] trunc_ln9_reg_2587;
reg   [31:0] g_preamble_phases_ideal_deg_load_reg_2593;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_763_p2;
reg   [31:0] v_assign_reg_2598;
wire    ap_CS_fsm_state19;
reg   [0:0] p_Result_s_reg_2604;
wire    ap_CS_fsm_state21;
reg   [10:0] exp_tmp_reg_2609;
wire   [51:0] trunc_ln574_fu_869_p1;
reg   [51:0] trunc_ln574_reg_2614;
wire   [0:0] icmp_ln580_fu_873_p2;
reg   [0:0] icmp_ln580_reg_2619;
wire   [53:0] man_V_2_fu_899_p3;
reg   [53:0] man_V_2_reg_2627;
wire    ap_CS_fsm_state22;
wire  signed [11:0] sh_amt_fu_930_p3;
reg  signed [11:0] sh_amt_reg_2632;
wire   [0:0] icmp_ln591_fu_938_p2;
reg   [0:0] icmp_ln591_reg_2637;
wire   [17:0] trunc_ln592_fu_944_p1;
reg   [17:0] trunc_ln592_reg_2642;
wire   [0:0] icmp_ln594_fu_948_p2;
reg   [0:0] icmp_ln594_reg_2648;
wire   [0:0] and_ln590_fu_971_p2;
reg   [0:0] and_ln590_reg_2653;
wire   [0:0] or_ln580_fu_995_p2;
reg   [0:0] or_ln580_reg_2659;
wire   [17:0] select_ln580_2_fu_1073_p3;
reg   [17:0] select_ln580_2_reg_2665;
wire    ap_CS_fsm_state23;
wire   [17:0] select_ln580_3_fu_1080_p3;
reg   [17:0] select_ln580_3_reg_2670;
wire   [17:0] rad_V_fu_1091_p3;
reg   [17:0] rad_V_reg_2675;
wire    ap_CS_fsm_state24;
wire   [60:0] mul_ln1558_fu_1118_p2;
reg   [60:0] mul_ln1558_reg_2685;
wire    ap_CS_fsm_state35;
reg   [0:0] tmp_reg_2690;
reg   [15:0] tmp_65_reg_2696;
wire   [60:0] mul_ln1558_1_fu_1146_p2;
reg   [60:0] mul_ln1558_1_reg_2702;
reg   [0:0] tmp_66_reg_2707;
reg   [15:0] tmp_68_reg_2713;
wire   [15:0] mean_i_fu_1197_p3;
reg   [15:0] mean_i_reg_2719;
wire    ap_CS_fsm_state36;
wire   [15:0] mean_q_fu_1231_p3;
reg   [15:0] mean_q_reg_2724;
wire   [63:0] zext_ln134_fu_1245_p1;
reg   [63:0] zext_ln134_reg_2732;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln134_fu_1249_p2;
wire   [31:0] grp_fu_768_p1;
reg   [31:0] conv_reg_2746;
wire    ap_CS_fsm_state44;
reg   [0:0] p_Result_102_reg_2751;
wire    ap_CS_fsm_state54;
reg   [10:0] exp_tmp_1_reg_2756;
wire   [51:0] trunc_ln574_1_fu_1301_p1;
reg   [51:0] trunc_ln574_1_reg_2761;
wire   [0:0] icmp_ln580_1_fu_1305_p2;
reg   [0:0] icmp_ln580_1_reg_2766;
wire   [53:0] man_V_5_fu_1331_p3;
reg   [53:0] man_V_5_reg_2774;
wire    ap_CS_fsm_state55;
wire  signed [11:0] sh_amt_1_fu_1362_p3;
reg  signed [11:0] sh_amt_1_reg_2779;
wire   [0:0] icmp_ln591_1_fu_1370_p2;
reg   [0:0] icmp_ln591_1_reg_2784;
wire   [17:0] trunc_ln592_1_fu_1376_p1;
reg   [17:0] trunc_ln592_1_reg_2789;
wire   [0:0] icmp_ln594_1_fu_1380_p2;
reg   [0:0] icmp_ln594_1_reg_2795;
wire   [0:0] and_ln590_1_fu_1403_p2;
reg   [0:0] and_ln590_1_reg_2800;
wire   [0:0] or_ln580_2_fu_1427_p2;
reg   [0:0] or_ln580_2_reg_2806;
wire   [17:0] select_ln580_7_fu_1506_p3;
reg   [17:0] select_ln580_7_reg_2812;
wire    ap_CS_fsm_state56;
wire   [17:0] select_ln580_8_fu_1513_p3;
reg   [17:0] select_ln580_8_reg_2817;
wire   [17:0] rad_V_1_fu_1524_p3;
reg   [17:0] rad_V_1_reg_2822;
wire    ap_CS_fsm_state57;
wire   [0:0] icmp_ln173_fu_1534_p2;
wire    ap_CS_fsm_state62;
wire   [31:0] frame_start_sample_fu_1544_p2;
reg   [31:0] frame_start_sample_reg_2852;
wire   [13:0] add_ln174_1_fu_1550_p2;
reg   [13:0] add_ln174_1_reg_2857;
wire   [2:0] trunc_ln194_fu_1586_p1;
reg   [2:0] trunc_ln194_reg_2865;
wire    ap_CS_fsm_state67;
wire   [0:0] icmp_ln193_fu_1574_p2;
wire   [11:0] trunc_ln229_fu_1596_p1;
reg   [11:0] trunc_ln229_reg_2871;
wire   [17:0] mean_i_1_fu_1657_p3;
reg   [17:0] mean_i_1_reg_2877;
wire    ap_CS_fsm_state69;
wire   [17:0] mean_q_V_fu_1716_p3;
reg   [17:0] mean_q_V_reg_2882;
wire   [17:0] var_i_V_fu_1789_p3;
reg   [17:0] var_i_V_reg_2887;
wire    ap_CS_fsm_state71;
wire   [17:0] var_q_V_fu_1847_p3;
reg   [17:0] var_q_V_reg_2892;
wire   [16:0] grp_sqrt_fixed_18_2_s_fu_656_ap_return;
reg   [16:0] op_V_reg_2897;
wire    ap_CS_fsm_state83;
wire   [16:0] grp_sqrt_fixed_18_2_s_fu_661_ap_return;
reg   [16:0] op2_V_reg_2902;
wire   [31:0] grp_atan2_cordic_float_s_fu_678_ap_return;
reg   [31:0] phase_offset_rad_reg_2913;
wire    ap_CS_fsm_state139;
wire   [31:0] bitcast_ln245_1_fu_1922_p1;
reg   [31:0] bitcast_ln245_1_reg_2918;
wire    ap_CS_fsm_state140;
wire   [31:0] grp_sin_or_cos_float_s_fu_684_ap_return;
reg   [31:0] v_assign_2_reg_2924;
wire    ap_CS_fsm_state141;
wire   [31:0] grp_sin_or_cos_float_s_fu_699_ap_return;
reg   [31:0] v_assign_3_reg_2930;
reg   [0:0] p_Result_104_reg_2936;
wire    ap_CS_fsm_state143;
reg   [10:0] exp_tmp_2_reg_2941;
wire   [51:0] trunc_ln574_2_fu_1954_p1;
reg   [51:0] trunc_ln574_2_reg_2946;
wire   [0:0] icmp_ln580_2_fu_1958_p2;
reg   [0:0] icmp_ln580_2_reg_2951;
reg   [0:0] p_Result_106_reg_2959;
reg   [10:0] exp_tmp_3_reg_2964;
wire   [51:0] trunc_ln574_3_fu_1990_p1;
reg   [51:0] trunc_ln574_3_reg_2969;
wire   [0:0] icmp_ln580_3_fu_1994_p2;
reg   [0:0] icmp_ln580_3_reg_2974;
wire   [53:0] man_V_8_fu_2020_p3;
reg   [53:0] man_V_8_reg_2982;
wire    ap_CS_fsm_state144;
wire  signed [11:0] sh_amt_2_fu_2051_p3;
reg  signed [11:0] sh_amt_2_reg_2987;
wire   [0:0] icmp_ln591_2_fu_2059_p2;
reg   [0:0] icmp_ln591_2_reg_2992;
wire   [17:0] trunc_ln592_2_fu_2065_p1;
reg   [17:0] trunc_ln592_2_reg_2997;
wire   [0:0] icmp_ln594_2_fu_2069_p2;
reg   [0:0] icmp_ln594_2_reg_3003;
wire   [0:0] and_ln590_2_fu_2092_p2;
reg   [0:0] and_ln590_2_reg_3008;
wire   [0:0] or_ln580_4_fu_2116_p2;
reg   [0:0] or_ln580_4_reg_3014;
wire   [53:0] man_V_11_fu_2141_p3;
reg   [53:0] man_V_11_reg_3020;
wire  signed [11:0] sh_amt_3_fu_2172_p3;
reg  signed [11:0] sh_amt_3_reg_3025;
wire   [0:0] icmp_ln591_3_fu_2180_p2;
reg   [0:0] icmp_ln591_3_reg_3030;
wire   [17:0] trunc_ln592_3_fu_2186_p1;
reg   [17:0] trunc_ln592_3_reg_3035;
wire   [0:0] icmp_ln594_3_fu_2190_p2;
reg   [0:0] icmp_ln594_3_reg_3041;
wire   [0:0] and_ln590_3_fu_2213_p2;
reg   [0:0] and_ln590_3_reg_3046;
wire   [0:0] or_ln580_6_fu_2237_p2;
reg   [0:0] or_ln580_6_reg_3052;
wire   [17:0] select_ln580_12_fu_2361_p3;
reg   [17:0] select_ln580_12_reg_3058;
wire    ap_CS_fsm_state145;
wire   [17:0] select_ln580_13_fu_2368_p3;
reg   [17:0] select_ln580_13_reg_3063;
wire   [17:0] select_ln580_17_fu_2402_p3;
reg   [17:0] select_ln580_17_reg_3068;
wire   [17:0] select_ln580_18_fu_2409_p3;
reg   [17:0] select_ln580_18_reg_3073;
wire   [33:0] shl_i_i_i176_i_fu_2430_p3;
reg   [33:0] shl_i_i_i176_i_reg_3078;
wire    ap_CS_fsm_state146;
wire   [33:0] shl_i_i_i144_i_fu_2445_p3;
reg   [33:0] shl_i_i_i144_i_reg_3083;
reg   [63:0] gmem_out_addr_reg_3088;
wire    ap_CS_fsm_state154;
reg   [2:0] lo_lut_i_V_address0;
reg    lo_lut_i_V_ce0;
reg    lo_lut_i_V_we0;
wire   [17:0] lo_lut_i_V_q0;
reg   [2:0] lo_lut_q_V_address0;
reg    lo_lut_q_V_ce0;
reg    lo_lut_q_V_we0;
wire   [17:0] lo_lut_q_V_q0;
reg   [11:0] frame_data_i_V_address0;
reg    frame_data_i_V_ce0;
reg    frame_data_i_V_we0;
wire   [17:0] frame_data_i_V_q0;
reg   [11:0] frame_data_q_V_address0;
reg    frame_data_q_V_ce0;
reg    frame_data_q_V_we0;
wire   [17:0] frame_data_q_V_q0;
reg   [8:0] preamble_wf_i_V_address0;
reg    preamble_wf_i_V_ce0;
reg    preamble_wf_i_V_we0;
wire   [17:0] preamble_wf_i_V_q0;
reg   [8:0] preamble_wf_q_V_address0;
reg    preamble_wf_q_V_ce0;
reg    preamble_wf_q_V_we0;
wire   [17:0] preamble_wf_q_V_q0;
reg   [5:0] sampled_syms_i_V_address0;
reg    sampled_syms_i_V_ce0;
reg    sampled_syms_i_V_we0;
wire   [17:0] sampled_syms_i_V_q0;
reg   [5:0] sampled_syms_q_V_address0;
reg    sampled_syms_q_V_ce0;
reg    sampled_syms_q_V_we0;
wire   [17:0] sampled_syms_q_V_q0;
reg   [5:0] rx_preamble_syms_i_V_address0;
reg    rx_preamble_syms_i_V_ce0;
reg    rx_preamble_syms_i_V_we0;
wire   [17:0] rx_preamble_syms_i_V_q0;
reg   [5:0] rx_preamble_syms_q_V_address0;
reg    rx_preamble_syms_q_V_ce0;
reg    rx_preamble_syms_q_V_we0;
wire   [17:0] rx_preamble_syms_q_V_q0;
reg   [11:0] corrected_frame_i_V_address0;
reg    corrected_frame_i_V_ce0;
reg    corrected_frame_i_V_we0;
wire   [17:0] corrected_frame_i_V_q0;
reg   [11:0] corrected_frame_q_V_address0;
reg    corrected_frame_q_V_ce0;
reg    corrected_frame_q_V_we0;
wire   [17:0] corrected_frame_q_V_q0;
reg   [8:0] rx_syms_i_V_address0;
reg    rx_syms_i_V_ce0;
reg    rx_syms_i_V_we0;
wire   [17:0] rx_syms_i_V_q0;
reg   [8:0] rx_syms_q_V_address0;
reg    rx_syms_q_V_ce0;
reg    rx_syms_q_V_we0;
wire   [17:0] rx_syms_q_V_q0;
reg   [8:0] decoded_bits_0_address0;
reg    decoded_bits_0_ce0;
reg    decoded_bits_0_we0;
wire   [4:0] decoded_bits_0_q0;
reg   [8:0] decoded_bits_1_address0;
reg    decoded_bits_1_ce0;
reg    decoded_bits_1_we0;
wire   [4:0] decoded_bits_1_q0;
wire    grp_generic_sincos_18_2_s_fu_523_ap_start;
wire    grp_generic_sincos_18_2_s_fu_523_ap_done;
wire    grp_generic_sincos_18_2_s_fu_523_ap_idle;
wire    grp_generic_sincos_18_2_s_fu_523_ap_ready;
reg   [17:0] grp_generic_sincos_18_2_s_fu_523_in_r;
wire   [17:0] grp_generic_sincos_18_2_s_fu_523_ap_return_0;
wire   [17:0] grp_generic_sincos_18_2_s_fu_523_ap_return_1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWUSER;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WVALID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WDATA;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WSTRB;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WLAST;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WID;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WUSER;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_BREADY;
wire  signed [29:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out_ap_vld;
wire  signed [29:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out_ap_vld;
wire   [13:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0;
wire   [15:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0;
wire   [15:0] grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready;
wire   [15:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out_ap_vld;
wire   [13:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0;
wire   [15:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1;
wire   [13:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0;
wire   [15:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1;
wire    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready;
wire   [13:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready;
wire   [2:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0;
wire   [2:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld;
wire   [13:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready;
wire   [8:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out_ap_vld;
wire   [31:0] grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out_ap_vld;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0;
wire   [47:0] grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out_ap_vld;
wire   [47:0] grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out;
wire    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out_ap_vld;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out_ap_vld;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out_ap_vld;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce;
reg   [31:0] grp_atan2_cordic_float_s_fu_678_y_in;
reg   [31:0] grp_atan2_cordic_float_s_fu_678_x_in;
wire    grp_sin_or_cos_float_s_fu_684_ap_start;
wire    grp_sin_or_cos_float_s_fu_684_ap_done;
wire    grp_sin_or_cos_float_s_fu_684_ap_idle;
wire    grp_sin_or_cos_float_s_fu_684_ap_ready;
wire    grp_sin_or_cos_float_s_fu_699_ap_start;
wire    grp_sin_or_cos_float_s_fu_699_ap_done;
wire    grp_sin_or_cos_float_s_fu_699_ap_idle;
wire    grp_sin_or_cos_float_s_fu_699_ap_ready;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0;
wire   [17:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out_ap_vld;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID;
wire   [7:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_RREADY;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0;
wire   [6:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld;
wire    gmem_in_AWREADY;
wire    gmem_in_WREADY;
reg    gmem_in_ARVALID;
wire    gmem_in_ARREADY;
reg   [63:0] gmem_in_ARADDR;
reg   [0:0] gmem_in_ARID;
reg   [31:0] gmem_in_ARLEN;
reg   [2:0] gmem_in_ARSIZE;
reg   [1:0] gmem_in_ARBURST;
reg   [1:0] gmem_in_ARLOCK;
reg   [3:0] gmem_in_ARCACHE;
reg   [2:0] gmem_in_ARPROT;
reg   [3:0] gmem_in_ARQOS;
reg   [3:0] gmem_in_ARREGION;
reg   [0:0] gmem_in_ARUSER;
wire    gmem_in_RVALID;
reg    gmem_in_RREADY;
wire   [31:0] gmem_in_RDATA;
wire    gmem_in_RLAST;
wire   [0:0] gmem_in_RID;
wire   [8:0] gmem_in_RFIFONUM;
wire   [0:0] gmem_in_RUSER;
wire   [1:0] gmem_in_RRESP;
wire    gmem_in_BVALID;
wire   [1:0] gmem_in_BRESP;
wire   [0:0] gmem_in_BID;
wire   [0:0] gmem_in_BUSER;
reg    gmem_out_AWVALID;
wire    gmem_out_AWREADY;
reg   [63:0] gmem_out_AWADDR;
reg   [0:0] gmem_out_AWID;
reg   [31:0] gmem_out_AWLEN;
reg   [2:0] gmem_out_AWSIZE;
reg   [1:0] gmem_out_AWBURST;
reg   [1:0] gmem_out_AWLOCK;
reg   [3:0] gmem_out_AWCACHE;
reg   [2:0] gmem_out_AWPROT;
reg   [3:0] gmem_out_AWQOS;
reg   [3:0] gmem_out_AWREGION;
reg   [0:0] gmem_out_AWUSER;
reg    gmem_out_WVALID;
wire    gmem_out_WREADY;
reg   [7:0] gmem_out_WDATA;
reg   [0:0] gmem_out_WSTRB;
reg    gmem_out_WLAST;
reg   [0:0] gmem_out_WID;
reg   [0:0] gmem_out_WUSER;
wire    gmem_out_ARREADY;
wire    gmem_out_RVALID;
wire   [7:0] gmem_out_RDATA;
wire    gmem_out_RLAST;
wire   [0:0] gmem_out_RID;
wire   [10:0] gmem_out_RFIFONUM;
wire   [0:0] gmem_out_RUSER;
wire   [1:0] gmem_out_RRESP;
wire    gmem_out_BVALID;
reg    gmem_out_BREADY;
wire   [1:0] gmem_out_BRESP;
wire   [0:0] gmem_out_BID;
wire   [0:0] gmem_out_BUSER;
reg    grp_generic_sincos_18_2_s_fu_523_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state58;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
reg    grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg;
reg    grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg;
wire    ap_CS_fsm_state37;
reg    grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
reg    grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg;
wire    ap_CS_fsm_state59;
reg    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg;
reg   [160:0] ap_NS_fsm;
wire    ap_NS_fsm_state60;
reg   [31:0] peak_idx_2_loc_fu_320;
wire    ap_CS_fsm_state61;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
reg    grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg;
wire    ap_CS_fsm_state68;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg;
wire    ap_CS_fsm_state85;
reg    grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state72;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg;
wire    ap_CS_fsm_state86;
wire    ap_CS_fsm_state87;
wire    ap_CS_fsm_state88;
reg    grp_sin_or_cos_float_s_fu_684_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_699_ap_start_reg;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg;
wire    ap_CS_fsm_state147;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg;
wire    ap_CS_fsm_state148;
wire    ap_CS_fsm_state149;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg;
wire    ap_CS_fsm_state150;
wire    ap_CS_fsm_state151;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg;
wire    ap_CS_fsm_state152;
wire    ap_CS_fsm_state153;
reg   [6:0] ascii_idx_loc_fu_288;
wire  signed [63:0] sext_ln88_fu_1098_p1;
wire   [63:0] add_ln314_fu_2461_p2;
reg    ap_block_state161;
reg   [6:0] i_fu_284;
wire   [6:0] add_ln69_fu_818_p2;
reg   [3:0] i_4_fu_400;
wire   [3:0] add_ln134_fu_1255_p2;
reg   [17:0] max_sep_V_fu_404;
wire   [17:0] max_sep_V_2_fu_1876_p3;
wire    ap_CS_fsm_state84;
reg   [31:0] best_sym_offset_fu_408;
wire   [31:0] best_sym_offset_4_fu_1887_p3;
reg   [3:0] best_sym_offset_1_fu_412;
wire   [3:0] add_ln193_fu_1580_p2;
reg   [31:0] grp_fu_756_p0;
reg   [31:0] grp_fu_756_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_768_p0;
reg   [31:0] grp_fu_771_p0;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state142;
wire   [63:0] grp_fu_771_p1;
wire   [63:0] ireg_fu_843_p1;
wire   [62:0] trunc_ln564_fu_847_p1;
wire   [52:0] p_Result_101_fu_882_p3;
wire   [53:0] zext_ln578_fu_889_p1;
wire   [53:0] man_V_1_fu_893_p2;
wire   [11:0] zext_ln501_fu_879_p1;
wire   [11:0] F2_fu_906_p2;
wire   [0:0] icmp_ln590_fu_912_p2;
wire   [11:0] add_ln590_fu_918_p2;
wire   [11:0] sub_ln590_fu_924_p2;
wire   [0:0] or_ln591_fu_960_p2;
wire   [0:0] xor_ln591_fu_965_p2;
wire   [0:0] or_ln590_fu_977_p2;
wire   [0:0] icmp_ln612_fu_954_p2;
wire   [0:0] xor_ln590_fu_983_p2;
wire   [0:0] and_ln612_fu_989_p2;
wire  signed [31:0] sext_ln590_fu_1000_p1;
wire   [53:0] zext_ln595_fu_1003_p1;
wire   [53:0] ashr_ln595_fu_1007_p2;
wire   [31:0] bitcast_ln714_fu_1016_p1;
wire   [0:0] tmp_70_fu_1019_p3;
wire   [17:0] sext_ln590cast_fu_1035_p1;
wire   [0:0] xor_ln580_fu_1044_p2;
wire   [17:0] shl_ln613_fu_1039_p2;
wire   [0:0] and_ln594_fu_1054_p2;
wire   [17:0] trunc_ln595_fu_1012_p1;
wire   [17:0] select_ln597_fu_1027_p3;
wire   [0:0] and_ln591_fu_1049_p2;
wire   [17:0] select_ln580_fu_1058_p3;
wire   [17:0] select_ln580_1_fu_1065_p3;
wire   [0:0] or_ln580_1_fu_1087_p2;
wire   [31:0] mul_ln1558_fu_1118_p1;
wire  signed [29:0] tmp_fu_1124_p1;
wire   [31:0] mul_ln1558_1_fu_1146_p1;
wire  signed [29:0] tmp_66_fu_1152_p1;
wire   [60:0] sub_ln1558_fu_1170_p2;
wire   [15:0] tmp_64_fu_1175_p4;
wire   [15:0] select_ln1558_fu_1185_p3;
wire   [15:0] sub_ln1558_1_fu_1191_p2;
wire   [60:0] sub_ln1558_2_fu_1204_p2;
wire   [15:0] tmp_67_fu_1209_p4;
wire   [15:0] select_ln1558_2_fu_1219_p3;
wire   [15:0] sub_ln1558_3_fu_1225_p2;
wire   [2:0] trunc_ln135_fu_1261_p1;
wire   [63:0] ireg_1_fu_1275_p1;
wire   [62:0] trunc_ln564_1_fu_1279_p1;
wire   [52:0] p_Result_103_fu_1314_p3;
wire   [53:0] zext_ln578_1_fu_1321_p1;
wire   [53:0] man_V_4_fu_1325_p2;
wire   [11:0] zext_ln501_1_fu_1311_p1;
wire   [11:0] F2_1_fu_1338_p2;
wire   [0:0] icmp_ln590_1_fu_1344_p2;
wire   [11:0] add_ln590_1_fu_1350_p2;
wire   [11:0] sub_ln590_1_fu_1356_p2;
wire   [0:0] or_ln591_1_fu_1392_p2;
wire   [0:0] xor_ln591_1_fu_1397_p2;
wire   [0:0] or_ln590_1_fu_1409_p2;
wire   [0:0] icmp_ln612_1_fu_1386_p2;
wire   [0:0] xor_ln590_1_fu_1415_p2;
wire   [0:0] and_ln612_1_fu_1421_p2;
wire  signed [31:0] sext_ln590_1_fu_1432_p1;
wire   [53:0] zext_ln595_1_fu_1435_p1;
wire   [53:0] ashr_ln595_1_fu_1439_p2;
wire   [31:0] bitcast_ln714_2_fu_1448_p1;
wire   [0:0] tmp_72_fu_1452_p3;
wire   [17:0] sext_ln590_1cast_fu_1468_p1;
wire   [0:0] xor_ln580_1_fu_1477_p2;
wire   [17:0] shl_ln613_1_fu_1472_p2;
wire   [0:0] and_ln594_1_fu_1487_p2;
wire   [17:0] trunc_ln595_1_fu_1444_p1;
wire   [17:0] select_ln597_1_fu_1460_p3;
wire   [0:0] and_ln591_1_fu_1482_p2;
wire   [17:0] select_ln580_5_fu_1491_p3;
wire   [17:0] select_ln580_6_fu_1498_p3;
wire   [0:0] or_ln580_3_fu_1520_p2;
wire   [13:0] trunc_ln174_fu_1540_p1;
wire   [31:0] sub_ln1201_fu_1615_p2;
wire   [25:0] trunc_ln1201_4_fu_1621_p4;
wire   [25:0] sub_ln1201_1_fu_1631_p2;
wire   [0:0] tmp_77_fu_1607_p3;
wire   [17:0] tmp_s_fu_1637_p4;
wire   [17:0] tmp_28_fu_1647_p4;
wire   [31:0] sub_ln1201_2_fu_1674_p2;
wire   [25:0] trunc_ln1201_6_fu_1680_p4;
wire   [25:0] sub_ln1201_3_fu_1690_p2;
wire   [0:0] tmp_78_fu_1666_p3;
wire   [17:0] tmp_29_fu_1696_p4;
wire   [17:0] tmp_30_fu_1706_p4;
wire   [45:0] trunc_ln209_1_fu_1735_p1;
wire   [45:0] sub_ln1201_4_fu_1747_p2;
wire   [39:0] trunc_ln1201_8_fu_1753_p4;
wire   [39:0] sub_ln1201_5_fu_1763_p2;
wire   [0:0] tmp_79_fu_1739_p3;
wire   [17:0] tmp_31_fu_1769_p4;
wire   [17:0] tmp_32_fu_1779_p4;
wire   [45:0] trunc_ln209_fu_1731_p1;
wire   [45:0] sub_ln1201_6_fu_1805_p2;
wire   [39:0] trunc_ln1201_s_fu_1811_p4;
wire   [39:0] sub_ln1201_7_fu_1821_p2;
wire   [0:0] tmp_80_fu_1797_p3;
wire   [17:0] tmp_33_fu_1827_p4;
wire   [17:0] tmp_34_fu_1837_p4;
wire   [17:0] zext_ln712_fu_1861_p1;
wire   [17:0] zext_ln1279_fu_1858_p1;
wire   [17:0] sep_V_fu_1864_p2;
wire   [0:0] icmp_ln1547_fu_1870_p2;
wire   [31:0] zext_ln221_fu_1884_p1;
wire   [31:0] bitcast_ln245_fu_1913_p1;
wire   [31:0] xor_ln245_fu_1916_p2;
wire   [63:0] ireg_2_fu_1928_p1;
wire   [62:0] trunc_ln564_2_fu_1932_p1;
wire   [63:0] grp_fu_774_p1;
wire   [63:0] ireg_3_fu_1964_p1;
wire   [62:0] trunc_ln564_3_fu_1968_p1;
wire   [52:0] p_Result_105_fu_2003_p3;
wire   [53:0] zext_ln578_2_fu_2010_p1;
wire   [53:0] man_V_7_fu_2014_p2;
wire   [11:0] zext_ln501_2_fu_2000_p1;
wire   [11:0] F2_2_fu_2027_p2;
wire   [0:0] icmp_ln590_2_fu_2033_p2;
wire   [11:0] add_ln590_2_fu_2039_p2;
wire   [11:0] sub_ln590_2_fu_2045_p2;
wire   [0:0] or_ln591_2_fu_2081_p2;
wire   [0:0] xor_ln591_2_fu_2086_p2;
wire   [0:0] or_ln590_2_fu_2098_p2;
wire   [0:0] icmp_ln612_2_fu_2075_p2;
wire   [0:0] xor_ln590_2_fu_2104_p2;
wire   [0:0] and_ln612_2_fu_2110_p2;
wire   [52:0] p_Result_107_fu_2124_p3;
wire   [53:0] zext_ln578_3_fu_2131_p1;
wire   [53:0] man_V_10_fu_2135_p2;
wire   [11:0] zext_ln501_3_fu_2121_p1;
wire   [11:0] F2_3_fu_2148_p2;
wire   [0:0] icmp_ln590_3_fu_2154_p2;
wire   [11:0] add_ln590_3_fu_2160_p2;
wire   [11:0] sub_ln590_3_fu_2166_p2;
wire   [0:0] or_ln591_3_fu_2202_p2;
wire   [0:0] xor_ln591_3_fu_2207_p2;
wire   [0:0] or_ln590_3_fu_2219_p2;
wire   [0:0] icmp_ln612_3_fu_2196_p2;
wire   [0:0] xor_ln590_3_fu_2225_p2;
wire   [0:0] and_ln612_3_fu_2231_p2;
wire  signed [31:0] sext_ln590_2_fu_2242_p1;
wire   [53:0] zext_ln595_2_fu_2245_p1;
wire   [31:0] bitcast_ln714_4_fu_2254_p1;
wire   [17:0] sext_ln590_2cast_fu_2265_p1;
wire   [0:0] xor_ln580_2_fu_2274_p2;
wire  signed [31:0] sext_ln590_3_fu_2288_p1;
wire   [53:0] zext_ln595_3_fu_2291_p1;
wire   [31:0] bitcast_ln714_6_fu_2300_p1;
wire   [17:0] sext_ln590_3cast_fu_2311_p1;
wire   [0:0] xor_ln580_3_fu_2320_p2;
wire   [17:0] shl_ln613_2_fu_2269_p2;
wire   [53:0] ashr_ln595_2_fu_2249_p2;
wire   [0:0] tmp_74_fu_2257_p3;
wire   [0:0] and_ln594_2_fu_2284_p2;
wire   [17:0] empty_106_fu_2341_p1;
wire   [17:0] select_ln597_2_fu_2345_p3;
wire   [17:0] select_ln580_10_fu_2334_p3;
wire   [17:0] select_ln580_11_fu_2353_p3;
wire   [0:0] and_ln591_2_fu_2279_p2;
wire   [17:0] shl_ln613_3_fu_2315_p2;
wire   [53:0] ashr_ln595_3_fu_2295_p2;
wire   [0:0] tmp_76_fu_2303_p3;
wire   [0:0] and_ln594_3_fu_2330_p2;
wire   [17:0] empty_108_fu_2382_p1;
wire   [17:0] select_ln597_3_fu_2386_p3;
wire   [17:0] select_ln580_15_fu_2375_p3;
wire   [17:0] select_ln580_16_fu_2394_p3;
wire   [0:0] and_ln591_3_fu_2325_p2;
wire   [0:0] or_ln580_5_fu_2416_p2;
wire   [17:0] select_ln580_14_fu_2424_p3;
wire   [0:0] or_ln580_7_fu_2420_p2;
wire   [17:0] select_ln580_19_fu_2439_p3;
wire   [63:0] zext_ln314_fu_2457_p1;
wire   [31:0] grp_fu_3094_p2;
reg   [31:0] grp_fu_3094_p0;
reg   [31:0] grp_fu_3094_p1;
reg    grp_fu_3094_ce;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_block_state34_on_subcall_done;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
reg    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
reg    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
reg    ap_block_state141_on_subcall_done;
reg    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
wire    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
reg    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
reg    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
reg    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
reg    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
reg    ap_ST_fsm_state155_blk;
reg    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
reg    ap_ST_fsm_state161_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 161'd1;
#0 grp_generic_sincos_18_2_s_fu_523_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_684_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_699_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg = 1'b0;
end

qpsk_hls_top_g_preamble_syms_ideal_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
g_preamble_syms_ideal_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_preamble_syms_ideal_i_V_address0),
    .ce0(g_preamble_syms_ideal_i_V_ce0),
    .we0(g_preamble_syms_ideal_i_V_we0),
    .d0(grp_generic_sincos_18_2_s_fu_523_ap_return_1),
    .q0(g_preamble_syms_ideal_i_V_q0)
);

qpsk_hls_top_g_preamble_syms_ideal_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
g_preamble_syms_ideal_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_preamble_syms_ideal_q_V_address0),
    .ce0(g_preamble_syms_ideal_q_V_ce0),
    .we0(g_preamble_syms_ideal_q_V_we0),
    .d0(grp_generic_sincos_18_2_s_fu_523_ap_return_0),
    .q0(g_preamble_syms_ideal_q_V_q0)
);

qpsk_hls_top_g_matched_filter_template_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
g_matched_filter_template_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_matched_filter_template_i_V_address0),
    .ce0(g_matched_filter_template_i_V_ce0),
    .we0(g_matched_filter_template_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0),
    .q0(g_matched_filter_template_i_V_q0),
    .address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1),
    .ce1(g_matched_filter_template_i_V_ce1),
    .we1(g_matched_filter_template_i_V_we1),
    .d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1)
);

qpsk_hls_top_g_matched_filter_template_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
g_matched_filter_template_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_matched_filter_template_q_V_address0),
    .ce0(g_matched_filter_template_q_V_ce0),
    .we0(g_matched_filter_template_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0),
    .q0(g_matched_filter_template_q_V_q0),
    .address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1),
    .ce1(g_matched_filter_template_q_V_ce1),
    .we1(g_matched_filter_template_q_V_we1),
    .d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1)
);

qpsk_hls_top_g_rx_samples_int_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_int_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_int_i_V_address0),
    .ce0(g_rx_samples_int_i_V_ce0),
    .we0(g_rx_samples_int_i_V_we0),
    .d0(g_rx_samples_int_i_V_d0),
    .q0(g_rx_samples_int_i_V_q0),
    .address1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1),
    .ce1(g_rx_samples_int_i_V_ce1),
    .q1(g_rx_samples_int_i_V_q1)
);

qpsk_hls_top_g_rx_samples_int_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_int_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_int_q_V_address0),
    .ce0(g_rx_samples_int_q_V_ce0),
    .we0(g_rx_samples_int_q_V_we0),
    .d0(g_rx_samples_int_q_V_d0),
    .q0(g_rx_samples_int_q_V_q0),
    .address1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1),
    .ce1(g_rx_samples_int_q_V_ce1),
    .q1(g_rx_samples_int_q_V_q1)
);

qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_fixed_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_fixed_i_V_address0),
    .ce0(g_rx_samples_fixed_i_V_ce0),
    .we0(g_rx_samples_fixed_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0),
    .q0(g_rx_samples_fixed_i_V_q0)
);

qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_fixed_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_fixed_q_V_address0),
    .ce0(g_rx_samples_fixed_q_V_ce0),
    .we0(g_rx_samples_fixed_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0),
    .q0(g_rx_samples_fixed_q_V_q0)
);

qpsk_hls_top_g_preamble_phases_ideal_deg_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
g_preamble_phases_ideal_deg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_preamble_phases_ideal_deg_address0),
    .ce0(g_preamble_phases_ideal_deg_ce0),
    .q0(g_preamble_phases_ideal_deg_q0)
);

qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_baseband_data_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_baseband_data_i_V_address0),
    .ce0(g_baseband_data_i_V_ce0),
    .we0(g_baseband_data_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0),
    .q0(g_baseband_data_i_V_q0)
);

qpsk_hls_top_g_rx_samples_fixed_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_baseband_data_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_baseband_data_q_V_address0),
    .ce0(g_baseband_data_q_V_ce0),
    .we0(g_baseband_data_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0),
    .q0(g_baseband_data_q_V_q0)
);

qpsk_hls_top_lo_lut_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lo_lut_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lo_lut_i_V_address0),
    .ce0(lo_lut_i_V_ce0),
    .we0(lo_lut_i_V_we0),
    .d0(grp_generic_sincos_18_2_s_fu_523_ap_return_1),
    .q0(lo_lut_i_V_q0)
);

qpsk_hls_top_lo_lut_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lo_lut_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lo_lut_q_V_address0),
    .ce0(lo_lut_q_V_ce0),
    .we0(lo_lut_q_V_we0),
    .d0(grp_generic_sincos_18_2_s_fu_523_ap_return_0),
    .q0(lo_lut_q_V_q0)
);

qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
frame_data_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_data_i_V_address0),
    .ce0(frame_data_i_V_ce0),
    .we0(frame_data_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0),
    .q0(frame_data_i_V_q0)
);

qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
frame_data_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_data_q_V_address0),
    .ce0(frame_data_q_V_ce0),
    .we0(frame_data_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0),
    .q0(frame_data_q_V_q0)
);

qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
preamble_wf_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(preamble_wf_i_V_address0),
    .ce0(preamble_wf_i_V_ce0),
    .we0(preamble_wf_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0),
    .q0(preamble_wf_i_V_q0)
);

qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
preamble_wf_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(preamble_wf_q_V_address0),
    .ce0(preamble_wf_q_V_ce0),
    .we0(preamble_wf_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0),
    .q0(preamble_wf_q_V_q0)
);

qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
sampled_syms_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sampled_syms_i_V_address0),
    .ce0(sampled_syms_i_V_ce0),
    .we0(sampled_syms_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0),
    .q0(sampled_syms_i_V_q0)
);

qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
sampled_syms_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sampled_syms_q_V_address0),
    .ce0(sampled_syms_q_V_ce0),
    .we0(sampled_syms_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0),
    .q0(sampled_syms_q_V_q0)
);

qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
rx_preamble_syms_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_preamble_syms_i_V_address0),
    .ce0(rx_preamble_syms_i_V_ce0),
    .we0(rx_preamble_syms_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0),
    .q0(rx_preamble_syms_i_V_q0)
);

qpsk_hls_top_sampled_syms_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
rx_preamble_syms_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_preamble_syms_q_V_address0),
    .ce0(rx_preamble_syms_q_V_ce0),
    .we0(rx_preamble_syms_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0),
    .q0(rx_preamble_syms_q_V_q0)
);

qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
corrected_frame_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(corrected_frame_i_V_address0),
    .ce0(corrected_frame_i_V_ce0),
    .we0(corrected_frame_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0),
    .q0(corrected_frame_i_V_q0)
);

qpsk_hls_top_frame_data_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
corrected_frame_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(corrected_frame_q_V_address0),
    .ce0(corrected_frame_q_V_ce0),
    .we0(corrected_frame_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0),
    .q0(corrected_frame_q_V_q0)
);

qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rx_syms_i_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_syms_i_V_address0),
    .ce0(rx_syms_i_V_ce0),
    .we0(rx_syms_i_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0),
    .q0(rx_syms_i_V_q0)
);

qpsk_hls_top_preamble_wf_i_V_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rx_syms_q_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_syms_q_V_address0),
    .ce0(rx_syms_q_V_ce0),
    .we0(rx_syms_q_V_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0),
    .q0(rx_syms_q_V_q0)
);

qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
decoded_bits_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(decoded_bits_0_address0),
    .ce0(decoded_bits_0_ce0),
    .we0(decoded_bits_0_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0),
    .q0(decoded_bits_0_q0)
);

qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
decoded_bits_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(decoded_bits_1_address0),
    .ce0(decoded_bits_1_ce0),
    .we0(decoded_bits_1_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0),
    .q0(decoded_bits_1_q0)
);

qpsk_hls_top_generic_sincos_18_2_s grp_generic_sincos_18_2_s_fu_523(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_18_2_s_fu_523_ap_start),
    .ap_done(grp_generic_sincos_18_2_s_fu_523_ap_done),
    .ap_idle(grp_generic_sincos_18_2_s_fu_523_ap_idle),
    .ap_ready(grp_generic_sincos_18_2_s_fu_523_ap_ready),
    .in_r(grp_generic_sincos_18_2_s_fu_523_in_r),
    .ap_return_0(grp_generic_sincos_18_2_s_fu_523_ap_return_0),
    .ap_return_1(grp_generic_sincos_18_2_s_fu_523_ap_return_1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready),
    .g_preamble_syms_ideal_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0),
    .g_preamble_syms_ideal_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0),
    .g_preamble_syms_ideal_i_V_q0(g_preamble_syms_ideal_i_V_q0),
    .g_preamble_syms_ideal_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0),
    .g_preamble_syms_ideal_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0),
    .g_preamble_syms_ideal_q_V_q0(g_preamble_syms_ideal_q_V_q0),
    .g_matched_filter_template_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0),
    .g_matched_filter_template_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0),
    .g_matched_filter_template_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0),
    .g_matched_filter_template_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d0),
    .g_matched_filter_template_i_V_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address1),
    .g_matched_filter_template_i_V_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1),
    .g_matched_filter_template_i_V_we1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1),
    .g_matched_filter_template_i_V_d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_d1),
    .g_matched_filter_template_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0),
    .g_matched_filter_template_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0),
    .g_matched_filter_template_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0),
    .g_matched_filter_template_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d0),
    .g_matched_filter_template_q_V_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address1),
    .g_matched_filter_template_q_V_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1),
    .g_matched_filter_template_q_V_we1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1),
    .g_matched_filter_template_q_V_d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_d1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_IMPORT_LOOP grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready),
    .m_axi_gmem_in_AWVALID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWVALID),
    .m_axi_gmem_in_AWREADY(1'b0),
    .m_axi_gmem_in_AWADDR(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWADDR),
    .m_axi_gmem_in_AWID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWID),
    .m_axi_gmem_in_AWLEN(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLEN),
    .m_axi_gmem_in_AWSIZE(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWSIZE),
    .m_axi_gmem_in_AWBURST(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWBURST),
    .m_axi_gmem_in_AWLOCK(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWLOCK),
    .m_axi_gmem_in_AWCACHE(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWCACHE),
    .m_axi_gmem_in_AWPROT(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWPROT),
    .m_axi_gmem_in_AWQOS(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWQOS),
    .m_axi_gmem_in_AWREGION(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWREGION),
    .m_axi_gmem_in_AWUSER(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_AWUSER),
    .m_axi_gmem_in_WVALID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WVALID),
    .m_axi_gmem_in_WREADY(1'b0),
    .m_axi_gmem_in_WDATA(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WDATA),
    .m_axi_gmem_in_WSTRB(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WSTRB),
    .m_axi_gmem_in_WLAST(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WLAST),
    .m_axi_gmem_in_WID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WID),
    .m_axi_gmem_in_WUSER(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_WUSER),
    .m_axi_gmem_in_ARVALID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID),
    .m_axi_gmem_in_ARREADY(gmem_in_ARREADY),
    .m_axi_gmem_in_ARADDR(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR),
    .m_axi_gmem_in_ARID(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID),
    .m_axi_gmem_in_ARLEN(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN),
    .m_axi_gmem_in_ARSIZE(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE),
    .m_axi_gmem_in_ARBURST(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST),
    .m_axi_gmem_in_ARLOCK(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK),
    .m_axi_gmem_in_ARCACHE(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE),
    .m_axi_gmem_in_ARPROT(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT),
    .m_axi_gmem_in_ARQOS(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS),
    .m_axi_gmem_in_ARREGION(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION),
    .m_axi_gmem_in_ARUSER(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER),
    .m_axi_gmem_in_RVALID(gmem_in_RVALID),
    .m_axi_gmem_in_RREADY(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY),
    .m_axi_gmem_in_RDATA(gmem_in_RDATA),
    .m_axi_gmem_in_RLAST(gmem_in_RLAST),
    .m_axi_gmem_in_RID(gmem_in_RID),
    .m_axi_gmem_in_RFIFONUM(gmem_in_RFIFONUM),
    .m_axi_gmem_in_RUSER(gmem_in_RUSER),
    .m_axi_gmem_in_RRESP(gmem_in_RRESP),
    .m_axi_gmem_in_BVALID(1'b0),
    .m_axi_gmem_in_BREADY(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_BREADY),
    .m_axi_gmem_in_BRESP(2'd0),
    .m_axi_gmem_in_BID(1'd0),
    .m_axi_gmem_in_BUSER(1'd0),
    .sext_ln88(trunc_ln9_reg_2587),
    .mean_q_accum_V_out(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out),
    .mean_q_accum_V_out_ap_vld(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out_ap_vld),
    .mean_i_accum_V_out(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out),
    .mean_i_accum_V_out_ap_vld(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out_ap_vld),
    .g_rx_samples_int_i_V_address0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0),
    .g_rx_samples_int_i_V_ce0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0),
    .g_rx_samples_int_i_V_we0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0),
    .g_rx_samples_int_i_V_d0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0),
    .g_rx_samples_int_q_V_address0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0),
    .g_rx_samples_int_q_V_ce0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0),
    .g_rx_samples_int_q_V_we0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0),
    .g_rx_samples_int_q_V_d0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_FIND_MAX_LOOP grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready),
    .mean_i(mean_i_reg_2719),
    .mean_q(mean_q_reg_2724),
    .max_abs_val_V_out(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out),
    .max_abs_val_V_out_ap_vld(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out_ap_vld),
    .g_rx_samples_int_i_V_address0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0),
    .g_rx_samples_int_i_V_ce0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0),
    .g_rx_samples_int_i_V_we0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0),
    .g_rx_samples_int_i_V_d0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0),
    .g_rx_samples_int_i_V_address1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address1),
    .g_rx_samples_int_i_V_ce1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1),
    .g_rx_samples_int_i_V_q1(g_rx_samples_int_i_V_q1),
    .g_rx_samples_int_q_V_address0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0),
    .g_rx_samples_int_q_V_ce0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0),
    .g_rx_samples_int_q_V_we0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0),
    .g_rx_samples_int_q_V_d0(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0),
    .g_rx_samples_int_q_V_address1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address1),
    .g_rx_samples_int_q_V_ce1(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1),
    .g_rx_samples_int_q_V_q1(g_rx_samples_int_q_V_q1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_NORM_LOOP grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready),
    .sext_ln120(grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_max_abs_val_V_out),
    .g_rx_samples_int_i_V_address0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0),
    .g_rx_samples_int_i_V_ce0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0),
    .g_rx_samples_int_i_V_q0(g_rx_samples_int_i_V_q0),
    .g_rx_samples_int_q_V_address0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0),
    .g_rx_samples_int_q_V_ce0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0),
    .g_rx_samples_int_q_V_q0(g_rx_samples_int_q_V_q0),
    .g_rx_samples_fixed_i_V_address0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0),
    .g_rx_samples_fixed_i_V_ce0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0),
    .g_rx_samples_fixed_i_V_we0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0),
    .g_rx_samples_fixed_i_V_d0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_d0),
    .g_rx_samples_fixed_q_V_address0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0),
    .g_rx_samples_fixed_q_V_ce0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0),
    .g_rx_samples_fixed_q_V_we0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0),
    .g_rx_samples_fixed_q_V_d0(grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_DDC_LOOP grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready),
    .lo_lut_i_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0),
    .lo_lut_i_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0),
    .lo_lut_i_V_q0(lo_lut_i_V_q0),
    .lo_lut_q_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0),
    .lo_lut_q_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0),
    .lo_lut_q_V_q0(lo_lut_q_V_q0),
    .g_rx_samples_fixed_i_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0),
    .g_rx_samples_fixed_i_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0),
    .g_rx_samples_fixed_i_V_q0(g_rx_samples_fixed_i_V_q0),
    .g_rx_samples_fixed_q_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0),
    .g_rx_samples_fixed_q_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0),
    .g_rx_samples_fixed_q_V_q0(g_rx_samples_fixed_q_V_q0),
    .g_baseband_data_i_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0),
    .g_baseband_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0),
    .g_baseband_data_i_V_we0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0),
    .g_baseband_data_i_V_d0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_d0),
    .g_baseband_data_q_V_address0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0),
    .g_baseband_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0),
    .g_baseband_data_q_V_we0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0),
    .g_baseband_data_q_V_d0(grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready),
    .peak_idx_2_out(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out),
    .peak_idx_2_out_ap_vld(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld),
    .g_baseband_data_i_V_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0),
    .g_baseband_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0),
    .g_baseband_data_i_V_q0(g_baseband_data_i_V_q0),
    .g_baseband_data_q_V_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0),
    .g_baseband_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0),
    .g_baseband_data_q_V_q0(g_baseband_data_q_V_q0),
    .g_matched_filter_template_i_V_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0),
    .g_matched_filter_template_i_V_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0),
    .g_matched_filter_template_i_V_q0(g_matched_filter_template_i_V_q0),
    .g_matched_filter_template_q_V_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0),
    .g_matched_filter_template_q_V_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0),
    .g_matched_filter_template_q_V_q0(g_matched_filter_template_q_V_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready),
    .sext_ln178(frame_start_sample_reg_2852),
    .add_ln174_1(add_ln174_1_reg_2857),
    .frame_data_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0),
    .frame_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0),
    .frame_data_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0),
    .frame_data_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_d0),
    .frame_data_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0),
    .frame_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0),
    .frame_data_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0),
    .frame_data_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_d0),
    .g_baseband_data_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0),
    .g_baseband_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0),
    .g_baseband_data_i_V_q0(g_baseband_data_i_V_q0),
    .g_baseband_data_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0),
    .g_baseband_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0),
    .g_baseband_data_q_V_q0(g_baseband_data_q_V_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready),
    .frame_data_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0),
    .frame_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0),
    .frame_data_i_V_q0(frame_data_i_V_q0),
    .frame_data_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0),
    .frame_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0),
    .frame_data_q_V_q0(frame_data_q_V_q0),
    .preamble_wf_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0),
    .preamble_wf_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0),
    .preamble_wf_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0),
    .preamble_wf_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_d0),
    .preamble_wf_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0),
    .preamble_wf_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0),
    .preamble_wf_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0),
    .preamble_wf_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready),
    .zext_ln193(trunc_ln194_reg_2865),
    .preamble_wf_i_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0),
    .preamble_wf_i_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0),
    .preamble_wf_i_V_q0(preamble_wf_i_V_q0),
    .preamble_wf_q_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0),
    .preamble_wf_q_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0),
    .preamble_wf_q_V_q0(preamble_wf_q_V_q0),
    .sampled_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0),
    .sampled_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0),
    .sampled_syms_i_V_we0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0),
    .sampled_syms_i_V_d0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_d0),
    .sampled_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0),
    .sampled_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0),
    .sampled_syms_q_V_we0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0),
    .sampled_syms_q_V_d0(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_d0),
    .mean_q_sym_V_out(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out),
    .mean_q_sym_V_out_ap_vld(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out_ap_vld),
    .mean_i_sym_V_out(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out),
    .mean_i_sym_V_out_ap_vld(grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out_ap_vld)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready),
    .trunc_ln14(trunc_ln229_reg_2871),
    .frame_data_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0),
    .frame_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0),
    .frame_data_i_V_q0(frame_data_i_V_q0),
    .frame_data_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0),
    .frame_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0),
    .frame_data_q_V_q0(frame_data_q_V_q0),
    .rx_preamble_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0),
    .rx_preamble_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0),
    .rx_preamble_syms_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0),
    .rx_preamble_syms_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_d0),
    .rx_preamble_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0),
    .rx_preamble_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0),
    .rx_preamble_syms_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0),
    .rx_preamble_syms_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready),
    .sampled_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0),
    .sampled_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0),
    .sampled_syms_i_V_q0(sampled_syms_i_V_q0),
    .mean_i_1(mean_i_1_reg_2877),
    .sampled_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0),
    .sampled_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0),
    .sampled_syms_q_V_q0(sampled_syms_q_V_q0),
    .mean_q_V(mean_q_V_reg_2882),
    .var_q_accum_V_2_out(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out),
    .var_q_accum_V_2_out_ap_vld(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out_ap_vld),
    .var_i_accum_V_2_out(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out),
    .var_i_accum_V_2_out_ap_vld(grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out_ap_vld)
);

qpsk_hls_top_sqrt_fixed_18_2_s grp_sqrt_fixed_18_2_s_fu_656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x(var_i_V_reg_2887),
    .ap_return(grp_sqrt_fixed_18_2_s_fu_656_ap_return)
);

qpsk_hls_top_sqrt_fixed_18_2_s grp_sqrt_fixed_18_2_s_fu_661(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x(var_q_V_reg_2892),
    .ap_return(grp_sqrt_fixed_18_2_s_fu_661_ap_return)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready),
    .rx_preamble_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0),
    .rx_preamble_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0),
    .rx_preamble_syms_i_V_q0(rx_preamble_syms_i_V_q0),
    .rx_preamble_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0),
    .rx_preamble_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0),
    .rx_preamble_syms_q_V_q0(rx_preamble_syms_q_V_q0),
    .phase_sum_i_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out),
    .phase_sum_i_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out_ap_vld),
    .phase_sum_q_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out),
    .phase_sum_q_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out_ap_vld),
    .g_preamble_syms_ideal_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0),
    .g_preamble_syms_ideal_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0),
    .g_preamble_syms_ideal_i_V_q0(g_preamble_syms_ideal_i_V_q0),
    .g_preamble_syms_ideal_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0),
    .g_preamble_syms_ideal_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0),
    .g_preamble_syms_ideal_q_V_q0(g_preamble_syms_ideal_q_V_q0),
    .grp_fu_3094_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0),
    .grp_fu_3094_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1),
    .grp_fu_3094_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_opcode),
    .grp_fu_3094_p_dout0(grp_fu_3094_p2),
    .grp_fu_3094_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce)
);

qpsk_hls_top_atan2_cordic_float_s grp_atan2_cordic_float_s_fu_678(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .y_in(grp_atan2_cordic_float_s_fu_678_y_in),
    .x_in(grp_atan2_cordic_float_s_fu_678_x_in),
    .ap_return(grp_atan2_cordic_float_s_fu_678_ap_return)
);

qpsk_hls_top_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_684(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_684_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_684_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_684_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_684_ap_ready),
    .t_in(bitcast_ln245_1_reg_2918),
    .do_cos(1'd1),
    .ap_return(grp_sin_or_cos_float_s_fu_684_ap_return)
);

qpsk_hls_top_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_699(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_699_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_699_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_699_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_699_ap_ready),
    .t_in(bitcast_ln245_1_reg_2918),
    .do_cos(1'd0),
    .ap_return(grp_sin_or_cos_float_s_fu_699_ap_return)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready),
    .frame_data_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0),
    .frame_data_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0),
    .frame_data_i_V_q0(frame_data_i_V_q0),
    .frame_data_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0),
    .frame_data_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0),
    .frame_data_q_V_q0(frame_data_q_V_q0),
    .shl_i_i_i176_i2644_cast(shl_i_i_i176_i_reg_3078),
    .sext_ln249(shl_i_i_i144_i_reg_3083),
    .corrected_frame_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0),
    .corrected_frame_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0),
    .corrected_frame_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0),
    .corrected_frame_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_d0),
    .corrected_frame_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0),
    .corrected_frame_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0),
    .corrected_frame_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0),
    .corrected_frame_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready),
    .trunc_ln14(trunc_ln229_reg_2871),
    .corrected_frame_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0),
    .corrected_frame_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0),
    .corrected_frame_i_V_q0(corrected_frame_i_V_q0),
    .corrected_frame_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0),
    .corrected_frame_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0),
    .corrected_frame_q_V_q0(corrected_frame_q_V_q0),
    .rx_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0),
    .rx_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0),
    .rx_syms_i_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0),
    .rx_syms_i_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_d0),
    .rx_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0),
    .rx_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0),
    .rx_syms_q_V_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0),
    .rx_syms_q_V_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready),
    .rx_syms_q_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0),
    .rx_syms_q_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0),
    .rx_syms_q_V_q0(rx_syms_q_V_q0),
    .rx_syms_i_V_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0),
    .rx_syms_i_V_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0),
    .rx_syms_i_V_q0(rx_syms_i_V_q0),
    .decoded_bits_0_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0),
    .decoded_bits_0_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0),
    .decoded_bits_0_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0),
    .decoded_bits_0_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_d0),
    .decoded_bits_1_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0),
    .decoded_bits_1_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0),
    .decoded_bits_1_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0),
    .decoded_bits_1_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_d0),
    .preamble_errors_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out),
    .preamble_errors_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out_ap_vld),
    .grp_atan2_cordic_float_s_fu_678_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1),
    .grp_atan2_cordic_float_s_fu_678_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2),
    .grp_atan2_cordic_float_s_fu_678_p_dout0(grp_atan2_cordic_float_s_fu_678_ap_return),
    .grp_fu_3094_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0),
    .grp_fu_3094_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1),
    .grp_fu_3094_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_opcode),
    .grp_fu_3094_p_dout0(grp_fu_3094_p2),
    .grp_fu_3094_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready),
    .m_axi_gmem_out_AWVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(8'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(11'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(gmem_out_BRESP),
    .m_axi_gmem_out_BID(gmem_out_BID),
    .m_axi_gmem_out_BUSER(gmem_out_BUSER),
    .ddr_out_buffer(ddr_out_buffer_read_reg_2483),
    .decoded_bits_0_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0),
    .decoded_bits_0_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0),
    .decoded_bits_0_q0(decoded_bits_0_q0),
    .decoded_bits_1_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0),
    .decoded_bits_1_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0),
    .decoded_bits_1_q0(decoded_bits_1_q0),
    .ascii_idx_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out),
    .ascii_idx_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld)
);

qpsk_hls_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ddr_in_buffer_packed(ddr_in_buffer_packed),
    .ddr_out_buffer(ddr_out_buffer),
    .out_ser_preamble(out_ser_preamble),
    .out_ser_preamble_ap_vld(out_ser_preamble_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

qpsk_hls_top_gmem_in_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_IN_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_IN_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_IN_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_IN_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_IN_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_IN_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_IN_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_IN_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_IN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_IN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_IN_CACHE_VALUE ))
gmem_in_m_axi_U(
    .AWVALID(m_axi_gmem_in_AWVALID),
    .AWREADY(m_axi_gmem_in_AWREADY),
    .AWADDR(m_axi_gmem_in_AWADDR),
    .AWID(m_axi_gmem_in_AWID),
    .AWLEN(m_axi_gmem_in_AWLEN),
    .AWSIZE(m_axi_gmem_in_AWSIZE),
    .AWBURST(m_axi_gmem_in_AWBURST),
    .AWLOCK(m_axi_gmem_in_AWLOCK),
    .AWCACHE(m_axi_gmem_in_AWCACHE),
    .AWPROT(m_axi_gmem_in_AWPROT),
    .AWQOS(m_axi_gmem_in_AWQOS),
    .AWREGION(m_axi_gmem_in_AWREGION),
    .AWUSER(m_axi_gmem_in_AWUSER),
    .WVALID(m_axi_gmem_in_WVALID),
    .WREADY(m_axi_gmem_in_WREADY),
    .WDATA(m_axi_gmem_in_WDATA),
    .WSTRB(m_axi_gmem_in_WSTRB),
    .WLAST(m_axi_gmem_in_WLAST),
    .WID(m_axi_gmem_in_WID),
    .WUSER(m_axi_gmem_in_WUSER),
    .ARVALID(m_axi_gmem_in_ARVALID),
    .ARREADY(m_axi_gmem_in_ARREADY),
    .ARADDR(m_axi_gmem_in_ARADDR),
    .ARID(m_axi_gmem_in_ARID),
    .ARLEN(m_axi_gmem_in_ARLEN),
    .ARSIZE(m_axi_gmem_in_ARSIZE),
    .ARBURST(m_axi_gmem_in_ARBURST),
    .ARLOCK(m_axi_gmem_in_ARLOCK),
    .ARCACHE(m_axi_gmem_in_ARCACHE),
    .ARPROT(m_axi_gmem_in_ARPROT),
    .ARQOS(m_axi_gmem_in_ARQOS),
    .ARREGION(m_axi_gmem_in_ARREGION),
    .ARUSER(m_axi_gmem_in_ARUSER),
    .RVALID(m_axi_gmem_in_RVALID),
    .RREADY(m_axi_gmem_in_RREADY),
    .RDATA(m_axi_gmem_in_RDATA),
    .RLAST(m_axi_gmem_in_RLAST),
    .RID(m_axi_gmem_in_RID),
    .RUSER(m_axi_gmem_in_RUSER),
    .RRESP(m_axi_gmem_in_RRESP),
    .BVALID(m_axi_gmem_in_BVALID),
    .BREADY(m_axi_gmem_in_BREADY),
    .BRESP(m_axi_gmem_in_BRESP),
    .BID(m_axi_gmem_in_BID),
    .BUSER(m_axi_gmem_in_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_in_ARVALID),
    .I_ARREADY(gmem_in_ARREADY),
    .I_ARADDR(gmem_in_ARADDR),
    .I_ARID(gmem_in_ARID),
    .I_ARLEN(gmem_in_ARLEN),
    .I_ARSIZE(gmem_in_ARSIZE),
    .I_ARLOCK(gmem_in_ARLOCK),
    .I_ARCACHE(gmem_in_ARCACHE),
    .I_ARQOS(gmem_in_ARQOS),
    .I_ARPROT(gmem_in_ARPROT),
    .I_ARUSER(gmem_in_ARUSER),
    .I_ARBURST(gmem_in_ARBURST),
    .I_ARREGION(gmem_in_ARREGION),
    .I_RVALID(gmem_in_RVALID),
    .I_RREADY(gmem_in_RREADY),
    .I_RDATA(gmem_in_RDATA),
    .I_RFIFONUM(gmem_in_RFIFONUM),
    .I_RID(gmem_in_RID),
    .I_RUSER(gmem_in_RUSER),
    .I_RRESP(gmem_in_RRESP),
    .I_RLAST(gmem_in_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_in_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_in_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_in_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_in_BRESP),
    .I_BID(gmem_in_BID),
    .I_BUSER(gmem_in_BUSER)
);

qpsk_hls_top_gmem_out_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_OUT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_OUT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_OUT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_OUT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_OUT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_OUT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_OUT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_OUT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_OUT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_OUT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_OUT_CACHE_VALUE ))
gmem_out_m_axi_U(
    .AWVALID(m_axi_gmem_out_AWVALID),
    .AWREADY(m_axi_gmem_out_AWREADY),
    .AWADDR(m_axi_gmem_out_AWADDR),
    .AWID(m_axi_gmem_out_AWID),
    .AWLEN(m_axi_gmem_out_AWLEN),
    .AWSIZE(m_axi_gmem_out_AWSIZE),
    .AWBURST(m_axi_gmem_out_AWBURST),
    .AWLOCK(m_axi_gmem_out_AWLOCK),
    .AWCACHE(m_axi_gmem_out_AWCACHE),
    .AWPROT(m_axi_gmem_out_AWPROT),
    .AWQOS(m_axi_gmem_out_AWQOS),
    .AWREGION(m_axi_gmem_out_AWREGION),
    .AWUSER(m_axi_gmem_out_AWUSER),
    .WVALID(m_axi_gmem_out_WVALID),
    .WREADY(m_axi_gmem_out_WREADY),
    .WDATA(m_axi_gmem_out_WDATA),
    .WSTRB(m_axi_gmem_out_WSTRB),
    .WLAST(m_axi_gmem_out_WLAST),
    .WID(m_axi_gmem_out_WID),
    .WUSER(m_axi_gmem_out_WUSER),
    .ARVALID(m_axi_gmem_out_ARVALID),
    .ARREADY(m_axi_gmem_out_ARREADY),
    .ARADDR(m_axi_gmem_out_ARADDR),
    .ARID(m_axi_gmem_out_ARID),
    .ARLEN(m_axi_gmem_out_ARLEN),
    .ARSIZE(m_axi_gmem_out_ARSIZE),
    .ARBURST(m_axi_gmem_out_ARBURST),
    .ARLOCK(m_axi_gmem_out_ARLOCK),
    .ARCACHE(m_axi_gmem_out_ARCACHE),
    .ARPROT(m_axi_gmem_out_ARPROT),
    .ARQOS(m_axi_gmem_out_ARQOS),
    .ARREGION(m_axi_gmem_out_ARREGION),
    .ARUSER(m_axi_gmem_out_ARUSER),
    .RVALID(m_axi_gmem_out_RVALID),
    .RREADY(m_axi_gmem_out_RREADY),
    .RDATA(m_axi_gmem_out_RDATA),
    .RLAST(m_axi_gmem_out_RLAST),
    .RID(m_axi_gmem_out_RID),
    .RUSER(m_axi_gmem_out_RUSER),
    .RRESP(m_axi_gmem_out_RRESP),
    .BVALID(m_axi_gmem_out_BVALID),
    .BREADY(m_axi_gmem_out_BREADY),
    .BRESP(m_axi_gmem_out_BRESP),
    .BID(m_axi_gmem_out_BID),
    .BUSER(m_axi_gmem_out_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_out_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_out_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_out_RDATA),
    .I_RFIFONUM(gmem_out_RFIFONUM),
    .I_RID(gmem_out_RID),
    .I_RUSER(gmem_out_RUSER),
    .I_RRESP(gmem_out_RRESP),
    .I_RLAST(gmem_out_RLAST),
    .I_AWVALID(gmem_out_AWVALID),
    .I_AWREADY(gmem_out_AWREADY),
    .I_AWADDR(gmem_out_AWADDR),
    .I_AWID(gmem_out_AWID),
    .I_AWLEN(gmem_out_AWLEN),
    .I_AWSIZE(gmem_out_AWSIZE),
    .I_AWLOCK(gmem_out_AWLOCK),
    .I_AWCACHE(gmem_out_AWCACHE),
    .I_AWQOS(gmem_out_AWQOS),
    .I_AWPROT(gmem_out_AWPROT),
    .I_AWUSER(gmem_out_AWUSER),
    .I_AWBURST(gmem_out_AWBURST),
    .I_AWREGION(gmem_out_AWREGION),
    .I_WVALID(gmem_out_WVALID),
    .I_WREADY(gmem_out_WREADY),
    .I_WDATA(gmem_out_WDATA),
    .I_WID(gmem_out_WID),
    .I_WUSER(gmem_out_WUSER),
    .I_WLAST(gmem_out_WLAST),
    .I_WSTRB(gmem_out_WSTRB),
    .I_BVALID(gmem_out_BVALID),
    .I_BREADY(gmem_out_BREADY),
    .I_BRESP(gmem_out_BRESP),
    .I_BID(gmem_out_BID),
    .I_BUSER(gmem_out_BUSER)
);

qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U196(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_756_p0),
    .din1(grp_fu_756_p1),
    .ce(1'b1),
    .dout(grp_fu_756_p2)
);

qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_0 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_0_U197(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(reg_792),
    .din1(32'd1127481344),
    .ce(1'b1),
    .dout(grp_fu_763_p2)
);

qpsk_hls_top_sitofp_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_5_no_dsp_1_U198(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_768_p0),
    .ce(1'b1),
    .dout(grp_fu_768_p1)
);

qpsk_hls_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U199(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_771_p0),
    .ce(1'b1),
    .dout(grp_fu_771_p1)
);

qpsk_hls_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U200(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(v_assign_3_reg_2930),
    .ce(1'b1),
    .dout(grp_fu_774_p1)
);

qpsk_hls_top_mul_30s_32ns_61_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 61 ))
mul_30s_32ns_61_1_1_U201(
    .din0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out),
    .din1(mul_ln1558_fu_1118_p1),
    .dout(mul_ln1558_fu_1118_p2)
);

qpsk_hls_top_mul_30s_32ns_61_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 61 ))
mul_30s_32ns_61_1_1_U202(
    .din0(grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out),
    .din1(mul_ln1558_1_fu_1146_p1),
    .dout(mul_ln1558_1_fu_1146_p2)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U203(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3094_p0),
    .din1(grp_fu_3094_p1),
    .ce(grp_fu_3094_ce),
    .dout(grp_fu_3094_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state24))) begin
            grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_18_2_s_fu_523_ap_ready == 1'b1)) begin
            grp_generic_sincos_18_2_s_fu_523_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln134_fu_1249_p2 == 1'd1))) begin
            grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state38)) begin
            grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln193_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
            grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state69)) begin
            grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state63)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state65)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln193_fu_1574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state86)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state146)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state148)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state150)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state152)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state60) & (1'b1 == ap_CS_fsm_state59))) begin
            grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_684_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state140)) begin
            grp_sin_or_cos_float_s_fu_684_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_684_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_684_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_699_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state140)) begin
            grp_sin_or_cos_float_s_fu_699_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_699_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_699_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        best_sym_offset_1_fu_412 <= 4'd0;
    end else if (((icmp_ln193_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        best_sym_offset_1_fu_412 <= add_ln193_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        best_sym_offset_fu_408 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        best_sym_offset_fu_408 <= best_sym_offset_4_fu_1887_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln69_fu_812_p2 == 1'd1))) begin
        i_4_fu_400 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln134_fu_1249_p2 == 1'd0))) begin
        i_4_fu_400 <= add_ln134_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_284 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln69_fu_812_p2 == 1'd0))) begin
        i_fu_284 <= add_ln69_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        max_sep_V_fu_404 <= 18'd0;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        max_sep_V_fu_404 <= max_sep_V_2_fu_1876_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln173_fu_1534_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        add_ln174_1_reg_2857 <= add_ln174_1_fu_1550_p2;
        frame_start_sample_reg_2852 <= frame_start_sample_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        and_ln590_1_reg_2800 <= and_ln590_1_fu_1403_p2;
        icmp_ln591_1_reg_2784 <= icmp_ln591_1_fu_1370_p2;
        icmp_ln594_1_reg_2795 <= icmp_ln594_1_fu_1380_p2;
        man_V_5_reg_2774 <= man_V_5_fu_1331_p3;
        or_ln580_2_reg_2806 <= or_ln580_2_fu_1427_p2;
        sh_amt_1_reg_2779 <= sh_amt_1_fu_1362_p3;
        trunc_ln592_1_reg_2789 <= trunc_ln592_1_fu_1376_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        and_ln590_2_reg_3008 <= and_ln590_2_fu_2092_p2;
        and_ln590_3_reg_3046 <= and_ln590_3_fu_2213_p2;
        icmp_ln591_2_reg_2992 <= icmp_ln591_2_fu_2059_p2;
        icmp_ln591_3_reg_3030 <= icmp_ln591_3_fu_2180_p2;
        icmp_ln594_2_reg_3003 <= icmp_ln594_2_fu_2069_p2;
        icmp_ln594_3_reg_3041 <= icmp_ln594_3_fu_2190_p2;
        man_V_11_reg_3020 <= man_V_11_fu_2141_p3;
        man_V_8_reg_2982 <= man_V_8_fu_2020_p3;
        or_ln580_4_reg_3014 <= or_ln580_4_fu_2116_p2;
        or_ln580_6_reg_3052 <= or_ln580_6_fu_2237_p2;
        sh_amt_2_reg_2987 <= sh_amt_2_fu_2051_p3;
        sh_amt_3_reg_3025 <= sh_amt_3_fu_2172_p3;
        trunc_ln592_2_reg_2997 <= trunc_ln592_2_fu_2065_p1;
        trunc_ln592_3_reg_3035 <= trunc_ln592_3_fu_2186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        and_ln590_reg_2653 <= and_ln590_fu_971_p2;
        icmp_ln591_reg_2637 <= icmp_ln591_fu_938_p2;
        icmp_ln594_reg_2648 <= icmp_ln594_fu_948_p2;
        man_V_2_reg_2627 <= man_V_2_fu_899_p3;
        or_ln580_reg_2659 <= or_ln580_fu_995_p2;
        sh_amt_reg_2632 <= sh_amt_fu_930_p3;
        trunc_ln592_reg_2642 <= trunc_ln592_fu_944_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state153) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out_ap_vld == 1'b1))) begin
        ascii_idx_loc_fu_288 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ascii_idx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state140)) begin
        bitcast_ln245_1_reg_2918 <= bitcast_ln245_1_fu_1922_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_reg_2746 <= grp_fu_768_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ddr_in_buffer_packed_read_reg_2489 <= ddr_in_buffer_packed;
        ddr_out_buffer_read_reg_2483 <= ddr_out_buffer;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        exp_tmp_1_reg_2756 <= {{ireg_1_fu_1275_p1[62:52]}};
        icmp_ln580_1_reg_2766 <= icmp_ln580_1_fu_1305_p2;
        p_Result_102_reg_2751 <= ireg_1_fu_1275_p1[32'd63];
        trunc_ln574_1_reg_2761 <= trunc_ln574_1_fu_1301_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state143)) begin
        exp_tmp_2_reg_2941 <= {{ireg_2_fu_1928_p1[62:52]}};
        exp_tmp_3_reg_2964 <= {{ireg_3_fu_1964_p1[62:52]}};
        icmp_ln580_2_reg_2951 <= icmp_ln580_2_fu_1958_p2;
        icmp_ln580_3_reg_2974 <= icmp_ln580_3_fu_1994_p2;
        p_Result_104_reg_2936 <= ireg_2_fu_1928_p1[32'd63];
        p_Result_106_reg_2959 <= ireg_3_fu_1964_p1[32'd63];
        trunc_ln574_2_reg_2946 <= trunc_ln574_2_fu_1954_p1;
        trunc_ln574_3_reg_2969 <= trunc_ln574_3_fu_1990_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        exp_tmp_reg_2609 <= {{ireg_fu_843_p1[62:52]}};
        icmp_ln580_reg_2619 <= icmp_ln580_fu_873_p2;
        p_Result_s_reg_2604 <= ireg_fu_843_p1[32'd63];
        trunc_ln574_reg_2614 <= trunc_ln574_fu_869_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        g_preamble_phases_ideal_deg_load_reg_2593 <= g_preamble_phases_ideal_deg_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state154)) begin
        gmem_out_addr_reg_3088 <= add_ln314_fu_2461_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        icmp_ln173_reg_2827 <= icmp_ln173_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        mean_i_1_reg_2877 <= mean_i_1_fu_1657_p3;
        mean_q_V_reg_2882 <= mean_q_V_fu_1716_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mean_i_reg_2719 <= mean_i_fu_1197_p3;
        mean_q_reg_2724 <= mean_q_fu_1231_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        mul_ln1558_1_reg_2702 <= mul_ln1558_1_fu_1146_p2;
        mul_ln1558_reg_2685 <= mul_ln1558_fu_1118_p2;
        tmp_65_reg_2696 <= {{mul_ln1558_fu_1118_p2[59:44]}};
        tmp_66_reg_2707 <= tmp_66_fu_1152_p1[32'd29];
        tmp_68_reg_2713 <= {{mul_ln1558_1_fu_1146_p2[59:44]}};
        tmp_reg_2690 <= tmp_fu_1124_p1[32'd29];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        op2_V_reg_2902 <= grp_sqrt_fixed_18_2_s_fu_661_ap_return;
        op_V_reg_2897 <= grp_sqrt_fixed_18_2_s_fu_656_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out_ap_vld == 1'b1))) begin
        peak_idx_2_loc_fu_320 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_peak_idx_2_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        phase_offset_rad_reg_2913 <= grp_atan2_cordic_float_s_fu_678_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        rad_V_1_reg_2822 <= rad_V_1_fu_1524_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        rad_V_reg_2675 <= rad_V_fu_1091_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_792 <= grp_fu_756_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state145)) begin
        select_ln580_12_reg_3058 <= select_ln580_12_fu_2361_p3;
        select_ln580_13_reg_3063 <= select_ln580_13_fu_2368_p3;
        select_ln580_17_reg_3068 <= select_ln580_17_fu_2402_p3;
        select_ln580_18_reg_3073 <= select_ln580_18_fu_2409_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        select_ln580_2_reg_2665 <= select_ln580_2_fu_1073_p3;
        select_ln580_3_reg_2670 <= select_ln580_3_fu_1080_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        select_ln580_7_reg_2812 <= select_ln580_7_fu_1506_p3;
        select_ln580_8_reg_2817 <= select_ln580_8_fu_1513_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state146)) begin
        shl_i_i_i144_i_reg_3083[33 : 16] <= shl_i_i_i144_i_fu_2445_p3[33 : 16];
        shl_i_i_i176_i_reg_3078[33 : 16] <= shl_i_i_i176_i_fu_2430_p3[33 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state67))) begin
        trunc_ln194_reg_2865 <= trunc_ln194_fu_1586_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_1574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
        trunc_ln229_reg_2871 <= trunc_ln229_fu_1596_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln69_fu_812_p2 == 1'd1))) begin
        trunc_ln9_reg_2587 <= {{ddr_in_buffer_packed_read_reg_2489[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        v_assign_2_reg_2924 <= grp_sin_or_cos_float_s_fu_684_ap_return;
        v_assign_3_reg_2930 <= grp_sin_or_cos_float_s_fu_699_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        v_assign_reg_2598 <= grp_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        var_i_V_reg_2887 <= var_i_V_fu_1789_p3;
        var_q_V_reg_2892 <= var_q_V_fu_1847_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        zext_ln134_reg_2732[3 : 0] <= zext_ln134_fu_1245_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        zext_ln69_reg_2566[6 : 0] <= zext_ln69_fu_807_p1[6 : 0];
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state141_on_subcall_done)) begin
        ap_ST_fsm_state141_blk = 1'b1;
    end else begin
        ap_ST_fsm_state141_blk = 1'b0;
    end
end

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

assign ap_ST_fsm_state144_blk = 1'b0;

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done == 1'b0)) begin
        ap_ST_fsm_state147_blk = 1'b1;
    end else begin
        ap_ST_fsm_state147_blk = 1'b0;
    end
end

assign ap_ST_fsm_state148_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done == 1'b0)) begin
        ap_ST_fsm_state149_blk = 1'b1;
    end else begin
        ap_ST_fsm_state149_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done == 1'b0)) begin
        ap_ST_fsm_state151_blk = 1'b1;
    end else begin
        ap_ST_fsm_state151_blk = 1'b0;
    end
end

assign ap_ST_fsm_state152_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done == 1'b0)) begin
        ap_ST_fsm_state153_blk = 1'b1;
    end else begin
        ap_ST_fsm_state153_blk = 1'b0;
    end
end

assign ap_ST_fsm_state154_blk = 1'b0;

always @ (*) begin
    if ((gmem_out_AWREADY == 1'b0)) begin
        ap_ST_fsm_state155_blk = 1'b1;
    end else begin
        ap_ST_fsm_state155_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_out_WREADY == 1'b0)) begin
        ap_ST_fsm_state156_blk = 1'b1;
    end else begin
        ap_ST_fsm_state156_blk = 1'b0;
    end
end

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0))) begin
        ap_ST_fsm_state161_blk = 1'b1;
    end else begin
        ap_ST_fsm_state161_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_in_ARREADY == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state34_on_subcall_done)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done == 1'b0)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done == 1'b0)) begin
        ap_ST_fsm_state85_blk = 1'b1;
    end else begin
        ap_ST_fsm_state85_blk = 1'b0;
    end
end

assign ap_ST_fsm_state86_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done == 1'b0)) begin
        ap_ST_fsm_state87_blk = 1'b1;
    end else begin
        ap_ST_fsm_state87_blk = 1'b0;
    end
end

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state161))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state161))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        corrected_frame_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_address0;
    end else begin
        corrected_frame_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        corrected_frame_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_ce0;
    end else begin
        corrected_frame_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_i_V_we0;
    end else begin
        corrected_frame_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        corrected_frame_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_address0;
    end else begin
        corrected_frame_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        corrected_frame_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_corrected_frame_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_ce0;
    end else begin
        corrected_frame_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        corrected_frame_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_corrected_frame_q_V_we0;
    end else begin
        corrected_frame_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        decoded_bits_0_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_0_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_address0;
    end else begin
        decoded_bits_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        decoded_bits_0_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_0_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_ce0;
    end else begin
        decoded_bits_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_0_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_0_we0;
    end else begin
        decoded_bits_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        decoded_bits_1_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_1_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_address0;
    end else begin
        decoded_bits_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state153)) begin
        decoded_bits_1_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_decoded_bits_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_1_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_ce0;
    end else begin
        decoded_bits_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        decoded_bits_1_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_decoded_bits_1_we0;
    end else begin
        decoded_bits_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        frame_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_address0;
    end else begin
        frame_data_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        frame_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_ce0;
    end else begin
        frame_data_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_i_V_we0;
    end else begin
        frame_data_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        frame_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_address0;
    end else begin
        frame_data_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state147)) begin
        frame_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_frame_data_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        frame_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_frame_data_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        frame_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_frame_data_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_ce0;
    end else begin
        frame_data_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        frame_data_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_frame_data_q_V_we0;
    end else begin
        frame_data_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        g_baseband_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        g_baseband_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_i_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_address0;
    end else begin
        g_baseband_data_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        g_baseband_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        g_baseband_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_i_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_ce0;
    end else begin
        g_baseband_data_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_i_V_we0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_i_V_we0;
    end else begin
        g_baseband_data_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        g_baseband_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        g_baseband_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_q_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_address0;
    end else begin
        g_baseband_data_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        g_baseband_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_g_baseband_data_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        g_baseband_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_baseband_data_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_q_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_ce0;
    end else begin
        g_baseband_data_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_baseband_data_q_V_we0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_baseband_data_q_V_we0;
    end else begin
        g_baseband_data_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        g_matched_filter_template_i_V_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_address0;
    end else begin
        g_matched_filter_template_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        g_matched_filter_template_i_V_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce0;
    end else begin
        g_matched_filter_template_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_i_V_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_ce1;
    end else begin
        g_matched_filter_template_i_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we0;
    end else begin
        g_matched_filter_template_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_i_V_we1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_i_V_we1;
    end else begin
        g_matched_filter_template_i_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        g_matched_filter_template_q_V_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_address0;
    end else begin
        g_matched_filter_template_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        g_matched_filter_template_q_V_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_g_matched_filter_template_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce0;
    end else begin
        g_matched_filter_template_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_q_V_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_ce1;
    end else begin
        g_matched_filter_template_q_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we0;
    end else begin
        g_matched_filter_template_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        g_matched_filter_template_q_V_we1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_matched_filter_template_q_V_we1;
    end else begin
        g_matched_filter_template_q_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        g_preamble_phases_ideal_deg_ce0 = 1'b1;
    end else begin
        g_preamble_phases_ideal_deg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        g_preamble_syms_ideal_i_V_address0 = zext_ln69_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        g_preamble_syms_ideal_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_preamble_syms_ideal_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_address0;
    end else begin
        g_preamble_syms_ideal_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        g_preamble_syms_ideal_i_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        g_preamble_syms_ideal_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_preamble_syms_ideal_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_i_V_ce0;
    end else begin
        g_preamble_syms_ideal_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        g_preamble_syms_ideal_i_V_we0 = 1'b1;
    end else begin
        g_preamble_syms_ideal_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        g_preamble_syms_ideal_q_V_address0 = zext_ln69_reg_2566;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        g_preamble_syms_ideal_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_preamble_syms_ideal_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_address0;
    end else begin
        g_preamble_syms_ideal_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        g_preamble_syms_ideal_q_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        g_preamble_syms_ideal_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_g_preamble_syms_ideal_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_preamble_syms_ideal_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_g_preamble_syms_ideal_q_V_ce0;
    end else begin
        g_preamble_syms_ideal_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        g_preamble_syms_ideal_q_V_we0 = 1'b1;
    end else begin
        g_preamble_syms_ideal_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_rx_samples_fixed_i_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_i_V_address0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_address0;
    end else begin
        g_rx_samples_fixed_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_rx_samples_fixed_i_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_i_V_ce0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_ce0;
    end else begin
        g_rx_samples_fixed_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_i_V_we0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_i_V_we0;
    end else begin
        g_rx_samples_fixed_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_rx_samples_fixed_q_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_q_V_address0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_address0;
    end else begin
        g_rx_samples_fixed_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_rx_samples_fixed_q_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_g_rx_samples_fixed_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_q_V_ce0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_ce0;
    end else begin
        g_rx_samples_fixed_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_fixed_q_V_we0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_fixed_q_V_we0;
    end else begin
        g_rx_samples_fixed_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_int_i_V_address0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_i_V_address0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_i_V_address0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_address0;
    end else begin
        g_rx_samples_int_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_int_i_V_ce0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_i_V_ce0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_i_V_ce0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_ce0;
    end else begin
        g_rx_samples_int_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_i_V_ce1 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_ce1;
    end else begin
        g_rx_samples_int_i_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_i_V_d0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_i_V_d0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_d0;
    end else begin
        g_rx_samples_int_i_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_i_V_we0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_i_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_i_V_we0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_i_V_we0;
    end else begin
        g_rx_samples_int_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_int_q_V_address0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_q_V_address0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_q_V_address0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_address0;
    end else begin
        g_rx_samples_int_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        g_rx_samples_int_q_V_ce0 = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_g_rx_samples_int_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_q_V_ce0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_q_V_ce0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_ce0;
    end else begin
        g_rx_samples_int_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_q_V_ce1 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_ce1;
    end else begin
        g_rx_samples_int_q_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_q_V_d0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_q_V_d0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_d0;
    end else begin
        g_rx_samples_int_q_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        g_rx_samples_int_q_V_we0 = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_g_rx_samples_int_q_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        g_rx_samples_int_q_V_we0 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_g_rx_samples_int_q_V_we0;
    end else begin
        g_rx_samples_int_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARADDR = sext_ln88_fu_1098_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARADDR = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARADDR;
    end else begin
        gmem_in_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARBURST = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARBURST;
    end else begin
        gmem_in_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARCACHE = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARCACHE;
    end else begin
        gmem_in_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARID = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARID;
    end else begin
        gmem_in_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARLEN = 32'd8196;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARLEN = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLEN;
    end else begin
        gmem_in_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARLOCK = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARLOCK;
    end else begin
        gmem_in_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARPROT = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARPROT;
    end else begin
        gmem_in_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARQOS = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARQOS;
    end else begin
        gmem_in_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARREGION = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARREGION;
    end else begin
        gmem_in_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARSIZE = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARSIZE;
    end else begin
        gmem_in_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARUSER = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARUSER;
    end else begin
        gmem_in_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_ARVALID = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_ARVALID;
    end else begin
        gmem_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        gmem_in_RREADY = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_m_axi_gmem_in_RREADY;
    end else begin
        gmem_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        gmem_in_blk_n_AR = m_axi_gmem_in_ARREADY;
    end else begin
        gmem_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state155) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWADDR = gmem_out_addr_reg_3088;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWADDR = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWADDR;
    end else begin
        gmem_out_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWBURST = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWBURST;
    end else begin
        gmem_out_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWCACHE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWCACHE;
    end else begin
        gmem_out_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWID;
    end else begin
        gmem_out_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state155) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWLEN = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLEN;
    end else begin
        gmem_out_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWLOCK = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWLOCK;
    end else begin
        gmem_out_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWPROT = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWPROT;
    end else begin
        gmem_out_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWQOS = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWQOS;
    end else begin
        gmem_out_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWREGION = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWREGION;
    end else begin
        gmem_out_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWSIZE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWSIZE;
    end else begin
        gmem_out_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWUSER = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWUSER;
    end else begin
        gmem_out_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state155) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_AWVALID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_AWVALID;
    end else begin
        gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state161) & (icmp_ln173_reg_2827 == 1'd0))) begin
        gmem_out_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_BREADY = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_BREADY;
    end else begin
        gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        gmem_out_WDATA = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WDATA = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WDATA;
    end else begin
        gmem_out_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WID;
    end else begin
        gmem_out_WID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WLAST = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WLAST;
    end else begin
        gmem_out_WLAST = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        gmem_out_WSTRB = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WSTRB = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WSTRB;
    end else begin
        gmem_out_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WUSER = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WUSER;
    end else begin
        gmem_out_WUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state156) & (gmem_out_WREADY == 1'b1))) begin
        gmem_out_WVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state153) | (1'b1 == ap_CS_fsm_state152))) begin
        gmem_out_WVALID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_m_axi_gmem_out_WVALID;
    end else begin
        gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state155)) begin
        gmem_out_blk_n_AW = m_axi_gmem_out_AWREADY;
    end else begin
        gmem_out_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state161) & (icmp_ln173_reg_2827 == 1'd0))) begin
        gmem_out_blk_n_B = m_axi_gmem_out_BVALID;
    end else begin
        gmem_out_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        gmem_out_blk_n_W = m_axi_gmem_out_WREADY;
    end else begin
        gmem_out_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_atan2_cordic_float_s_fu_678_x_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_atan2_cordic_float_s_fu_678_x_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_i_out;
    end else begin
        grp_atan2_cordic_float_s_fu_678_x_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_atan2_cordic_float_s_fu_678_y_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_atan2_cordic_float_s_fu_678_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        grp_atan2_cordic_float_s_fu_678_y_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_phase_sum_q_out;
    end else begin
        grp_atan2_cordic_float_s_fu_678_y_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_fu_3094_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_3094_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_ce;
    end else begin
        grp_fu_3094_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_fu_3094_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_3094_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din0;
    end else begin
        grp_fu_3094_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        grp_fu_3094_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_grp_fu_3094_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state87)) begin
        grp_fu_3094_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_grp_fu_3094_p_din1;
    end else begin
        grp_fu_3094_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_756_p0 = reg_792;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_756_p0 = conv_reg_2746;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_756_p0 = g_preamble_phases_ideal_deg_load_reg_2593;
    end else begin
        grp_fu_756_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_756_p1 = 32'd1040187392;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_756_p1 = 32'd3234402267;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_756_p1 = 32'd1078530011;
    end else begin
        grp_fu_756_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state142)) begin
        grp_fu_771_p0 = v_assign_2_reg_2924;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_fu_771_p0 = reg_792;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_771_p0 = v_assign_reg_2598;
    end else begin
        grp_fu_771_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_generic_sincos_18_2_s_fu_523_in_r = rad_V_1_reg_2822;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_generic_sincos_18_2_s_fu_523_in_r = rad_V_reg_2675;
    end else begin
        grp_generic_sincos_18_2_s_fu_523_in_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        lo_lut_i_V_address0 = zext_ln134_reg_2732;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        lo_lut_i_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_address0;
    end else begin
        lo_lut_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        lo_lut_i_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        lo_lut_i_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_i_V_ce0;
    end else begin
        lo_lut_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        lo_lut_i_V_we0 = 1'b1;
    end else begin
        lo_lut_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        lo_lut_q_V_address0 = zext_ln134_reg_2732;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        lo_lut_q_V_address0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_address0;
    end else begin
        lo_lut_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        lo_lut_q_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        lo_lut_q_V_ce0 = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_lo_lut_q_V_ce0;
    end else begin
        lo_lut_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        lo_lut_q_V_we0 = 1'b1;
    end else begin
        lo_lut_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state156)) begin
        out_ser_preamble = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_preamble_errors_out;
    end else if (((icmp_ln173_fu_1534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        out_ser_preamble = 32'd4294967295;
    end else begin
        out_ser_preamble = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state156) & (gmem_out_WREADY == 1'b1)) | ((icmp_ln173_fu_1534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62)))) begin
        out_ser_preamble_ap_vld = 1'b1;
    end else begin
        out_ser_preamble_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        preamble_wf_i_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_address0;
    end else begin
        preamble_wf_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        preamble_wf_i_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_ce0;
    end else begin
        preamble_wf_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_i_V_we0;
    end else begin
        preamble_wf_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        preamble_wf_q_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_address0;
    end else begin
        preamble_wf_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        preamble_wf_q_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_preamble_wf_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_ce0;
    end else begin
        preamble_wf_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        preamble_wf_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_preamble_wf_q_V_we0;
    end else begin
        preamble_wf_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        rx_preamble_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_address0;
    end else begin
        rx_preamble_syms_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        rx_preamble_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_ce0;
    end else begin
        rx_preamble_syms_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_i_V_we0;
    end else begin
        rx_preamble_syms_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        rx_preamble_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_address0;
    end else begin
        rx_preamble_syms_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        rx_preamble_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_rx_preamble_syms_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_ce0;
    end else begin
        rx_preamble_syms_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        rx_preamble_syms_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_rx_preamble_syms_q_V_we0;
    end else begin
        rx_preamble_syms_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        rx_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_address0;
    end else begin
        rx_syms_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        rx_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_ce0;
    end else begin
        rx_syms_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_i_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_i_V_we0;
    end else begin
        rx_syms_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        rx_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_address0;
    end else begin
        rx_syms_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state151)) begin
        rx_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_rx_syms_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_ce0;
    end else begin
        rx_syms_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state149)) begin
        rx_syms_q_V_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_rx_syms_q_V_we0;
    end else begin
        rx_syms_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        sampled_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_i_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_address0;
    end else begin
        sampled_syms_i_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        sampled_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_i_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_i_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_ce0;
    end else begin
        sampled_syms_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_i_V_we0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_i_V_we0;
    end else begin
        sampled_syms_i_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        sampled_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_q_V_address0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_address0;
    end else begin
        sampled_syms_q_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        sampled_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_sampled_syms_q_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_q_V_ce0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_ce0;
    end else begin
        sampled_syms_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        sampled_syms_q_V_we0 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_sampled_syms_q_V_we0;
    end else begin
        sampled_syms_q_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln69_fu_812_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (gmem_in_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (1'b0 == ap_block_state34_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln134_fu_1249_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_generic_sincos_18_2_s_fu_523_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == ap_CS_fsm_state59) & (grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((icmp_ln173_fu_1534_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((icmp_ln193_fu_1574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & (grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state85 : begin
            if (((1'b1 == ap_CS_fsm_state85) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            if (((1'b1 == ap_CS_fsm_state87) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            if (((1'b1 == ap_CS_fsm_state141) & (1'b0 == ap_block_state141_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            ap_NS_fsm = ap_ST_fsm_state145;
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            if (((1'b1 == ap_CS_fsm_state147) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state148;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state147;
            end
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            if (((1'b1 == ap_CS_fsm_state149) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state150;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state149;
            end
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            if (((1'b1 == ap_CS_fsm_state151) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state152;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state151;
            end
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            if (((1'b1 == ap_CS_fsm_state153) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state154;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state153;
            end
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            if (((1'b1 == ap_CS_fsm_state155) & (gmem_out_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state155;
            end
        end
        ap_ST_fsm_state156 : begin
            if (((1'b1 == ap_CS_fsm_state156) & (gmem_out_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state157;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state156;
            end
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            if ((~((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state161))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state161;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1338_p2 = (12'd1075 - zext_ln501_1_fu_1311_p1);

assign F2_2_fu_2027_p2 = (12'd1075 - zext_ln501_2_fu_2000_p1);

assign F2_3_fu_2148_p2 = (12'd1075 - zext_ln501_3_fu_2121_p1);

assign F2_fu_906_p2 = (12'd1075 - zext_ln501_fu_879_p1);

assign add_ln134_fu_1255_p2 = (i_4_fu_400 + 4'd1);

assign add_ln174_1_fu_1550_p2 = (trunc_ln174_fu_1540_p1 + 14'd1);

assign add_ln193_fu_1580_p2 = (best_sym_offset_1_fu_412 + 4'd1);

assign add_ln314_fu_2461_p2 = (zext_ln314_fu_2457_p1 + ddr_out_buffer_read_reg_2483);

assign add_ln590_1_fu_1350_p2 = ($signed(F2_1_fu_1338_p2) + $signed(12'd4080));

assign add_ln590_2_fu_2039_p2 = ($signed(F2_2_fu_2027_p2) + $signed(12'd4080));

assign add_ln590_3_fu_2160_p2 = ($signed(F2_3_fu_2148_p2) + $signed(12'd4080));

assign add_ln590_fu_918_p2 = ($signed(F2_fu_906_p2) + $signed(12'd4080));

assign add_ln69_fu_818_p2 = (i_fu_284 + 7'd1);

assign and_ln590_1_fu_1403_p2 = (xor_ln591_1_fu_1397_p2 & icmp_ln590_1_fu_1344_p2);

assign and_ln590_2_fu_2092_p2 = (xor_ln591_2_fu_2086_p2 & icmp_ln590_2_fu_2033_p2);

assign and_ln590_3_fu_2213_p2 = (xor_ln591_3_fu_2207_p2 & icmp_ln590_3_fu_2154_p2);

assign and_ln590_fu_971_p2 = (xor_ln591_fu_965_p2 & icmp_ln590_fu_912_p2);

assign and_ln591_1_fu_1482_p2 = (xor_ln580_1_fu_1477_p2 & icmp_ln591_1_reg_2784);

assign and_ln591_2_fu_2279_p2 = (xor_ln580_2_fu_2274_p2 & icmp_ln591_2_reg_2992);

assign and_ln591_3_fu_2325_p2 = (xor_ln580_3_fu_2320_p2 & icmp_ln591_3_reg_3030);

assign and_ln591_fu_1049_p2 = (xor_ln580_fu_1044_p2 & icmp_ln591_reg_2637);

assign and_ln594_1_fu_1487_p2 = (icmp_ln594_1_reg_2795 & and_ln590_1_reg_2800);

assign and_ln594_2_fu_2284_p2 = (icmp_ln594_2_reg_3003 & and_ln590_2_reg_3008);

assign and_ln594_3_fu_2330_p2 = (icmp_ln594_3_reg_3041 & and_ln590_3_reg_3046);

assign and_ln594_fu_1054_p2 = (icmp_ln594_reg_2648 & and_ln590_reg_2653);

assign and_ln612_1_fu_1421_p2 = (xor_ln590_1_fu_1415_p2 & icmp_ln612_1_fu_1386_p2);

assign and_ln612_2_fu_2110_p2 = (xor_ln590_2_fu_2104_p2 & icmp_ln612_2_fu_2075_p2);

assign and_ln612_3_fu_2231_p2 = (xor_ln590_3_fu_2225_p2 & icmp_ln612_3_fu_2196_p2);

assign and_ln612_fu_989_p2 = (xor_ln590_fu_983_p2 & icmp_ln612_fu_954_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state145 = ap_CS_fsm[32'd144];

assign ap_CS_fsm_state146 = ap_CS_fsm[32'd145];

assign ap_CS_fsm_state147 = ap_CS_fsm[32'd146];

assign ap_CS_fsm_state148 = ap_CS_fsm[32'd147];

assign ap_CS_fsm_state149 = ap_CS_fsm[32'd148];

assign ap_CS_fsm_state150 = ap_CS_fsm[32'd149];

assign ap_CS_fsm_state151 = ap_CS_fsm[32'd150];

assign ap_CS_fsm_state152 = ap_CS_fsm[32'd151];

assign ap_CS_fsm_state153 = ap_CS_fsm[32'd152];

assign ap_CS_fsm_state154 = ap_CS_fsm[32'd153];

assign ap_CS_fsm_state155 = ap_CS_fsm[32'd154];

assign ap_CS_fsm_state156 = ap_CS_fsm[32'd155];

assign ap_CS_fsm_state161 = ap_CS_fsm[32'd160];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_NS_fsm_state60 = ap_NS_fsm[32'd59];

always @ (*) begin
    ap_block_state141_on_subcall_done = ((grp_sin_or_cos_float_s_fu_699_ap_done == 1'b0) | (grp_sin_or_cos_float_s_fu_684_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state161 = ((icmp_ln173_reg_2827 == 1'd0) & (gmem_out_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state34_on_subcall_done = ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_done == 1'b0) | (grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_done == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln595_1_fu_1439_p2 = $signed(man_V_5_reg_2774) >>> zext_ln595_1_fu_1435_p1;

assign ashr_ln595_2_fu_2249_p2 = $signed(man_V_8_reg_2982) >>> zext_ln595_2_fu_2245_p1;

assign ashr_ln595_3_fu_2295_p2 = $signed(man_V_11_reg_3020) >>> zext_ln595_3_fu_2291_p1;

assign ashr_ln595_fu_1007_p2 = $signed(man_V_2_reg_2627) >>> zext_ln595_fu_1003_p1;

assign best_sym_offset_4_fu_1887_p3 = ((icmp_ln1547_fu_1870_p2[0:0] == 1'b1) ? zext_ln221_fu_1884_p1 : best_sym_offset_fu_408);

assign bitcast_ln245_1_fu_1922_p1 = xor_ln245_fu_1916_p2;

assign bitcast_ln245_fu_1913_p1 = phase_offset_rad_reg_2913;

assign bitcast_ln714_2_fu_1448_p1 = reg_792;

assign bitcast_ln714_4_fu_2254_p1 = v_assign_2_reg_2924;

assign bitcast_ln714_6_fu_2300_p1 = v_assign_3_reg_2930;

assign bitcast_ln714_fu_1016_p1 = v_assign_reg_2598;

assign empty_106_fu_2341_p1 = ashr_ln595_2_fu_2249_p2[17:0];

assign empty_108_fu_2382_p1 = ashr_ln595_3_fu_2295_p2[17:0];

assign frame_start_sample_fu_1544_p2 = (peak_idx_2_loc_fu_320 + 32'd1);

assign g_preamble_phases_ideal_deg_address0 = zext_ln69_fu_807_p1;

assign grp_fu_768_p0 = trunc_ln135_fu_1261_p1;

assign grp_generic_sincos_18_2_s_fu_523_ap_start = grp_generic_sincos_18_2_s_fu_523_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start = grp_qpsk_hls_top_Pipeline_DDC_LOOP_fu_579_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start = grp_qpsk_hls_top_Pipeline_FIND_MAX_LOOP_fu_555_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start = grp_qpsk_hls_top_Pipeline_NORM_LOOP_fu_566_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_178_5_fu_606_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_6_fu_618_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_7_fu_637_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_237_8_fu_666_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_249_9_fu_714_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_255_10_fu_724_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_fu_733_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_299_13_fu_746_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_75_2_fu_530_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_593_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_684_ap_start = grp_sin_or_cos_float_s_fu_684_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_699_ap_start = grp_sin_or_cos_float_s_fu_699_ap_start_reg;

assign icmp_ln134_fu_1249_p2 = ((i_4_fu_400 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_1870_p2 = (($signed(sep_V_fu_1864_p2) > $signed(max_sep_V_fu_404)) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1534_p2 = ((peak_idx_2_loc_fu_320 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1574_p2 = ((best_sym_offset_1_fu_412 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_1305_p2 = ((trunc_ln564_1_fu_1279_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_2_fu_1958_p2 = ((trunc_ln564_2_fu_1932_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_3_fu_1994_p2 = ((trunc_ln564_3_fu_1968_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_873_p2 = ((trunc_ln564_fu_847_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_1_fu_1344_p2 = (($signed(F2_1_fu_1338_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_2_fu_2033_p2 = (($signed(F2_2_fu_2027_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_3_fu_2154_p2 = (($signed(F2_3_fu_2148_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_912_p2 = (($signed(F2_fu_906_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln591_1_fu_1370_p2 = ((F2_1_fu_1338_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_2_fu_2059_p2 = ((F2_2_fu_2027_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_3_fu_2180_p2 = ((F2_3_fu_2148_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_938_p2 = ((F2_fu_906_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln594_1_fu_1380_p2 = ((sh_amt_1_fu_1362_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_2_fu_2069_p2 = ((sh_amt_2_fu_2051_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_3_fu_2190_p2 = ((sh_amt_3_fu_2172_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_948_p2 = ((sh_amt_fu_930_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_1_fu_1386_p2 = ((sh_amt_1_fu_1362_p3 < 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln612_2_fu_2075_p2 = ((sh_amt_2_fu_2051_p3 < 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln612_3_fu_2196_p2 = ((sh_amt_3_fu_2172_p3 < 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_954_p2 = ((sh_amt_fu_930_p3 < 12'd18) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_812_p2 = ((i_fu_284 == 7'd64) ? 1'b1 : 1'b0);

assign ireg_1_fu_1275_p1 = grp_fu_771_p1;

assign ireg_2_fu_1928_p1 = grp_fu_771_p1;

assign ireg_3_fu_1964_p1 = grp_fu_774_p1;

assign ireg_fu_843_p1 = grp_fu_771_p1;

assign man_V_10_fu_2135_p2 = (54'd0 - zext_ln578_3_fu_2131_p1);

assign man_V_11_fu_2141_p3 = ((p_Result_106_reg_2959[0:0] == 1'b1) ? man_V_10_fu_2135_p2 : zext_ln578_3_fu_2131_p1);

assign man_V_1_fu_893_p2 = (54'd0 - zext_ln578_fu_889_p1);

assign man_V_2_fu_899_p3 = ((p_Result_s_reg_2604[0:0] == 1'b1) ? man_V_1_fu_893_p2 : zext_ln578_fu_889_p1);

assign man_V_4_fu_1325_p2 = (54'd0 - zext_ln578_1_fu_1321_p1);

assign man_V_5_fu_1331_p3 = ((p_Result_102_reg_2751[0:0] == 1'b1) ? man_V_4_fu_1325_p2 : zext_ln578_1_fu_1321_p1);

assign man_V_7_fu_2014_p2 = (54'd0 - zext_ln578_2_fu_2010_p1);

assign man_V_8_fu_2020_p3 = ((p_Result_104_reg_2936[0:0] == 1'b1) ? man_V_7_fu_2014_p2 : zext_ln578_2_fu_2010_p1);

assign max_sep_V_2_fu_1876_p3 = ((icmp_ln1547_fu_1870_p2[0:0] == 1'b1) ? sep_V_fu_1864_p2 : max_sep_V_fu_404);

assign mean_i_1_fu_1657_p3 = ((tmp_77_fu_1607_p3[0:0] == 1'b1) ? tmp_s_fu_1637_p4 : tmp_28_fu_1647_p4);

assign mean_i_fu_1197_p3 = ((tmp_reg_2690[0:0] == 1'b1) ? sub_ln1558_1_fu_1191_p2 : tmp_65_reg_2696);

assign mean_q_V_fu_1716_p3 = ((tmp_78_fu_1666_p3[0:0] == 1'b1) ? tmp_29_fu_1696_p4 : tmp_30_fu_1706_p4);

assign mean_q_fu_1231_p3 = ((tmp_66_reg_2707[0:0] == 1'b1) ? sub_ln1558_3_fu_1225_p2 : tmp_68_reg_2713);

assign mul_ln1558_1_fu_1146_p1 = 61'd2146435584;

assign mul_ln1558_fu_1118_p1 = 61'd2146435584;

assign or_ln580_1_fu_1087_p2 = (or_ln580_reg_2659 | and_ln590_reg_2653);

assign or_ln580_2_fu_1427_p2 = (icmp_ln580_1_reg_2766 | and_ln612_1_fu_1421_p2);

assign or_ln580_3_fu_1520_p2 = (or_ln580_2_reg_2806 | and_ln590_1_reg_2800);

assign or_ln580_4_fu_2116_p2 = (icmp_ln580_2_reg_2951 | and_ln612_2_fu_2110_p2);

assign or_ln580_5_fu_2416_p2 = (or_ln580_4_reg_3014 | and_ln590_2_reg_3008);

assign or_ln580_6_fu_2237_p2 = (icmp_ln580_3_reg_2974 | and_ln612_3_fu_2231_p2);

assign or_ln580_7_fu_2420_p2 = (or_ln580_6_reg_3052 | and_ln590_3_reg_3046);

assign or_ln580_fu_995_p2 = (icmp_ln580_reg_2619 | and_ln612_fu_989_p2);

assign or_ln590_1_fu_1409_p2 = (or_ln591_1_fu_1392_p2 | icmp_ln590_1_fu_1344_p2);

assign or_ln590_2_fu_2098_p2 = (or_ln591_2_fu_2081_p2 | icmp_ln590_2_fu_2033_p2);

assign or_ln590_3_fu_2219_p2 = (or_ln591_3_fu_2202_p2 | icmp_ln590_3_fu_2154_p2);

assign or_ln590_fu_977_p2 = (or_ln591_fu_960_p2 | icmp_ln590_fu_912_p2);

assign or_ln591_1_fu_1392_p2 = (icmp_ln591_1_fu_1370_p2 | icmp_ln580_1_reg_2766);

assign or_ln591_2_fu_2081_p2 = (icmp_ln591_2_fu_2059_p2 | icmp_ln580_2_reg_2951);

assign or_ln591_3_fu_2202_p2 = (icmp_ln591_3_fu_2180_p2 | icmp_ln580_3_reg_2974);

assign or_ln591_fu_960_p2 = (icmp_ln591_fu_938_p2 | icmp_ln580_reg_2619);

assign p_Result_101_fu_882_p3 = {{1'd1}, {trunc_ln574_reg_2614}};

assign p_Result_103_fu_1314_p3 = {{1'd1}, {trunc_ln574_1_reg_2761}};

assign p_Result_105_fu_2003_p3 = {{1'd1}, {trunc_ln574_2_reg_2946}};

assign p_Result_107_fu_2124_p3 = {{1'd1}, {trunc_ln574_3_reg_2969}};

assign rad_V_1_fu_1524_p3 = ((or_ln580_3_fu_1520_p2[0:0] == 1'b1) ? select_ln580_8_reg_2817 : select_ln580_7_reg_2812);

assign rad_V_fu_1091_p3 = ((or_ln580_1_fu_1087_p2[0:0] == 1'b1) ? select_ln580_3_reg_2670 : select_ln580_2_reg_2665);

assign select_ln1558_2_fu_1219_p3 = ((tmp_66_reg_2707[0:0] == 1'b1) ? tmp_67_fu_1209_p4 : tmp_68_reg_2713);

assign select_ln1558_fu_1185_p3 = ((tmp_reg_2690[0:0] == 1'b1) ? tmp_64_fu_1175_p4 : tmp_65_reg_2696);

assign select_ln580_10_fu_2334_p3 = ((icmp_ln580_2_reg_2951[0:0] == 1'b1) ? 18'd0 : shl_ln613_2_fu_2269_p2);

assign select_ln580_11_fu_2353_p3 = ((and_ln594_2_fu_2284_p2[0:0] == 1'b1) ? empty_106_fu_2341_p1 : select_ln597_2_fu_2345_p3);

assign select_ln580_12_fu_2361_p3 = ((or_ln580_4_reg_3014[0:0] == 1'b1) ? select_ln580_10_fu_2334_p3 : select_ln580_11_fu_2353_p3);

assign select_ln580_13_fu_2368_p3 = ((and_ln591_2_fu_2279_p2[0:0] == 1'b1) ? trunc_ln592_2_reg_2997 : 18'd0);

assign select_ln580_14_fu_2424_p3 = ((or_ln580_5_fu_2416_p2[0:0] == 1'b1) ? select_ln580_12_reg_3058 : select_ln580_13_reg_3063);

assign select_ln580_15_fu_2375_p3 = ((icmp_ln580_3_reg_2974[0:0] == 1'b1) ? 18'd0 : shl_ln613_3_fu_2315_p2);

assign select_ln580_16_fu_2394_p3 = ((and_ln594_3_fu_2330_p2[0:0] == 1'b1) ? empty_108_fu_2382_p1 : select_ln597_3_fu_2386_p3);

assign select_ln580_17_fu_2402_p3 = ((or_ln580_6_reg_3052[0:0] == 1'b1) ? select_ln580_15_fu_2375_p3 : select_ln580_16_fu_2394_p3);

assign select_ln580_18_fu_2409_p3 = ((and_ln591_3_fu_2325_p2[0:0] == 1'b1) ? trunc_ln592_3_reg_3035 : 18'd0);

assign select_ln580_19_fu_2439_p3 = ((or_ln580_7_fu_2420_p2[0:0] == 1'b1) ? select_ln580_17_reg_3068 : select_ln580_18_reg_3073);

assign select_ln580_1_fu_1065_p3 = ((and_ln594_fu_1054_p2[0:0] == 1'b1) ? trunc_ln595_fu_1012_p1 : select_ln597_fu_1027_p3);

assign select_ln580_2_fu_1073_p3 = ((and_ln591_fu_1049_p2[0:0] == 1'b1) ? trunc_ln592_reg_2642 : 18'd0);

assign select_ln580_3_fu_1080_p3 = ((or_ln580_reg_2659[0:0] == 1'b1) ? select_ln580_fu_1058_p3 : select_ln580_1_fu_1065_p3);

assign select_ln580_5_fu_1491_p3 = ((icmp_ln580_1_reg_2766[0:0] == 1'b1) ? 18'd0 : shl_ln613_1_fu_1472_p2);

assign select_ln580_6_fu_1498_p3 = ((and_ln594_1_fu_1487_p2[0:0] == 1'b1) ? trunc_ln595_1_fu_1444_p1 : select_ln597_1_fu_1460_p3);

assign select_ln580_7_fu_1506_p3 = ((and_ln591_1_fu_1482_p2[0:0] == 1'b1) ? trunc_ln592_1_reg_2789 : 18'd0);

assign select_ln580_8_fu_1513_p3 = ((or_ln580_2_reg_2806[0:0] == 1'b1) ? select_ln580_5_fu_1491_p3 : select_ln580_6_fu_1498_p3);

assign select_ln580_fu_1058_p3 = ((icmp_ln580_reg_2619[0:0] == 1'b1) ? 18'd0 : shl_ln613_fu_1039_p2);

assign select_ln597_1_fu_1460_p3 = ((tmp_72_fu_1452_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln597_2_fu_2345_p3 = ((tmp_74_fu_2257_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln597_3_fu_2386_p3 = ((tmp_76_fu_2303_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln597_fu_1027_p3 = ((tmp_70_fu_1019_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign sep_V_fu_1864_p2 = (zext_ln712_fu_1861_p1 + zext_ln1279_fu_1858_p1);

assign sext_ln590_1_fu_1432_p1 = sh_amt_1_reg_2779;

assign sext_ln590_1cast_fu_1468_p1 = sext_ln590_1_fu_1432_p1[17:0];

assign sext_ln590_2_fu_2242_p1 = sh_amt_2_reg_2987;

assign sext_ln590_2cast_fu_2265_p1 = sext_ln590_2_fu_2242_p1[17:0];

assign sext_ln590_3_fu_2288_p1 = sh_amt_3_reg_3025;

assign sext_ln590_3cast_fu_2311_p1 = sext_ln590_3_fu_2288_p1[17:0];

assign sext_ln590_fu_1000_p1 = sh_amt_reg_2632;

assign sext_ln590cast_fu_1035_p1 = sext_ln590_fu_1000_p1[17:0];

assign sext_ln88_fu_1098_p1 = $signed(trunc_ln9_reg_2587);

assign sh_amt_1_fu_1362_p3 = ((icmp_ln590_1_fu_1344_p2[0:0] == 1'b1) ? add_ln590_1_fu_1350_p2 : sub_ln590_1_fu_1356_p2);

assign sh_amt_2_fu_2051_p3 = ((icmp_ln590_2_fu_2033_p2[0:0] == 1'b1) ? add_ln590_2_fu_2039_p2 : sub_ln590_2_fu_2045_p2);

assign sh_amt_3_fu_2172_p3 = ((icmp_ln590_3_fu_2154_p2[0:0] == 1'b1) ? add_ln590_3_fu_2160_p2 : sub_ln590_3_fu_2166_p2);

assign sh_amt_fu_930_p3 = ((icmp_ln590_fu_912_p2[0:0] == 1'b1) ? add_ln590_fu_918_p2 : sub_ln590_fu_924_p2);

assign shl_i_i_i144_i_fu_2445_p3 = {{select_ln580_19_fu_2439_p3}, {16'd0}};

assign shl_i_i_i176_i_fu_2430_p3 = {{select_ln580_14_fu_2424_p3}, {16'd0}};

assign shl_ln613_1_fu_1472_p2 = trunc_ln592_1_reg_2789 << sext_ln590_1cast_fu_1468_p1;

assign shl_ln613_2_fu_2269_p2 = trunc_ln592_2_reg_2997 << sext_ln590_2cast_fu_2265_p1;

assign shl_ln613_3_fu_2315_p2 = trunc_ln592_3_reg_3035 << sext_ln590_3cast_fu_2311_p1;

assign shl_ln613_fu_1039_p2 = trunc_ln592_reg_2642 << sext_ln590cast_fu_1035_p1;

assign sub_ln1201_1_fu_1631_p2 = (26'd0 - trunc_ln1201_4_fu_1621_p4);

assign sub_ln1201_2_fu_1674_p2 = (32'd0 - grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out);

assign sub_ln1201_3_fu_1690_p2 = (26'd0 - trunc_ln1201_6_fu_1680_p4);

assign sub_ln1201_4_fu_1747_p2 = (46'd0 - trunc_ln209_1_fu_1735_p1);

assign sub_ln1201_5_fu_1763_p2 = (40'd0 - trunc_ln1201_8_fu_1753_p4);

assign sub_ln1201_6_fu_1805_p2 = (46'd0 - trunc_ln209_fu_1731_p1);

assign sub_ln1201_7_fu_1821_p2 = (40'd0 - trunc_ln1201_s_fu_1811_p4);

assign sub_ln1201_fu_1615_p2 = (32'd0 - grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out);

assign sub_ln1558_1_fu_1191_p2 = (16'd0 - select_ln1558_fu_1185_p3);

assign sub_ln1558_2_fu_1204_p2 = (61'd0 - mul_ln1558_1_reg_2702);

assign sub_ln1558_3_fu_1225_p2 = (16'd0 - select_ln1558_2_fu_1219_p3);

assign sub_ln1558_fu_1170_p2 = (61'd0 - mul_ln1558_reg_2685);

assign sub_ln590_1_fu_1356_p2 = (12'd16 - F2_1_fu_1338_p2);

assign sub_ln590_2_fu_2045_p2 = (12'd16 - F2_2_fu_2027_p2);

assign sub_ln590_3_fu_2166_p2 = (12'd16 - F2_3_fu_2148_p2);

assign sub_ln590_fu_924_p2 = (12'd16 - F2_fu_906_p2);

assign tmp_28_fu_1647_p4 = {{grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out[31:14]}};

assign tmp_29_fu_1696_p4 = {{sub_ln1201_3_fu_1690_p2[25:8]}};

assign tmp_30_fu_1706_p4 = {{grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out[31:14]}};

assign tmp_31_fu_1769_p4 = {{sub_ln1201_5_fu_1763_p2[39:22]}};

assign tmp_32_fu_1779_p4 = {{grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out[45:28]}};

assign tmp_33_fu_1827_p4 = {{sub_ln1201_7_fu_1821_p2[39:22]}};

assign tmp_34_fu_1837_p4 = {{grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out[45:28]}};

assign tmp_64_fu_1175_p4 = {{sub_ln1558_fu_1170_p2[59:44]}};

assign tmp_66_fu_1152_p1 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_q_accum_V_out;

assign tmp_67_fu_1209_p4 = {{sub_ln1558_2_fu_1204_p2[59:44]}};

assign tmp_70_fu_1019_p3 = bitcast_ln714_fu_1016_p1[32'd31];

assign tmp_72_fu_1452_p3 = bitcast_ln714_2_fu_1448_p1[32'd31];

assign tmp_74_fu_2257_p3 = bitcast_ln714_4_fu_2254_p1[32'd31];

assign tmp_76_fu_2303_p3 = bitcast_ln714_6_fu_2300_p1[32'd31];

assign tmp_77_fu_1607_p3 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_i_sym_V_out[32'd31];

assign tmp_78_fu_1666_p3 = grp_qpsk_hls_top_Pipeline_SAMPLE_MEAN_LOOP_fu_626_mean_q_sym_V_out[32'd31];

assign tmp_79_fu_1739_p3 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out[32'd47];

assign tmp_80_fu_1797_p3 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out[32'd47];

assign tmp_fu_1124_p1 = grp_qpsk_hls_top_Pipeline_IMPORT_LOOP_fu_542_mean_i_accum_V_out;

assign tmp_s_fu_1637_p4 = {{sub_ln1201_1_fu_1631_p2[25:8]}};

assign trunc_ln1201_4_fu_1621_p4 = {{sub_ln1201_fu_1615_p2[31:6]}};

assign trunc_ln1201_6_fu_1680_p4 = {{sub_ln1201_2_fu_1674_p2[31:6]}};

assign trunc_ln1201_8_fu_1753_p4 = {{sub_ln1201_4_fu_1747_p2[45:6]}};

assign trunc_ln1201_s_fu_1811_p4 = {{sub_ln1201_6_fu_1805_p2[45:6]}};

assign trunc_ln135_fu_1261_p1 = i_4_fu_400[2:0];

assign trunc_ln174_fu_1540_p1 = peak_idx_2_loc_fu_320[13:0];

assign trunc_ln194_fu_1586_p1 = best_sym_offset_1_fu_412[2:0];

assign trunc_ln209_1_fu_1735_p1 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_i_accum_V_2_out[45:0];

assign trunc_ln209_fu_1731_p1 = grp_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP_fu_646_var_q_accum_V_2_out[45:0];

assign trunc_ln229_fu_1596_p1 = best_sym_offset_fu_408[11:0];

assign trunc_ln564_1_fu_1279_p1 = ireg_1_fu_1275_p1[62:0];

assign trunc_ln564_2_fu_1932_p1 = ireg_2_fu_1928_p1[62:0];

assign trunc_ln564_3_fu_1968_p1 = ireg_3_fu_1964_p1[62:0];

assign trunc_ln564_fu_847_p1 = ireg_fu_843_p1[62:0];

assign trunc_ln574_1_fu_1301_p1 = ireg_1_fu_1275_p1[51:0];

assign trunc_ln574_2_fu_1954_p1 = ireg_2_fu_1928_p1[51:0];

assign trunc_ln574_3_fu_1990_p1 = ireg_3_fu_1964_p1[51:0];

assign trunc_ln574_fu_869_p1 = ireg_fu_843_p1[51:0];

assign trunc_ln592_1_fu_1376_p1 = man_V_5_fu_1331_p3[17:0];

assign trunc_ln592_2_fu_2065_p1 = man_V_8_fu_2020_p3[17:0];

assign trunc_ln592_3_fu_2186_p1 = man_V_11_fu_2141_p3[17:0];

assign trunc_ln592_fu_944_p1 = man_V_2_fu_899_p3[17:0];

assign trunc_ln595_1_fu_1444_p1 = ashr_ln595_1_fu_1439_p2[17:0];

assign trunc_ln595_fu_1012_p1 = ashr_ln595_fu_1007_p2[17:0];

assign var_i_V_fu_1789_p3 = ((tmp_79_fu_1739_p3[0:0] == 1'b1) ? tmp_31_fu_1769_p4 : tmp_32_fu_1779_p4);

assign var_q_V_fu_1847_p3 = ((tmp_80_fu_1797_p3[0:0] == 1'b1) ? tmp_33_fu_1827_p4 : tmp_34_fu_1837_p4);

assign xor_ln245_fu_1916_p2 = (bitcast_ln245_fu_1913_p1 ^ 32'd2147483648);

assign xor_ln580_1_fu_1477_p2 = (icmp_ln580_1_reg_2766 ^ 1'd1);

assign xor_ln580_2_fu_2274_p2 = (icmp_ln580_2_reg_2951 ^ 1'd1);

assign xor_ln580_3_fu_2320_p2 = (icmp_ln580_3_reg_2974 ^ 1'd1);

assign xor_ln580_fu_1044_p2 = (icmp_ln580_reg_2619 ^ 1'd1);

assign xor_ln590_1_fu_1415_p2 = (or_ln590_1_fu_1409_p2 ^ 1'd1);

assign xor_ln590_2_fu_2104_p2 = (or_ln590_2_fu_2098_p2 ^ 1'd1);

assign xor_ln590_3_fu_2225_p2 = (or_ln590_3_fu_2219_p2 ^ 1'd1);

assign xor_ln590_fu_983_p2 = (or_ln590_fu_977_p2 ^ 1'd1);

assign xor_ln591_1_fu_1397_p2 = (or_ln591_1_fu_1392_p2 ^ 1'd1);

assign xor_ln591_2_fu_2086_p2 = (or_ln591_2_fu_2081_p2 ^ 1'd1);

assign xor_ln591_3_fu_2207_p2 = (or_ln591_3_fu_2202_p2 ^ 1'd1);

assign xor_ln591_fu_965_p2 = (or_ln591_fu_960_p2 ^ 1'd1);

assign zext_ln1279_fu_1858_p1 = op_V_reg_2897;

assign zext_ln134_fu_1245_p1 = i_4_fu_400;

assign zext_ln221_fu_1884_p1 = trunc_ln194_reg_2865;

assign zext_ln314_fu_2457_p1 = ascii_idx_loc_fu_288;

assign zext_ln501_1_fu_1311_p1 = exp_tmp_1_reg_2756;

assign zext_ln501_2_fu_2000_p1 = exp_tmp_2_reg_2941;

assign zext_ln501_3_fu_2121_p1 = exp_tmp_3_reg_2964;

assign zext_ln501_fu_879_p1 = exp_tmp_reg_2609;

assign zext_ln578_1_fu_1321_p1 = p_Result_103_fu_1314_p3;

assign zext_ln578_2_fu_2010_p1 = p_Result_105_fu_2003_p3;

assign zext_ln578_3_fu_2131_p1 = p_Result_107_fu_2124_p3;

assign zext_ln578_fu_889_p1 = p_Result_101_fu_882_p3;

assign zext_ln595_1_fu_1435_p1 = $unsigned(sext_ln590_1_fu_1432_p1);

assign zext_ln595_2_fu_2245_p1 = $unsigned(sext_ln590_2_fu_2242_p1);

assign zext_ln595_3_fu_2291_p1 = $unsigned(sext_ln590_3_fu_2288_p1);

assign zext_ln595_fu_1003_p1 = $unsigned(sext_ln590_fu_1000_p1);

assign zext_ln69_fu_807_p1 = i_fu_284;

assign zext_ln712_fu_1861_p1 = op2_V_reg_2902;

always @ (posedge ap_clk) begin
    zext_ln69_reg_2566[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_2732[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    shl_i_i_i176_i_reg_3078[15:0] <= 16'b0000000000000000;
    shl_i_i_i144_i_reg_3083[15:0] <= 16'b0000000000000000;
end

endmodule //qpsk_hls_top
