/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [33:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [14:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_5z ? celloutsig_0_11z : celloutsig_0_4z[1];
  assign celloutsig_0_24z = in_data[7] ? celloutsig_0_23z[16] : celloutsig_0_13z;
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_11z = ~(celloutsig_0_3z | celloutsig_0_10z[32]);
  assign celloutsig_0_19z = ~(celloutsig_0_12z[1] | celloutsig_0_1z);
  assign celloutsig_0_20z = in_data[84] ^ celloutsig_0_11z;
  assign celloutsig_0_8z = celloutsig_0_7z[9:0] === { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_0z[13:11] > celloutsig_0_10z[24:22];
  assign celloutsig_0_17z = { celloutsig_0_10z[3:2], celloutsig_0_8z, celloutsig_0_10z[0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_16z } > { celloutsig_0_10z[8:2], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_9z[3:1], celloutsig_0_14z } > { celloutsig_0_10z[33:31], celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z[14:5], celloutsig_0_1z } > { celloutsig_0_0z[11:2], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] > celloutsig_1_1z[4:1];
  assign celloutsig_1_14z = ! { celloutsig_1_9z[8], celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_16z = ! { in_data[61:51], celloutsig_0_11z };
  assign celloutsig_1_19z = { celloutsig_1_9z[6:2], celloutsig_1_12z, celloutsig_1_14z } % { 1'h1, celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_7z = celloutsig_0_0z * celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[160:149] * in_data[172:161];
  assign celloutsig_1_4z = { in_data[178:177], celloutsig_1_1z } * { celloutsig_1_0z[11:4], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_5z ? celloutsig_1_0z[2:0] : in_data[139:137];
  assign celloutsig_1_9z = celloutsig_1_2z ? { celloutsig_1_4z[8:1], celloutsig_1_6z } : { celloutsig_1_0z[10], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_0z[10] ? { celloutsig_0_0z[12:11], 1'h1, celloutsig_0_3z } : in_data[27:24];
  assign { celloutsig_0_10z[33:2], celloutsig_0_10z[0] } = in_data[47] ? { in_data[57:48], 1'h1, in_data[46:30], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } : { in_data[49:48], 1'h0, in_data[46:22], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:4] != celloutsig_0_0z[8:0];
  assign celloutsig_0_25z = { celloutsig_0_2z[9:6], celloutsig_0_15z } != { celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_0z = - in_data[81:68];
  assign celloutsig_1_18z = - { celloutsig_1_5z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_5z = in_data[164:160] !== celloutsig_1_0z[4:0];
  assign celloutsig_1_13z = { celloutsig_1_1z[6:2], celloutsig_1_12z } !== celloutsig_1_4z[8:3];
  assign celloutsig_0_22z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_2z } !== { in_data[71:55], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_6z } | { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_12z = celloutsig_0_10z[12:10] | { in_data[47], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[67:52] | { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = { in_data[5:1], celloutsig_0_15z, celloutsig_0_25z } | { celloutsig_0_23z[7:5], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z[1:0], celloutsig_1_1z };
  assign celloutsig_0_14z = | { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_12z = ^ { in_data[148:128], celloutsig_1_6z };
  assign celloutsig_0_5z = ^ in_data[9:6];
  assign celloutsig_0_9z = celloutsig_0_7z[9:3] <<< celloutsig_0_0z[10:4];
  assign celloutsig_1_1z = celloutsig_1_0z[6:0] - in_data[113:107];
  always_latch
    if (clkin_data[0]) celloutsig_0_23z = 19'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_23z = { celloutsig_0_9z[6:1], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_26z = 15'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_26z = { in_data[71:60], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_10z[1] = celloutsig_0_8z;
  assign { out_data[138:128], out_data[102:96], out_data[46:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
