

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov  6 23:45:42 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      378|      378|  3.780 us|  3.780 us|  379|  379|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      360|      360|        18|          -|          -|    20|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    925|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   39|    2474|   4336|    -|
|Memory           |        0|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    427|    -|
|Register         |        -|    -|    1173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   39|    3679|   5696|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   17|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  188|   296|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U7  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U8  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U12        |dcmp_64ns_64ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U9       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U10      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U11      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U3            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U4            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U2          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  39| 2474|  4336|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_U  |angles_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_422_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln26_fu_319_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_360_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_501_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_599_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln72_1_fu_613_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_2_fu_618_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_3_fu_644_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_4_fu_650_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_fu_593_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln88_fu_672_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_1_fu_307_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln26_fu_301_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln32_1_fu_348_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln32_fu_342_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln40_fu_416_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln43_1_fu_456_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln43_fu_450_p2      |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln72_1_fu_491_p2    |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln72_fu_485_p2      |      icmp|   0|  0|  11|          11|           2|
    |or_ln26_fu_313_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_354_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_497_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln72_fu_589_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_623_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln88_fu_634_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_166_p0            |    select|   0|  0|  64|           1|          64|
    |grp_fu_172_p0            |    select|   0|  0|  32|           1|          32|
    |select_ln26_fu_375_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln43_1_fu_545_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln43_fu_538_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln70_fu_689_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln72_2_fu_695_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_3_fu_715_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_fu_656_p3    |    select|   0|  0|  64|           1|          64|
    |select_ln88_fu_702_p3    |    select|   0|  0|  32|           1|          32|
    |theta_accum_3_fu_558_p3  |    select|   0|  0|  64|           1|          64|
    |xor_ln28_fu_366_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln34_fu_382_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln55_fu_514_p2       |       xor|   0|  0|  65|          64|          65|
    |xor_ln56_fu_528_p2       |       xor|   0|  0|  65|          64|          65|
    |xor_ln72_fu_639_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln79_1_fu_628_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln79_fu_603_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln82_fu_679_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln88_fu_608_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 925|         456|         779|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  164|         37|    1|         37|
    |factor_fu_116       |    9|          2|   64|        128|
    |grp_fu_163_p0       |   20|          4|   64|        256|
    |grp_fu_169_p0       |   20|          4|   32|        128|
    |grp_fu_188_opcode   |   14|          3|    2|          6|
    |grp_fu_188_p0       |   25|          5|   64|        320|
    |grp_fu_188_p1       |   20|          4|   64|        256|
    |grp_fu_192_opcode   |   14|          3|    2|          6|
    |grp_fu_192_p0       |   20|          4|   64|        256|
    |grp_fu_192_p1       |   20|          4|   64|        256|
    |grp_fu_200_p0       |   14|          3|   64|        192|
    |grp_fu_200_p1       |   14|          3|   64|        192|
    |grp_fu_214_opcode   |   14|          3|    5|         15|
    |grp_fu_214_p0       |   14|          3|   64|        192|
    |j_fu_120            |    9|          2|    5|         10|
    |theta_accum_fu_104  |    9|          2|   64|        128|
    |x0_1_fu_112         |    9|          2|   64|        128|
    |y0_1_fu_108         |    9|          2|   64|        128|
    |y1_fu_100           |    9|          2|   64|        128|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  427|         92|  879|       2762|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |and_ln26_reg_786        |   1|   0|    1|          0|
    |and_ln32_reg_800        |   1|   0|    1|          0|
    |and_ln43_reg_850        |   1|   0|    1|          0|
    |and_ln70_reg_903        |   1|   0|    1|          0|
    |and_ln72_2_reg_913      |   1|   0|    1|          0|
    |and_ln72_4_reg_918      |   1|   0|    1|          0|
    |and_ln72_reg_888        |   1|   0|    1|          0|
    |ap_CS_fsm               |  36|   0|   36|          0|
    |bitcast_ln26_reg_781    |  32|   0|   32|          0|
    |bitcast_ln32_reg_795    |  32|   0|   32|          0|
    |bitcast_ln82_1_reg_933  |  32|   0|   32|          0|
    |conv1_reg_896           |  32|   0|   32|          0|
    |factor_1_reg_883        |  64|   0|   64|          0|
    |factor_fu_116           |  64|   0|   64|          0|
    |icmp_ln43_1_reg_830     |   1|   0|    1|          0|
    |icmp_ln43_reg_825       |   1|   0|    1|          0|
    |icmp_ln72_1_reg_845     |   1|   0|    1|          0|
    |icmp_ln72_reg_840       |   1|   0|    1|          0|
    |j_fu_120                |   5|   0|    5|          0|
    |mul11_pn_reg_878        |  64|   0|   64|          0|
    |reg_236                 |  64|   0|   64|          0|
    |reg_242                 |  64|   0|   64|          0|
    |reg_250                 |  64|   0|   64|          0|
    |reg_254                 |  64|   0|   64|          0|
    |reg_260                 |  64|   0|   64|          0|
    |select_ln43_1_reg_870   |  64|   0|   64|          0|
    |select_ln43_reg_865     |  64|   0|   64|          0|
    |select_ln88_reg_938     |  32|   0|   32|          0|
    |theta_accum_fu_104      |  64|   0|   64|          0|
    |x0_1_fu_112             |  64|   0|   64|          0|
    |x_read_reg_774          |  32|   0|   32|          0|
    |xor_ln88_reg_908        |   1|   0|    1|          0|
    |y0_1_fu_108             |  64|   0|   64|          0|
    |y1_fu_100               |  64|   0|   64|          0|
    |y_read_reg_767          |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |1173|   0| 1173|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

