Analysis & Synthesis report for Data_Extraction_System
Wed Mar 27 23:29:02 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |FIFObufferWC|state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |FIFObufferWC
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 27 23:29:02 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Data_Extraction_System                      ;
; Top-level Entity Name              ; FIFObufferWC                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 239                                         ;
;     Total combinational functions  ; 143                                         ;
;     Dedicated logic registers      ; 120                                         ;
; Total registers                    ; 120                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Option                                                                     ; Setting            ; Default Value          ;
+----------------------------------------------------------------------------+--------------------+------------------------+
; Device                                                                     ; EP4CE22F17C6       ;                        ;
; Top-level entity name                                                      ; FIFObufferWC       ; Data_Extraction_System ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V              ;
; Use smart compilation                                                      ; Off                ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                     ;
; Enable compact report table                                                ; Off                ; Off                    ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                    ;
; Preserve fewer node names                                                  ; On                 ; On                     ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto               ; Auto                   ;
; Safe State Machine                                                         ; Off                ; Off                    ;
; Extract Verilog State Machines                                             ; On                 ; On                     ;
; Extract VHDL State Machines                                                ; On                 ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                     ;
; Parallel Synthesis                                                         ; On                 ; On                     ;
; DSP Block Balancing                                                        ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                 ; On                     ;
; Power-Up Don't Care                                                        ; On                 ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                    ;
; Remove Duplicate Registers                                                 ; On                 ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                    ;
; Optimization Technique                                                     ; Balanced           ; Balanced               ;
; Carry Chain Length                                                         ; 70                 ; 70                     ;
; Auto Carry Chains                                                          ; On                 ; On                     ;
; Auto Open-Drain Pins                                                       ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                    ;
; Auto ROM Replacement                                                       ; On                 ; On                     ;
; Auto RAM Replacement                                                       ; On                 ; On                     ;
; Auto DSP Block Replacement                                                 ; On                 ; On                     ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                 ; On                     ;
; Strict RAM Replacement                                                     ; Off                ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                    ;
; Auto Resource Sharing                                                      ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                 ; On                     ;
; Report Parameter Settings                                                  ; On                 ; On                     ;
; Report Source Assignments                                                  ; On                 ; On                     ;
; Report Connectivity Checks                                                 ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                      ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation     ;
; HDL message level                                                          ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                    ;
; Clock MUX Protection                                                       ; On                 ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                    ;
; Block Design Naming                                                        ; Auto               ; Auto                   ;
; SDC constraint protection                                                  ; Off                ; Off                    ;
; Synthesis Effort                                                           ; Auto               ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                     ;
+----------------------------------------------------------------------------+--------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; FIFObufferWC.vhd                 ; yes             ; User VHDL File  ; C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 239       ;
;                                             ;           ;
; Total combinational functions               ; 143       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 103       ;
;     -- 3 input functions                    ; 35        ;
;     -- <=2 input functions                  ; 5         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 143       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 120       ;
;     -- Dedicated logic registers            ; 120       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 29        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 120       ;
; Total fan-out                               ; 909       ;
; Average fan-out                             ; 2.83      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
; |FIFObufferWC              ; 143 (143)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 29   ; 0            ; |FIFObufferWC       ; FIFObufferWC ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |FIFObufferWC|state                                   ;
+---------------+------------+-------------+---------------+------------+
; Name          ; state.SEND ; state.STORE ; state.STOREID ; state.IDLE ;
+---------------+------------+-------------+---------------+------------+
; state.IDLE    ; 0          ; 0           ; 0             ; 0          ;
; state.STOREID ; 0          ; 0           ; 1             ; 1          ;
; state.STORE   ; 0          ; 1           ; 0             ; 1          ;
; state.SEND    ; 1          ; 0           ; 0             ; 1          ;
+---------------+------------+-------------+---------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; dataOut[0]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[1]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[2]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[3]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[4]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[5]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[6]$latch                                   ; state.STOREID       ; yes                    ;
; dataOut[7]$latch                                   ; state.STOREID       ; yes                    ;
; empty$latch                                        ; Selector126         ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 120   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[0][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[1][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[2][3]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[3][1]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[4][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[5][0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[6][4]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[7][2]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[8][6]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[9][7]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[10][1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[11][0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |FIFObufferWC|datArray[12][3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FIFObufferWC|OS[1]           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |FIFObufferWC|NS[0]           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |FIFObufferWC|FS[3]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FIFObufferWC|state           ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FIFObufferWC|Mux0            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FIFObufferWC ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; Array_Size     ; 13    ; Signed Integer                                      ;
; dw             ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 120                         ;
;     ENA               ; 104                         ;
;     plain             ; 16                          ;
; cycloneiii_lcell_comb ; 143                         ;
;     normal            ; 143                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 103                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar 27 23:28:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Extraction_System -c Data_Extraction_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file data_extraction_system.vhd
    Info (12022): Found design unit 1: Data_Extraction_System3-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd Line: 48
    Info (12023): Found entity 1: Data_Extraction_System3 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_System.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file data_extraction_system.bdf
    Info (12023): Found entity 1: Data_Extraction_System
Info (12021): Found 2 design units, including 1 entities, in source file data_extraction_controller.vhd
    Info (12022): Found design unit 1: Data_Extraction_Controller-Data_Extraction_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd Line: 30
    Info (12023): Found entity 1: Data_Extraction_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Data_Extraction_Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file addressblock.vhd
    Info (12022): Found design unit 1: addressBlock-addressBlock File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd Line: 33
    Info (12023): Found entity 1: addressBlock File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/addressBlock.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file genpulse.vhd
    Info (12022): Found design unit 1: genPulse-genPulse File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd Line: 22
    Info (12023): Found entity 1: genPulse File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genPulse.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file spi_master1.vhd
    Info (12022): Found design unit 1: spi_master1-spi_master1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd Line: 28
    Info (12023): Found entity 1: spi_master1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/spi_master1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file xdomain_s2f.vhd
    Info (12022): Found design unit 1: xDomain_s2f-xDomain_s2f File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd Line: 23
    Info (12023): Found entity 1: xDomain_s2f File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/xDomain_s2f.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fifobuffer.vhd
    Info (12022): Found design unit 1: FIFObuffer-FIFObuffer File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 28
    Info (12023): Found entity 1: FIFObuffer File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObuffer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file accesscontrol.vhd
    Info (12022): Found design unit 1: accessControl-accessControl File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd Line: 32
    Info (12023): Found entity 1: accessControl File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/accessControl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: CLK_DIVIDER-CLK_DIVIDER_V1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd Line: 26
    Info (12023): Found entity 1: CLK_DIVIDER File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CLK_DIVIDER.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file des_test.bdf
    Info (12023): Found entity 1: DES_TEST
Info (12021): Found 2 design units, including 1 entities, in source file tst.vhd
    Info (12022): Found design unit 1: tst-tst File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd Line: 22
    Info (12023): Found entity 1: tst File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/tst.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file desrx.vhd
    Info (12022): Found design unit 1: DESrx-DESrx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd Line: 27
    Info (12023): Found entity 1: DESrx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DESrx.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file destx.vhd
    Info (12022): Found design unit 1: DEStx-DEStx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd Line: 27
    Info (12023): Found entity 1: DEStx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/DEStx.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file readmpu.bdf
    Info (12023): Found entity 1: ReadMPU
Info (12021): Found 2 design units, including 1 entities, in source file readmpu1.vhd
    Info (12022): Found design unit 1: ReadMPU1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd Line: 35
    Info (12023): Found entity 1: ReadMPU1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU1.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file pulser.vhd
    Info (12022): Found design unit 1: pulser-pulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd Line: 21
    Info (12023): Found entity 1: pulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/pulser.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file readmpu2.vhd
    Info (12022): Found design unit 1: ReadMPU2-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd Line: 32
    Info (12023): Found entity 1: ReadMPU2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ReadMPU2.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file senddata.bdf
    Info (12023): Found entity 1: SendData
Info (12021): Found 2 design units, including 1 entities, in source file senddata1.vhd
    Info (12022): Found design unit 1: SendData1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd Line: 32
    Info (12023): Found entity 1: SendData1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SendData1.vhd Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file spipulse.bdf
    Info (12023): Found entity 1: SPIpulse
Info (12021): Found 2 design units, including 1 entities, in source file spipulser.vhd
    Info (12022): Found design unit 1: SPIpulser-SPIpulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd Line: 21
    Info (12023): Found entity 1: SPIpulser File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulser.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file spipulse1.vhd
    Info (12022): Found design unit 1: SPIpulse1-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd Line: 36
    Info (12023): Found entity 1: SPIpulse1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SPIpulse1.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file genval.vhd
    Info (12022): Found design unit 1: genVal-genVal File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd Line: 20
    Info (12023): Found entity 1: genVal File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/genVal.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file systemtest.bdf
    Info (12023): Found entity 1: SystemTest
Info (12021): Found 2 design units, including 1 entities, in source file systemtestx.vhd
    Info (12022): Found design unit 1: SystemTestx-bdf_type File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd Line: 34
    Info (12023): Found entity 1: SystemTestx File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/SystemTestx.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file delayonce.vhd
    Info (12022): Found design unit 1: delayOnce-delayOnce File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd Line: 20
    Info (12023): Found entity 1: delayOnce File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/delayOnce.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file imu_extraction_block.bdf
    Info (12023): Found entity 1: IMU_Extraction_Block
Info (12021): Found 2 design units, including 1 entities, in source file imu_config_block.vhd
    Info (12022): Found design unit 1: IMU_Config_Block-IMU_Config_Block File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd Line: 40
    Info (12023): Found entity 1: IMU_Config_Block File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/IMU_Config_Block.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file config_imu.bdf
    Info (12023): Found entity 1: CONFIG_IMU
Info (12021): Found 2 design units, including 1 entities, in source file config_control.vhd
    Info (12022): Found design unit 1: CONFIG_CONTROL-CONFIG_CONTROL File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd Line: 24
    Info (12023): Found entity 1: CONFIG_CONTROL File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/CONFIG_CONTROL.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file numbergenerator.vhd
    Info (12022): Found design unit 1: NumberGenerator-NumberGenerator File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGenerator.vhd Line: 33
    Info (12023): Found entity 1: NumberGenerator File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGenerator.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testaddressoutput.bdf
    Info (12023): Found entity 1: TestAddressOutput
Info (12021): Found 2 design units, including 1 entities, in source file fifobufferv2.vhd
    Info (12022): Found design unit 1: FIFObufferV2-FIFObufferV2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferV2.vhd Line: 29
    Info (12023): Found entity 1: FIFObufferV2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferV2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file numbergeneratorv2.vhd
    Info (12022): Found design unit 1: NumberGeneratorV2-NumberGeneratorV2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGeneratorV2.vhd Line: 21
    Info (12023): Found entity 1: NumberGeneratorV2 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/NumberGeneratorV2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file initialise.vhd
    Info (12022): Found design unit 1: Initialise-Initialise File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Initialise.vhd Line: 23
    Info (12023): Found entity 1: Initialise File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Initialise.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd
    Info (12022): Found design unit 1: Multiplexer2x1-Multiplexer2x1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Multiplexer2x1.vhd Line: 21
    Info (12023): Found entity 1: Multiplexer2x1 File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/Multiplexer2x1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file uart_transmitter.vhd
    Info (12022): Found design unit 1: UART_Transmitter-UART_Transmitter File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Transmitter.vhd Line: 27
    Info (12023): Found entity 1: UART_Transmitter File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Transmitter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_receiver.vhd
    Info (12022): Found design unit 1: UART_Receiver-UART_Receiver File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Receiver.vhd Line: 26
    Info (12023): Found entity 1: UART_Receiver File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/UART_Receiver.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file imu_extraction_block1.bdf
    Info (12023): Found entity 1: IMU_Extraction_Block1
Info (12021): Found 2 design units, including 1 entities, in source file wc_controller.vhd
    Info (12022): Found design unit 1: WC_Controller-WC_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/WC_Controller.vhd Line: 30
    Info (12023): Found entity 1: WC_Controller File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/WC_Controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file id_decoder.vhd
    Info (12022): Found design unit 1: ID_Decoder-ID_Decoder File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ID_Decoder.vhd Line: 20
    Info (12023): Found entity 1: ID_Decoder File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/ID_Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifobufferwc.vhd
    Info (12022): Found design unit 1: FIFObufferWC-FIFObufferWC File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 28
    Info (12023): Found entity 1: FIFObufferWC File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 8
Info (12127): Elaborating entity "FIFObufferWC" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(90): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 90
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(92): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 92
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(95): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 95
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(95): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 95
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(97): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 97
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(99): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 99
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(102): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 102
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(102): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 102
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(104): signal "NS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 104
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(106): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 106
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(109): signal "datArray" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 109
Warning (10492): VHDL Process Statement warning at FIFObufferWC.vhd(109): signal "OS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 109
Warning (10631): VHDL Process Statement warning at FIFObufferWC.vhd(86): inferring latch(es) for signal or variable "empty", which holds its previous value in one or more paths through the process File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Warning (10631): VHDL Process Statement warning at FIFObufferWC.vhd(86): inferring latch(es) for signal or variable "dataOut", which holds its previous value in one or more paths through the process File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[0]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[1]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[2]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[3]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[4]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[5]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[6]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "dataOut[7]" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Info (10041): Inferred latch for "empty" at FIFObufferWC.vhd(86) File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
Warning (13012): Latch empty$latch has unsafe behavior File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 86
    Warning (13013): Ports D and ENA on the latch are fed by the same signal NS[0] File: C:/Users/Zed/Desktop/PROJ324 - Project Folder/PROJ324/VHDL/Data_Extraction_System/FIFObufferWC.vhd Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 276 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 247 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Wed Mar 27 23:29:02 2019
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:26


