#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr  1 12:02:16 2022
# Process ID: 13068
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_2_axis_stream_txfifo_0_2 design_2_processing_system7_0_0 design_2_axi_smc_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_2_axis_stream_txfifo_0_2 design_2_processing_system7_0_0 design_2_axi_smc_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property LOCK_UPGRADE false [get_bd_cells  ]
reset_run design_2_SPI_ip_0_0_synth_1
launch_runs synth_2 -cluster_configuration lsf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2 466 36} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins BiDirChannels_0/txclk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
disconnect_bd_net /txclk_reset_domain_peripheral_aresetn [get_bd_pins txclk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins TxFIFO/tx_rstn]
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins txclk_reset_domain/ext_reset_in]
disconnect_bd_net /BiDirChannels_0_txclk [get_bd_pins txclk_reset_domain/slowest_sync_clk]
delete_bd_objs [get_bd_cells txclk_reset_domain]
set_property name txclk_reset_domain [get_bd_cells proc_sys_reset_0]
set_property location {1 492 269} [get_bd_cells txclk_reset_domain]
reset_property CONFIG.FREQ_HZ [get_bd_pins slowest_sync_clk]
validate_bd_design
save_bd_design
launch_runs synth_2 -cluster_configuration lsf
wait_on_run synth_2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {4 1452 920} [get_bd_cells smartconnect_0]
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells smartconnect_0]
set_property location {3 1442 894} [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S01_AXI]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S02_AXI]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins smartconnect_0/M00_AXI]
delete_bd_objs [get_bd_cells axi_smc]
set_property location {4 1814 783} [get_bd_cells smartconnect_0]
set_property NAME {axi smc} [get_bd_cells /smartconnect_0]
set_property NAME axi_smc [get_bd_cells /smartconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {4 1439 962} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins axi_dma_0/mm2s_introut]
connect_bd_net [get_bd_pins xlconcat_1/In1] [get_bd_pins axi_dma_0/s2mm_introut]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
delete_bd_objs [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_1/dout]
set_property location {4 1894 964} [get_bd_cells xlconcat_1]
validate_bd_design
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {2 412 814} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_interconnect_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins AXI_Register_Demux/ARESETN]
delete_bd_objs [get_bd_cells clk_reset_domain]
set_property NAME clk_reset_domain [get_bd_cells /proc_sys_reset_0]
set_property location {1 474 587} [get_bd_cells clk_reset_domain]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /axi_dma_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_dma:7.1 [get_ips  design_2_axi_dma_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_axi_dma_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
validate_bd_design
reset_run design_2_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_2
launch_runs synth_2 -cluster_configuration lsf
wait_on_run synth_2
launch_runs impl_4 -cluster_configuration lsf
wait_on_run impl_4
launch_runs impl_4 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_4
set_param board.repoPaths {/home/cdickins/.Xilinx/Vivado/2021.2/xhub/board_store/xilinx_board_store /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/board_files/zed/1.4 /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/board_files}
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
open_run impl_4
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
launch_simulation
source design_2_wrapper.tcl
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
generate_target all [get_files  /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects [get_files /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd]
export_simulation -of_objects [get_files /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd] -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files/sim_scripts -ip_user_files_dir /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files -ipstatic_source_dir /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.cache/compile_simlib/modelsim} {questa=/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.cache/compile_simlib/questa} {xcelium=/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.cache/compile_simlib/xcelium} {vcs=/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.cache/compile_simlib/vcs} {riviera=/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
compile_simlib
compile_simlib -simulator vcs_mx -directory ./vcs_lib
compile_simlib -simulator vcs_mx -directory ./vcs_lib
close_sim
