.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text

.balign 16

glabel __cosf # 0
/* 053D30 80054180 E7AC0000 */  swc1        $f12, 0x0($sp)
/* 053D34 80054184 8FA20000 */  lw          $v0, 0x0($sp)
/* 053D38 80054188 C7A60000 */  lwc1        $f6, 0x0($sp)
/* 053D3C 8005418C C7AA0000 */  lwc1        $f10, 0x0($sp)
/* 053D40 80054190 00027583 */  sra         $t6, $v0, 22
/* 053D44 80054194 31CF01FF */  andi        $t7, $t6, 0x1ff
/* 053D48 80054198 29E10136 */  slti        $at, $t7, 0x136
/* 053D4C 8005419C 50200049 */  beql        $at, $zero, .L800542C4
/* 053D50 800541A0 460A5032 */   c.eq.s     $f10, $f10
/* 053D54 800541A4 44802000 */  mtc1        $zero, $f4
/* 053D58 800541A8 3C013FE0 */  lui         $at, 0x3fe0
/* 053D5C 800541AC 44819800 */  mtc1        $at, $f19
/* 053D60 800541B0 4606203C */  c.lt.s      $f4, $f6
/* 053D64 800541B4 C7A00000 */  lwc1        $f0, 0x0($sp)
/* 053D68 800541B8 3C01800A */  lui         $at, %hi(D_800A7E38)
/* 053D6C 800541BC 45020004 */  bc1fl       .L800541D0
/* 053D70 800541C0 46000007 */   neg.s      $f0, $f0
/* 053D74 800541C4 10000002 */  b           .L800541D0
/* 053D78 800541C8 46003006 */   mov.s      $f0, $f6
/* 053D7C 800541CC 46000007 */  neg.s       $f0, $f0
.L800541D0:
/* 053D80 800541D0 D4287E38 */  ldc1        $f8, %lo(D_800A7E38)($at)
/* 053D84 800541D4 46000321 */  cvt.d.s     $f12, $f0
/* 053D88 800541D8 44809000 */  mtc1        $zero, $f18
/* 053D8C 800541DC 46286282 */  mul.d       $f10, $f12, $f8
/* 053D90 800541E0 44802800 */  mtc1        $zero, $f5
/* 053D94 800541E4 44802000 */  mtc1        $zero, $f4
/* 053D98 800541E8 46325380 */  add.d       $f14, $f10, $f18
/* 053D9C 800541EC 462E203E */  c.le.d      $f4, $f14
/* 053DA0 800541F0 00000000 */  nop
/* 053DA4 800541F4 45020007 */  bc1fl       .L80054214
/* 053DA8 800541F8 46327281 */   sub.d      $f10, $f14, $f18
/* 053DAC 800541FC 46327180 */  add.d       $f6, $f14, $f18
/* 053DB0 80054200 4620320D */  trunc.w.d   $f8, $f6
/* 053DB4 80054204 44024000 */  mfc1        $v0, $f8
/* 053DB8 80054208 10000006 */  b           .L80054224
/* 053DBC 8005420C 44823000 */   mtc1       $v0, $f6
/* 053DC0 80054210 46327281 */  sub.d       $f10, $f14, $f18
.L80054214:
/* 053DC4 80054214 4620510D */  trunc.w.d   $f4, $f10
/* 053DC8 80054218 44022000 */  mfc1        $v0, $f4
/* 053DCC 8005421C 00000000 */  nop
/* 053DD0 80054220 44823000 */  mtc1        $v0, $f6
.L80054224:
/* 053DD4 80054224 3C01800A */  lui         $at, %hi(D_800A7E40)
/* 053DD8 80054228 D42A7E40 */  ldc1        $f10, %lo(D_800A7E40)($at)
/* 053DDC 8005422C 46803221 */  cvt.d.w     $f8, $f6
/* 053DE0 80054230 3C01800A */  lui         $at, %hi(D_800A7E48)
/* 053DE4 80054234 D4267E48 */  ldc1        $f6, %lo(D_800A7E48)($at)
/* 053DE8 80054238 3C03800A */  lui         $v1, %hi(D_800A7E10)
/* 053DEC 8005423C 24637E10 */  addiu       $v1, $v1, %lo(D_800A7E10)
/* 053DF0 80054240 46324001 */  sub.d       $f0, $f8, $f18
/* 053DF4 80054244 30480001 */  andi        $t0, $v0, 0x1
/* 053DF8 80054248 462A0102 */  mul.d       $f4, $f0, $f10
/* 053DFC 8005424C D46A0020 */  ldc1        $f10, 0x20($v1)
/* 053E00 80054250 46260202 */  mul.d       $f8, $f0, $f6
/* 053E04 80054254 D4660018 */  ldc1        $f6, 0x18($v1)
/* 053E08 80054258 46246081 */  sub.d       $f2, $f12, $f4
/* 053E0C 8005425C 46281081 */  sub.d       $f2, $f2, $f8
/* 053E10 80054260 46221382 */  mul.d       $f14, $f2, $f2
/* 053E14 80054264 00000000 */  nop
/* 053E18 80054268 462E5102 */  mul.d       $f4, $f10, $f14
/* 053E1C 8005426C 46262200 */  add.d       $f8, $f4, $f6
/* 053E20 80054270 D4640010 */  ldc1        $f4, 0x10($v1)
/* 053E24 80054274 462E4282 */  mul.d       $f10, $f8, $f14
/* 053E28 80054278 46245180 */  add.d       $f6, $f10, $f4
/* 053E2C 8005427C D46A0008 */  ldc1        $f10, 0x8($v1)
/* 053E30 80054280 462E3202 */  mul.d       $f8, $f6, $f14
/* 053E34 80054284 15000007 */  bne         $t0, $zero, .L800542A4
/* 053E38 80054288 46285400 */   add.d      $f16, $f10, $f8
/* 053E3C 8005428C 462E1102 */  mul.d       $f4, $f2, $f14
/* 053E40 80054290 00000000 */  nop
/* 053E44 80054294 46302182 */  mul.d       $f6, $f4, $f16
/* 053E48 80054298 46223280 */  add.d       $f10, $f6, $f2
/* 053E4C 8005429C 03E00008 */  jr          $ra
/* 053E50 800542A0 46205020 */   cvt.s.d    $f0, $f10
.L800542A4:
/* 053E54 800542A4 462E1202 */  mul.d       $f8, $f2, $f14
/* 053E58 800542A8 00000000 */  nop
/* 053E5C 800542AC 46304102 */  mul.d       $f4, $f8, $f16
/* 053E60 800542B0 46222180 */  add.d       $f6, $f4, $f2
/* 053E64 800542B4 46203020 */  cvt.s.d     $f0, $f6
/* 053E68 800542B8 03E00008 */  jr          $ra
/* 053E6C 800542BC 46000007 */   neg.s      $f0, $f0
/* 053E70 800542C0 460A5032 */  c.eq.s      $f10, $f10
.L800542C4:
/* 053E74 800542C4 3C01800A */  lui         $at, 0x800a
/* 053E78 800542C8 45010004 */  bc1t        .L800542DC
/* 053E7C 800542CC 00000000 */   nop
/* 053E80 800542D0 3C01800A */  lui         $at, %hi(D_800A7E50)
/* 053E84 800542D4 03E00008 */  jr          $ra
/* 053E88 800542D8 C4207E60 */   lwc1       $f0, %lo(D_800A7E60)($at)
.L800542DC:
/* 053E8C 800542DC C4207E50 */  lwc1        $f0, %lo(D_800A7E50)($at)
/* 053E90 800542E0 03E00008 */  jr          $ra
/* 053E94 800542E4 00000000 */   nop
/* 053E98 800542E8 00000000 */  nop
/* 053E9C 800542EC 00000000 */  nop
