Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 23 09:26:58 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BLE_UART_wrapper_timing_summary_routed.rpt -rpx BLE_UART_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BLE_UART_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_BLE/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_BLE/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_BLE/inst/L3/temp_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_UART/inst/L2/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_UART/inst/L3/temp_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/Seven_seg_UART/inst/L3/temp_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_0/inst/r_byte_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: BLE_UART_i/UART_Rx_1/inst/r_byte_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.088        0.000                      0                  176        0.212        0.000                      0                  176        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
mclk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                5.088        0.000                      0                  176        0.212        0.000                      0                  176        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.121%)  route 3.502ns (80.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.846     9.480    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.853    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[4]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.524    14.569    BLE_UART_i/UART_Rx_0/inst/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.121%)  route 3.502ns (80.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.846     9.480    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.853    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/C
                         clock pessimism              0.275    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.524    14.569    BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.828ns (19.121%)  route 3.502ns (80.879%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.846     9.480    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.853    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                         clock pessimism              0.297    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X61Y97         FDSE (Setup_fdse_C_S)       -0.429    14.686    BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.828ns (20.331%)  route 3.245ns (79.669%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.588     9.223    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y96         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.852    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y96         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X60Y96         FDSE (Setup_fdse_C_S)       -0.524    14.565    BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.367%)  route 3.237ns (79.633%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.581     9.215    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X60Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.852    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[2]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X60Y95         FDSE (Setup_fdse_C_S)       -0.524    14.565    BLE_UART_i/UART_Rx_0/inst/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.367%)  route 3.237ns (79.633%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.581     9.215    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X61Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.852    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[8]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    14.660    BLE_UART_i/UART_Rx_0/inst/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.828ns (20.367%)  route 3.237ns (79.633%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.581     9.215    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X61Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.505    14.852    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[9]/C
                         clock pessimism              0.272    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X61Y95         FDSE (Setup_fdse_C_S)       -0.429    14.660    BLE_UART_i/UART_Rx_0/inst/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.484ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.628%)  route 3.186ns (79.372%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.529     9.164    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X62Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.854    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]/C
                         clock pessimism              0.258    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y97         FDSE (Setup_fdse_C_S)       -0.429    14.648    BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.484    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.165%)  route 3.084ns (78.835%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.427     9.062    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.853    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y95         FDSE (Setup_fdse_C_S)       -0.429    14.647    BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.828ns (21.165%)  route 3.084ns (78.835%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.624     5.150    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/Q
                         net (fo=9, routed)           1.309     6.915    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[5]
    SLICE_X61Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.039 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6/O
                         net (fo=4, routed)           0.735     7.774    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_6_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.898 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2/O
                         net (fo=12, routed)          0.612     8.511    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_2_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1/O
                         net (fo=11, routed)          0.427     9.062    BLE_UART_i/UART_Rx_0/inst/r_count[10]_i_1_n_0
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    F14                                               0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.506    14.853    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[10]/C
                         clock pessimism              0.258    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y95         FDSE (Setup_fdse_C_S)       -0.429    14.647    BLE_UART_i/UART_Rx_0/inst/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.932%)  route 0.159ns (46.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.590     1.476    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X61Y96         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  BLE_UART_i/UART_Rx_0/inst/r_state_reg[1]/Q
                         net (fo=20, routed)          0.159     1.776    BLE_UART_i/UART_Rx_0/inst/r_state_reg_n_0_[1]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  BLE_UART_i/UART_Rx_0/inst/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    BLE_UART_i/UART_Rx_0/inst/r_count[3]_i_1_n_0
    SLICE_X60Y96         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     1.991    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y96         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X60Y96         FDSE (Hold_fdse_C_D)         0.120     1.609    BLE_UART_i/UART_Rx_0/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_1/inst/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_1/inst/r_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.581     1.467    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X60Y70         FDRE                                         r  BLE_UART_i/UART_Rx_1/inst/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  BLE_UART_i/UART_Rx_1/inst/r_index_reg[2]/Q
                         net (fo=10, routed)          0.119     1.750    BLE_UART_i/UART_Rx_1/inst/r_index_reg_n_0_[2]
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  BLE_UART_i/UART_Rx_1/inst/r_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    BLE_UART_i/UART_Rx_1/inst/r_byte[3]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  BLE_UART_i/UART_Rx_1/inst/r_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.849     1.980    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X61Y70         FDRE                                         r  BLE_UART_i/UART_Rx_1/inst/r_byte_reg[3]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.092     1.572    BLE_UART_i/UART_Rx_1/inst/r_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.477    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y95         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/Q
                         net (fo=10, routed)          0.151     1.769    BLE_UART_i/UART_Rx_0/inst/r_index_reg_n_0_[2]
    SLICE_X63Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  BLE_UART_i/UART_Rx_0/inst/r_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    BLE_UART_i/UART_Rx_0/inst/r_byte[5]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.993    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y93         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092     1.585    BLE_UART_i/UART_Rx_0/inst/r_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.016%)  route 0.152ns (44.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.477    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y95         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  BLE_UART_i/UART_Rx_0/inst/r_index_reg[2]/Q
                         net (fo=10, routed)          0.152     1.770    BLE_UART_i/UART_Rx_0/inst/r_index_reg_n_0_[2]
    SLICE_X63Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  BLE_UART_i/UART_Rx_0/inst/r_byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    BLE_UART_i/UART_Rx_0/inst/r_byte[4]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.993    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y93         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[4]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.091     1.584    BLE_UART_i/UART_Rx_0/inst/r_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.590     1.476    BLE_UART_i/Seven_seg_UART/inst/L2/mclk
    SLICE_X63Y90         FDRE                                         r  BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    BLE_UART_i/Seven_seg_UART/inst/L2/count[0]
    SLICE_X63Y90         LUT1 (Prop_lut1_I0_O)        0.042     1.828 r  BLE_UART_i/Seven_seg_UART/inst/L2/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    BLE_UART_i/Seven_seg_UART/inst/L2/count_0[0]
    SLICE_X63Y90         FDRE                                         r  BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.860     1.992    BLE_UART_i/Seven_seg_UART/inst/L2/mclk
    SLICE_X63Y90         FDRE                                         r  BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.105     1.581    BLE_UART_i/Seven_seg_UART/inst/L2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.309%)  route 0.225ns (54.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.477    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y96         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  BLE_UART_i/UART_Rx_0/inst/r_state_reg[0]/Q
                         net (fo=20, routed)          0.225     1.843    BLE_UART_i/UART_Rx_0/inst/r_state_reg_n_0_[0]
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  BLE_UART_i/UART_Rx_0/inst/r_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    BLE_UART_i/UART_Rx_0/inst/r_count[7]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.992    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X60Y97         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X60Y97         FDSE (Hold_fdse_C_D)         0.121     1.634    BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_1/inst/r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_1/inst/r_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.582     1.468    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X58Y69         FDRE                                         r  BLE_UART_i/UART_Rx_1/inst/r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  BLE_UART_i/UART_Rx_1/inst/r_state_reg[1]/Q
                         net (fo=20, routed)          0.172     1.782    BLE_UART_i/UART_Rx_1/inst/r_state_reg_n_0_[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  BLE_UART_i/UART_Rx_1/inst/r_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    BLE_UART_i/UART_Rx_1/inst/r_count[2]_i_1_n_0
    SLICE_X59Y69         FDSE                                         r  BLE_UART_i/UART_Rx_1/inst/r_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.850     1.981    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X59Y69         FDSE                                         r  BLE_UART_i/UART_Rx_1/inst/r_count_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X59Y69         FDSE (Hold_fdse_C_D)         0.091     1.572    BLE_UART_i/UART_Rx_1/inst/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_1/inst/r_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_1/inst/r_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.035%)  route 0.151ns (41.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.581     1.467    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X60Y70         FDRE                                         r  BLE_UART_i/UART_Rx_1/inst/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  BLE_UART_i/UART_Rx_1/inst/r_state_reg[0]/Q
                         net (fo=20, routed)          0.151     1.782    BLE_UART_i/UART_Rx_1/inst/r_state_reg_n_0_[0]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  BLE_UART_i/UART_Rx_1/inst/r_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.827    BLE_UART_i/UART_Rx_1/inst/r_count[3]_i_1_n_0
    SLICE_X58Y70         FDSE                                         r  BLE_UART_i/UART_Rx_1/inst/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.849     1.980    BLE_UART_i/UART_Rx_1/inst/mclk
    SLICE_X58Y70         FDSE                                         r  BLE_UART_i/UART_Rx_1/inst/r_count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y70         FDSE (Hold_fdse_C_D)         0.091     1.572    BLE_UART_i/UART_Rx_1/inst/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.602%)  route 0.168ns (47.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.477    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDSE (Prop_fdse_C_Q)         0.141     1.618 f  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/Q
                         net (fo=12, routed)          0.168     1.786    BLE_UART_i/UART_Rx_0/inst/r_count_reg_n_0_[0]
    SLICE_X62Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  BLE_UART_i/UART_Rx_0/inst/r_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    BLE_UART_i/UART_Rx_0/inst/r_count[0]_i_1_n_0
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.993    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X62Y95         FDSE                                         r  BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X62Y95         FDSE (Hold_fdse_C_D)         0.092     1.569    BLE_UART_i/UART_Rx_0/inst/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.591     1.477    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y95         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/Q
                         net (fo=5, routed)           0.168     1.787    BLE_UART_i/UART_Rx_0/inst/o_byte[2]
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  BLE_UART_i/UART_Rx_0/inst/r_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    BLE_UART_i/UART_Rx_0/inst/r_byte[2]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    F14                                               0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  mclk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.861     1.993    BLE_UART_i/UART_Rx_0/inst/mclk
    SLICE_X63Y95         FDRE                                         r  BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.091     1.568    BLE_UART_i/UART_Rx_0/inst/r_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y97    BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97    BLE_UART_i/UART_Rx_0/inst/r_count_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y97    BLE_UART_i/UART_Rx_0/inst/r_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y97    BLE_UART_i/UART_Rx_0/inst/r_count_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97    BLE_UART_i/UART_Rx_0/inst/r_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y70    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y71    BLE_UART_i/Seven_seg_BLE/inst/L2/count_reg[16]/C



