module top_module (
	input a, 
	input b, 
	output q
);
	assign q = a & b; // Perform the logical AND operation between inputs a and b
endmodule
