LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;

ENTITY alu IS 
    PORT (X : IN STD_LOGIC_VECTOR(0 to 3);
          Y : IN STD_LOGIC_VECTOR(0 to 3);
          Cin : IN STD_LOGIC; 
          Cout : OUT STD_LOGIC;
			 Overflow : OUT STD_LOGIC; 
          Sig : OUT STD_LOGIC; 
          R : OUT STD_LOGIC_VECTOR(3 downto 0));
END alu;


ARCHITECTURE AluFunc OF alu IS 
SIGNAL Result : STD_LOGIC_VECTOR(4 DOWNTO 0) ;
BEGIN
    Result <= (('0' & X) + ('0' & Y)) WHEN Cin = '0' ELSE (('0' & X) + NOT('0' & Y) + Cin); 
	 --Result <= (('0' & X) + ('0' & Y)) WHEN Cin = '0' ELSE (('0' & X) - ('0' & Y)); 
    Sig <= '1' WHEN (Cin = '1' AND (('0' & X) < ('0' & Y))) ELSE '0';
	 R <= Result(3 downto 0); 
	 Cout <= Result(4); 
	 Overflow <= Result(4) XOR X(0) XOR Y(0); 
END AluFunc; 