{
  "leaf_sv_files": [],
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "s_eventually (rst || sig == 1)",
    "Signals": ["rst", "sig"],
    "Signal Explanations": {
      "rst": "reset signal",
      "sig": "signal that indicates when the computed Gray code counter equals 0"
    },
    "Logical Operators": ["s_eventually", "||", "=="],
    "Logical Operators Explanation": {
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "||": "or",
      "==": "equal"
    },
    "Assertion Explaination": "eventually, the reset signal equals 1 or the signal that indicates when the Gray code counter equals 0 equals 1"
  }
}