# **RISC-V 32Ã—32 Fully Pipelined CPU (RV32I)**

A synthesizable, modular **5-stage pipelined RISC-V RV32I CPU**, designed in Verilog.
The CPU implements a standard 32-register Ã— 32-bit architecture, supports forwarding, hazard detection, branch flushing, and includes a complete simulation environment with waveforms.

This repository is intended both as a **learning reference** and a **solid base architecture** for extending into advanced RISC-V features such as branch prediction, M-extension, caches, or CSR support.

---

## ğŸ“‚ **Repository Structure**

```
.
â”œâ”€â”€ Src/
â”‚   â”œâ”€â”€ top.v                     â€” CPU top-level integration
â”‚   â”œâ”€â”€ top_tb.v                  â€” Testbench (produces VCD)
â”‚   â”œâ”€â”€ instruction_mem.v         â€” Instruction memory (hex-loaded)
â”‚   â”œâ”€â”€ data_mem.v                â€” Byte-addressable data memory
â”‚   â”œâ”€â”€ program_counter.v         â€” PC register
â”‚   â”œâ”€â”€ PC_inc.v                  â€” PC + 4 logic
â”‚   â”œâ”€â”€ PC_mux.v                  â€” PC selection (branch/jump)
â”‚   â”œâ”€â”€ IF_ID_reg.v               â€” IF/ID pipeline register
â”‚   â”œâ”€â”€ ID_EX_reg.v               â€” ID/EX pipeline register
â”‚   â”œâ”€â”€ EX_MEM_reg.v              â€” EX/MEM pipeline register
â”‚   â”œâ”€â”€ MEM_WB_reg.v              â€” MEM/WB pipeline register
â”‚   â”œâ”€â”€ reg_file.v                â€” 32Ã—32 register file
â”‚   â”œâ”€â”€ ALU.v, ALU_control.v      â€” Arithmetic and logic execution
â”‚   â”œâ”€â”€ imm_gen.v                 â€” Immediate generator (I/S/B/U/J)
â”‚   â”œâ”€â”€ inst_parser.v             â€” Instruction field extractor
â”‚   â”œâ”€â”€ control_unit.v            â€” Opcode â†’ control signal mapping
â”‚   â”œâ”€â”€ forwarding_unit.v         â€” Forwarding logic (RAW hazard fix)
â”‚   â”œâ”€â”€ gatelogic.v               â€” Hazard detection (load-use stall)
â”‚   â”œâ”€â”€ branch_calc_adder.v       â€” Branch target computation
â”‚   â”œâ”€â”€ mux_a.v, mux_b.v, ...     â€” ALU + PC muxes
â”‚   â”œâ”€â”€ top_tb.vcd                â€” Example waveform dump
â”‚   â””â”€â”€ *.vvp                     â€” Icarus compiled simulation output
â”‚
â”œâ”€â”€ hex/                          â€” Instruction memory hex programs
â”œâ”€â”€ images/                       â€” Diagrams & architecture visuals
â”œâ”€â”€ waveform/                     â€” Saved pipeline waveforms
â””â”€â”€ README.md
```

---

# ğŸ§  **Architectural Overview**

### **Pipeline Stages**

A classical **5-stage RISC pipeline**:

| Stage | Name                 | Description                                 |
| ----- | -------------------- | ------------------------------------------- |
| IF    | Instruction Fetch    | PC update, instruction memory read          |
| ID    | Decode/Register Read | Control decode, regfile read, immediate gen |
| EX    | Execute              | ALU ops, branch calculation, forwarding     |
| MEM   | Memory               | Load/store unit                             |
| WB    | Writeback            | Write result to register file               |

---

## âš™ï¸ **Core Features**

### **âœ” RV32I Instruction Set**

Supports all core RV32I instructions:

* **R-type**: ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU
* **I-type**: ADDI, ANDI, ORI, XORI, SLTI, SLLI, SRLI, SRAI
* **Loads**: LB, LH, LW, LBU, LHU
* **Stores**: SB, SH, SW
* **Branches**: BEQ, BNE, BLT, BLTU, BGE, BGEU
* **Jumps**: JAL, JALR
* **Upper immediates**: LUI, AUIPC

---

## ğŸ§µ **Hazard Handling**

### **1ï¸âƒ£ Forwarding (bypassing)**

The **forwarding_unit.v** detects dependencies between:

* EX stage sources (`rs1`, `rs2`)
* Destination registers in EX/MEM or MEM/WB stages

It selects forwarded operands via ALU input multiplexers, removing stalls for most RAW hazards.

---

### **2ï¸âƒ£ Load-Use Hazard Detection**

The **gatelogic.v** module detects:

```
ID instruction uses a register 
that EX instruction is loading â†’ stall pipeline
```

Action:

* Freeze PC and IF/ID
* Insert **one bubble** into ID/EX

Perfectly matches textbook pipeline behaviour.

---

### **3ï¸âƒ£ Branch Handling & Pipeline Flush**

Branches and jumps are resolved in EX.
If taken:

* IF/ID and ID/EX are flushed
* PC is redirected to branch/jump target
* At most **two instructions** are discarded (standard RISC-V behaviour)

---

# ğŸ–¥ **Datapath Visualization**

### ğŸ“Š **Waveform Example 1**

```
![Forwarding Waveform](./waveform/waveform1.png)
```

### ğŸ“Š **Waveform Example 2**

```
![Load-Use Hazard Waveform](./waveform/waveform2.png)
```

### ğŸ“Š **Waveform Example 3**

```
![Branch Flush Waveform](./waveform/waveform3.png)
```

---

# ğŸ§ª **Simulation Guide**

### **Using Icarus Verilog**

From repository root:

```bash
iverilog -g2012 -o cpu.vvp Src/*.v
vvp cpu.vvp
```

This produces:

```
Src/top_tb.vcd
```

To view waveforms:

```bash
gtkwave Src/top_tb.vcd
```

---

# ğŸ“˜ **How Key Modules Work**

### **ALU & ALU Control**

* ALU operations selected using `{ALUOp, funct7, funct3}`
* Supports arithmetic shift, logical shift, comparisons, logical ops, add/sub

### **Immediate Generator**

Generates sign-extended immediates for:

* I
* S
* B
* U
* J formats

Matches the RISC-V spec bit-fields exactly.

### **Control Unit**

Decodes opcode and produces:

* RegWrite
* MemRead / MemWrite
* MemToReg
* ALUSrc
* Branch
* JAL / JALR
* ALUOp signals

### **Pipeline Registers**

Each stage contains:

* Operand values
* Control signals
* ALU results
* Memory addresses/data

With support for:

* Stall
* Flush
* Bubble insertions

---

# ğŸ” **Verification Strategy**

Recommended tests:

### **1. ALU Tests**

Ensure ADD/SUB/AND/OR/XOR/SLT/SRL/SRA/SLL behave correctly.

### **2. Forwarding Tests**

```
add x1, x2, x3
add x4, x1, x5     â† must forward
```

### **3. Load-Use Stall Test**

```
lw  x1, 0(x2)
add x3, x1, x4     â† must stall 1 cycle
```

### **4. Branch Tests**

* Both taken and not-taken cases
* Confirm flush behaviour

### **5. Memory Tests**

* Byte / halfword / word loads
* Signed & unsigned variants

### **6. Full Program Execution**

Use hex files in `/hex/` directory.

---

# ğŸ“ˆ **Extensibility Roadmap**

You can evolve this CPU into:

* âœ” Simple **static branch prediction** (1-bit or 2-bit)
* âœ” M-extension (MUL, DIV, REM)
* âœ” Interrupts & CSRs (RV32IMC)
* âœ” Pipeline visualization tooling
* âœ” Instruction/Data cache hierarchy
* âœ” Single-cycle memory interface for FPGA implementation

---

# ğŸ¤ **Contributing**

Pull requests are welcomeâ€”add tests, improve hazard logic, add instructions, or include better diagrams.

Issues can include:

* A failing sequence
* A misdecoded instruction
* Suggestions for new features

---
---

# ğŸ§© **Appendix: Key Files to Inspect**

| Feature                | File                                       |
| ---------------------- | ------------------------------------------ |
| ALU ops                | `ALU_control.v`, `ALU.v`                   |
| Forwarding rules       | `forwarding_unit.v`                        |
| Load-use stall         | `gatelogic.v`                              |
| Branch handling        | `top.v`, `branch_calc_adder.v`, `PC_mux.v` |
| Instruction decode     | `control_unit.v`                           |
| Immediate format logic | `imm_gen.v`                                |
| Pipeline integration   | `top.v`                                    |

---
Built by:
Jeevanandh R
VLSI | RTL engineer |
