
art_pi2_exp_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8e4  700002b0  700002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  7000bb98  7000bb98  0000cb98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  7000c28c  7000c28c  0000e6f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  7000c28c  7000c28c  0000d28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  7000c294  7000c294  0000e6f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  7000c294  7000c294  0000d294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  7000c2a0  7000c2a0  0000d2a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006f0  24000000  7000c2a4  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000838  240006f0  7000c994  0000e6f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e6f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d657  00000000  00000000  0000e71e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004634  00000000  00000000  0002bd75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  000303b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001322  00000000  00000000  00031ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036799  00000000  00000000  00032fca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e94  00000000  00000000  00069763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00146319  00000000  00000000  0008b5f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d1910  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007858  00000000  00000000  001d1954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  001d91ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	240006f0 	.word	0x240006f0
700002cc:	00000000 	.word	0x00000000
700002d0:	7000bb7c 	.word	0x7000bb7c

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	240006f4 	.word	0x240006f4
700002ec:	7000bb7c 	.word	0x7000bb7c

700002f0 <strlen>:
700002f0:	4603      	mov	r3, r0
700002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
700002f6:	2a00      	cmp	r2, #0
700002f8:	d1fb      	bne.n	700002f2 <strlen+0x2>
700002fa:	1a18      	subs	r0, r3, r0
700002fc:	3801      	subs	r0, #1
700002fe:	4770      	bx	lr

70000300 <memchr>:
70000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
70000304:	2a10      	cmp	r2, #16
70000306:	db2b      	blt.n	70000360 <memchr+0x60>
70000308:	f010 0f07 	tst.w	r0, #7
7000030c:	d008      	beq.n	70000320 <memchr+0x20>
7000030e:	f810 3b01 	ldrb.w	r3, [r0], #1
70000312:	3a01      	subs	r2, #1
70000314:	428b      	cmp	r3, r1
70000316:	d02d      	beq.n	70000374 <memchr+0x74>
70000318:	f010 0f07 	tst.w	r0, #7
7000031c:	b342      	cbz	r2, 70000370 <memchr+0x70>
7000031e:	d1f6      	bne.n	7000030e <memchr+0xe>
70000320:	b4f0      	push	{r4, r5, r6, r7}
70000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
70000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
7000032a:	f022 0407 	bic.w	r4, r2, #7
7000032e:	f07f 0700 	mvns.w	r7, #0
70000332:	2300      	movs	r3, #0
70000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
70000338:	3c08      	subs	r4, #8
7000033a:	ea85 0501 	eor.w	r5, r5, r1
7000033e:	ea86 0601 	eor.w	r6, r6, r1
70000342:	fa85 f547 	uadd8	r5, r5, r7
70000346:	faa3 f587 	sel	r5, r3, r7
7000034a:	fa86 f647 	uadd8	r6, r6, r7
7000034e:	faa5 f687 	sel	r6, r5, r7
70000352:	b98e      	cbnz	r6, 70000378 <memchr+0x78>
70000354:	d1ee      	bne.n	70000334 <memchr+0x34>
70000356:	bcf0      	pop	{r4, r5, r6, r7}
70000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
7000035c:	f002 0207 	and.w	r2, r2, #7
70000360:	b132      	cbz	r2, 70000370 <memchr+0x70>
70000362:	f810 3b01 	ldrb.w	r3, [r0], #1
70000366:	3a01      	subs	r2, #1
70000368:	ea83 0301 	eor.w	r3, r3, r1
7000036c:	b113      	cbz	r3, 70000374 <memchr+0x74>
7000036e:	d1f8      	bne.n	70000362 <memchr+0x62>
70000370:	2000      	movs	r0, #0
70000372:	4770      	bx	lr
70000374:	3801      	subs	r0, #1
70000376:	4770      	bx	lr
70000378:	2d00      	cmp	r5, #0
7000037a:	bf06      	itte	eq
7000037c:	4635      	moveq	r5, r6
7000037e:	3803      	subeq	r0, #3
70000380:	3807      	subne	r0, #7
70000382:	f015 0f01 	tst.w	r5, #1
70000386:	d107      	bne.n	70000398 <memchr+0x98>
70000388:	3001      	adds	r0, #1
7000038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
7000038e:	bf02      	ittt	eq
70000390:	3001      	addeq	r0, #1
70000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
70000396:	3001      	addeq	r0, #1
70000398:	bcf0      	pop	{r4, r5, r6, r7}
7000039a:	3801      	subs	r0, #1
7000039c:	4770      	bx	lr
7000039e:	bf00      	nop

700003a0 <__aeabi_ldivmod>:
700003a0:	b97b      	cbnz	r3, 700003c2 <__aeabi_ldivmod+0x22>
700003a2:	b972      	cbnz	r2, 700003c2 <__aeabi_ldivmod+0x22>
700003a4:	2900      	cmp	r1, #0
700003a6:	bfbe      	ittt	lt
700003a8:	2000      	movlt	r0, #0
700003aa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
700003ae:	e006      	blt.n	700003be <__aeabi_ldivmod+0x1e>
700003b0:	bf08      	it	eq
700003b2:	2800      	cmpeq	r0, #0
700003b4:	bf1c      	itt	ne
700003b6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
700003ba:	f04f 30ff 	movne.w	r0, #4294967295
700003be:	f000 b9d3 	b.w	70000768 <__aeabi_idiv0>
700003c2:	f1ad 0c08 	sub.w	ip, sp, #8
700003c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
700003ca:	2900      	cmp	r1, #0
700003cc:	db09      	blt.n	700003e2 <__aeabi_ldivmod+0x42>
700003ce:	2b00      	cmp	r3, #0
700003d0:	db1a      	blt.n	70000408 <__aeabi_ldivmod+0x68>
700003d2:	f000 f84d 	bl	70000470 <__udivmoddi4>
700003d6:	f8dd e004 	ldr.w	lr, [sp, #4]
700003da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700003de:	b004      	add	sp, #16
700003e0:	4770      	bx	lr
700003e2:	4240      	negs	r0, r0
700003e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
700003e8:	2b00      	cmp	r3, #0
700003ea:	db1b      	blt.n	70000424 <__aeabi_ldivmod+0x84>
700003ec:	f000 f840 	bl	70000470 <__udivmoddi4>
700003f0:	f8dd e004 	ldr.w	lr, [sp, #4]
700003f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700003f8:	b004      	add	sp, #16
700003fa:	4240      	negs	r0, r0
700003fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000400:	4252      	negs	r2, r2
70000402:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
70000406:	4770      	bx	lr
70000408:	4252      	negs	r2, r2
7000040a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000040e:	f000 f82f 	bl	70000470 <__udivmoddi4>
70000412:	f8dd e004 	ldr.w	lr, [sp, #4]
70000416:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000041a:	b004      	add	sp, #16
7000041c:	4240      	negs	r0, r0
7000041e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000422:	4770      	bx	lr
70000424:	4252      	negs	r2, r2
70000426:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000042a:	f000 f821 	bl	70000470 <__udivmoddi4>
7000042e:	f8dd e004 	ldr.w	lr, [sp, #4]
70000432:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70000436:	b004      	add	sp, #16
70000438:	4252      	negs	r2, r2
7000043a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000043e:	4770      	bx	lr

70000440 <__aeabi_uldivmod>:
70000440:	b953      	cbnz	r3, 70000458 <__aeabi_uldivmod+0x18>
70000442:	b94a      	cbnz	r2, 70000458 <__aeabi_uldivmod+0x18>
70000444:	2900      	cmp	r1, #0
70000446:	bf08      	it	eq
70000448:	2800      	cmpeq	r0, #0
7000044a:	bf1c      	itt	ne
7000044c:	f04f 31ff 	movne.w	r1, #4294967295
70000450:	f04f 30ff 	movne.w	r0, #4294967295
70000454:	f000 b988 	b.w	70000768 <__aeabi_idiv0>
70000458:	f1ad 0c08 	sub.w	ip, sp, #8
7000045c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
70000460:	f000 f806 	bl	70000470 <__udivmoddi4>
70000464:	f8dd e004 	ldr.w	lr, [sp, #4]
70000468:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000046c:	b004      	add	sp, #16
7000046e:	4770      	bx	lr

70000470 <__udivmoddi4>:
70000470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
70000474:	9d08      	ldr	r5, [sp, #32]
70000476:	468e      	mov	lr, r1
70000478:	4604      	mov	r4, r0
7000047a:	4688      	mov	r8, r1
7000047c:	2b00      	cmp	r3, #0
7000047e:	d14a      	bne.n	70000516 <__udivmoddi4+0xa6>
70000480:	428a      	cmp	r2, r1
70000482:	4617      	mov	r7, r2
70000484:	d962      	bls.n	7000054c <__udivmoddi4+0xdc>
70000486:	fab2 f682 	clz	r6, r2
7000048a:	b14e      	cbz	r6, 700004a0 <__udivmoddi4+0x30>
7000048c:	f1c6 0320 	rsb	r3, r6, #32
70000490:	fa01 f806 	lsl.w	r8, r1, r6
70000494:	fa20 f303 	lsr.w	r3, r0, r3
70000498:	40b7      	lsls	r7, r6
7000049a:	ea43 0808 	orr.w	r8, r3, r8
7000049e:	40b4      	lsls	r4, r6
700004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
700004a4:	fa1f fc87 	uxth.w	ip, r7
700004a8:	fbb8 f1fe 	udiv	r1, r8, lr
700004ac:	0c23      	lsrs	r3, r4, #16
700004ae:	fb0e 8811 	mls	r8, lr, r1, r8
700004b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
700004b6:	fb01 f20c 	mul.w	r2, r1, ip
700004ba:	429a      	cmp	r2, r3
700004bc:	d909      	bls.n	700004d2 <__udivmoddi4+0x62>
700004be:	18fb      	adds	r3, r7, r3
700004c0:	f101 30ff 	add.w	r0, r1, #4294967295
700004c4:	f080 80ea 	bcs.w	7000069c <__udivmoddi4+0x22c>
700004c8:	429a      	cmp	r2, r3
700004ca:	f240 80e7 	bls.w	7000069c <__udivmoddi4+0x22c>
700004ce:	3902      	subs	r1, #2
700004d0:	443b      	add	r3, r7
700004d2:	1a9a      	subs	r2, r3, r2
700004d4:	b2a3      	uxth	r3, r4
700004d6:	fbb2 f0fe 	udiv	r0, r2, lr
700004da:	fb0e 2210 	mls	r2, lr, r0, r2
700004de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
700004e2:	fb00 fc0c 	mul.w	ip, r0, ip
700004e6:	459c      	cmp	ip, r3
700004e8:	d909      	bls.n	700004fe <__udivmoddi4+0x8e>
700004ea:	18fb      	adds	r3, r7, r3
700004ec:	f100 32ff 	add.w	r2, r0, #4294967295
700004f0:	f080 80d6 	bcs.w	700006a0 <__udivmoddi4+0x230>
700004f4:	459c      	cmp	ip, r3
700004f6:	f240 80d3 	bls.w	700006a0 <__udivmoddi4+0x230>
700004fa:	443b      	add	r3, r7
700004fc:	3802      	subs	r0, #2
700004fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
70000502:	eba3 030c 	sub.w	r3, r3, ip
70000506:	2100      	movs	r1, #0
70000508:	b11d      	cbz	r5, 70000512 <__udivmoddi4+0xa2>
7000050a:	40f3      	lsrs	r3, r6
7000050c:	2200      	movs	r2, #0
7000050e:	e9c5 3200 	strd	r3, r2, [r5]
70000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
70000516:	428b      	cmp	r3, r1
70000518:	d905      	bls.n	70000526 <__udivmoddi4+0xb6>
7000051a:	b10d      	cbz	r5, 70000520 <__udivmoddi4+0xb0>
7000051c:	e9c5 0100 	strd	r0, r1, [r5]
70000520:	2100      	movs	r1, #0
70000522:	4608      	mov	r0, r1
70000524:	e7f5      	b.n	70000512 <__udivmoddi4+0xa2>
70000526:	fab3 f183 	clz	r1, r3
7000052a:	2900      	cmp	r1, #0
7000052c:	d146      	bne.n	700005bc <__udivmoddi4+0x14c>
7000052e:	4573      	cmp	r3, lr
70000530:	d302      	bcc.n	70000538 <__udivmoddi4+0xc8>
70000532:	4282      	cmp	r2, r0
70000534:	f200 8105 	bhi.w	70000742 <__udivmoddi4+0x2d2>
70000538:	1a84      	subs	r4, r0, r2
7000053a:	eb6e 0203 	sbc.w	r2, lr, r3
7000053e:	2001      	movs	r0, #1
70000540:	4690      	mov	r8, r2
70000542:	2d00      	cmp	r5, #0
70000544:	d0e5      	beq.n	70000512 <__udivmoddi4+0xa2>
70000546:	e9c5 4800 	strd	r4, r8, [r5]
7000054a:	e7e2      	b.n	70000512 <__udivmoddi4+0xa2>
7000054c:	2a00      	cmp	r2, #0
7000054e:	f000 8090 	beq.w	70000672 <__udivmoddi4+0x202>
70000552:	fab2 f682 	clz	r6, r2
70000556:	2e00      	cmp	r6, #0
70000558:	f040 80a4 	bne.w	700006a4 <__udivmoddi4+0x234>
7000055c:	1a8a      	subs	r2, r1, r2
7000055e:	0c03      	lsrs	r3, r0, #16
70000560:	ea4f 4e17 	mov.w	lr, r7, lsr #16
70000564:	b280      	uxth	r0, r0
70000566:	b2bc      	uxth	r4, r7
70000568:	2101      	movs	r1, #1
7000056a:	fbb2 fcfe 	udiv	ip, r2, lr
7000056e:	fb0e 221c 	mls	r2, lr, ip, r2
70000572:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
70000576:	fb04 f20c 	mul.w	r2, r4, ip
7000057a:	429a      	cmp	r2, r3
7000057c:	d907      	bls.n	7000058e <__udivmoddi4+0x11e>
7000057e:	18fb      	adds	r3, r7, r3
70000580:	f10c 38ff 	add.w	r8, ip, #4294967295
70000584:	d202      	bcs.n	7000058c <__udivmoddi4+0x11c>
70000586:	429a      	cmp	r2, r3
70000588:	f200 80e0 	bhi.w	7000074c <__udivmoddi4+0x2dc>
7000058c:	46c4      	mov	ip, r8
7000058e:	1a9b      	subs	r3, r3, r2
70000590:	fbb3 f2fe 	udiv	r2, r3, lr
70000594:	fb0e 3312 	mls	r3, lr, r2, r3
70000598:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
7000059c:	fb02 f404 	mul.w	r4, r2, r4
700005a0:	429c      	cmp	r4, r3
700005a2:	d907      	bls.n	700005b4 <__udivmoddi4+0x144>
700005a4:	18fb      	adds	r3, r7, r3
700005a6:	f102 30ff 	add.w	r0, r2, #4294967295
700005aa:	d202      	bcs.n	700005b2 <__udivmoddi4+0x142>
700005ac:	429c      	cmp	r4, r3
700005ae:	f200 80ca 	bhi.w	70000746 <__udivmoddi4+0x2d6>
700005b2:	4602      	mov	r2, r0
700005b4:	1b1b      	subs	r3, r3, r4
700005b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
700005ba:	e7a5      	b.n	70000508 <__udivmoddi4+0x98>
700005bc:	f1c1 0620 	rsb	r6, r1, #32
700005c0:	408b      	lsls	r3, r1
700005c2:	fa22 f706 	lsr.w	r7, r2, r6
700005c6:	431f      	orrs	r7, r3
700005c8:	fa0e f401 	lsl.w	r4, lr, r1
700005cc:	fa20 f306 	lsr.w	r3, r0, r6
700005d0:	fa2e fe06 	lsr.w	lr, lr, r6
700005d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
700005d8:	4323      	orrs	r3, r4
700005da:	fa00 f801 	lsl.w	r8, r0, r1
700005de:	fa1f fc87 	uxth.w	ip, r7
700005e2:	fbbe f0f9 	udiv	r0, lr, r9
700005e6:	0c1c      	lsrs	r4, r3, #16
700005e8:	fb09 ee10 	mls	lr, r9, r0, lr
700005ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
700005f0:	fb00 fe0c 	mul.w	lr, r0, ip
700005f4:	45a6      	cmp	lr, r4
700005f6:	fa02 f201 	lsl.w	r2, r2, r1
700005fa:	d909      	bls.n	70000610 <__udivmoddi4+0x1a0>
700005fc:	193c      	adds	r4, r7, r4
700005fe:	f100 3aff 	add.w	sl, r0, #4294967295
70000602:	f080 809c 	bcs.w	7000073e <__udivmoddi4+0x2ce>
70000606:	45a6      	cmp	lr, r4
70000608:	f240 8099 	bls.w	7000073e <__udivmoddi4+0x2ce>
7000060c:	3802      	subs	r0, #2
7000060e:	443c      	add	r4, r7
70000610:	eba4 040e 	sub.w	r4, r4, lr
70000614:	fa1f fe83 	uxth.w	lr, r3
70000618:	fbb4 f3f9 	udiv	r3, r4, r9
7000061c:	fb09 4413 	mls	r4, r9, r3, r4
70000620:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
70000624:	fb03 fc0c 	mul.w	ip, r3, ip
70000628:	45a4      	cmp	ip, r4
7000062a:	d908      	bls.n	7000063e <__udivmoddi4+0x1ce>
7000062c:	193c      	adds	r4, r7, r4
7000062e:	f103 3eff 	add.w	lr, r3, #4294967295
70000632:	f080 8082 	bcs.w	7000073a <__udivmoddi4+0x2ca>
70000636:	45a4      	cmp	ip, r4
70000638:	d97f      	bls.n	7000073a <__udivmoddi4+0x2ca>
7000063a:	3b02      	subs	r3, #2
7000063c:	443c      	add	r4, r7
7000063e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
70000642:	eba4 040c 	sub.w	r4, r4, ip
70000646:	fba0 ec02 	umull	lr, ip, r0, r2
7000064a:	4564      	cmp	r4, ip
7000064c:	4673      	mov	r3, lr
7000064e:	46e1      	mov	r9, ip
70000650:	d362      	bcc.n	70000718 <__udivmoddi4+0x2a8>
70000652:	d05f      	beq.n	70000714 <__udivmoddi4+0x2a4>
70000654:	b15d      	cbz	r5, 7000066e <__udivmoddi4+0x1fe>
70000656:	ebb8 0203 	subs.w	r2, r8, r3
7000065a:	eb64 0409 	sbc.w	r4, r4, r9
7000065e:	fa04 f606 	lsl.w	r6, r4, r6
70000662:	fa22 f301 	lsr.w	r3, r2, r1
70000666:	431e      	orrs	r6, r3
70000668:	40cc      	lsrs	r4, r1
7000066a:	e9c5 6400 	strd	r6, r4, [r5]
7000066e:	2100      	movs	r1, #0
70000670:	e74f      	b.n	70000512 <__udivmoddi4+0xa2>
70000672:	fbb1 fcf2 	udiv	ip, r1, r2
70000676:	0c01      	lsrs	r1, r0, #16
70000678:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
7000067c:	b280      	uxth	r0, r0
7000067e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
70000682:	463b      	mov	r3, r7
70000684:	4638      	mov	r0, r7
70000686:	463c      	mov	r4, r7
70000688:	46b8      	mov	r8, r7
7000068a:	46be      	mov	lr, r7
7000068c:	2620      	movs	r6, #32
7000068e:	fbb1 f1f7 	udiv	r1, r1, r7
70000692:	eba2 0208 	sub.w	r2, r2, r8
70000696:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
7000069a:	e766      	b.n	7000056a <__udivmoddi4+0xfa>
7000069c:	4601      	mov	r1, r0
7000069e:	e718      	b.n	700004d2 <__udivmoddi4+0x62>
700006a0:	4610      	mov	r0, r2
700006a2:	e72c      	b.n	700004fe <__udivmoddi4+0x8e>
700006a4:	f1c6 0220 	rsb	r2, r6, #32
700006a8:	fa2e f302 	lsr.w	r3, lr, r2
700006ac:	40b7      	lsls	r7, r6
700006ae:	40b1      	lsls	r1, r6
700006b0:	fa20 f202 	lsr.w	r2, r0, r2
700006b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
700006b8:	430a      	orrs	r2, r1
700006ba:	fbb3 f8fe 	udiv	r8, r3, lr
700006be:	b2bc      	uxth	r4, r7
700006c0:	fb0e 3318 	mls	r3, lr, r8, r3
700006c4:	0c11      	lsrs	r1, r2, #16
700006c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
700006ca:	fb08 f904 	mul.w	r9, r8, r4
700006ce:	40b0      	lsls	r0, r6
700006d0:	4589      	cmp	r9, r1
700006d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
700006d6:	b280      	uxth	r0, r0
700006d8:	d93e      	bls.n	70000758 <__udivmoddi4+0x2e8>
700006da:	1879      	adds	r1, r7, r1
700006dc:	f108 3cff 	add.w	ip, r8, #4294967295
700006e0:	d201      	bcs.n	700006e6 <__udivmoddi4+0x276>
700006e2:	4589      	cmp	r9, r1
700006e4:	d81f      	bhi.n	70000726 <__udivmoddi4+0x2b6>
700006e6:	eba1 0109 	sub.w	r1, r1, r9
700006ea:	fbb1 f9fe 	udiv	r9, r1, lr
700006ee:	fb09 f804 	mul.w	r8, r9, r4
700006f2:	fb0e 1119 	mls	r1, lr, r9, r1
700006f6:	b292      	uxth	r2, r2
700006f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
700006fc:	4542      	cmp	r2, r8
700006fe:	d229      	bcs.n	70000754 <__udivmoddi4+0x2e4>
70000700:	18ba      	adds	r2, r7, r2
70000702:	f109 31ff 	add.w	r1, r9, #4294967295
70000706:	d2c4      	bcs.n	70000692 <__udivmoddi4+0x222>
70000708:	4542      	cmp	r2, r8
7000070a:	d2c2      	bcs.n	70000692 <__udivmoddi4+0x222>
7000070c:	f1a9 0102 	sub.w	r1, r9, #2
70000710:	443a      	add	r2, r7
70000712:	e7be      	b.n	70000692 <__udivmoddi4+0x222>
70000714:	45f0      	cmp	r8, lr
70000716:	d29d      	bcs.n	70000654 <__udivmoddi4+0x1e4>
70000718:	ebbe 0302 	subs.w	r3, lr, r2
7000071c:	eb6c 0c07 	sbc.w	ip, ip, r7
70000720:	3801      	subs	r0, #1
70000722:	46e1      	mov	r9, ip
70000724:	e796      	b.n	70000654 <__udivmoddi4+0x1e4>
70000726:	eba7 0909 	sub.w	r9, r7, r9
7000072a:	4449      	add	r1, r9
7000072c:	f1a8 0c02 	sub.w	ip, r8, #2
70000730:	fbb1 f9fe 	udiv	r9, r1, lr
70000734:	fb09 f804 	mul.w	r8, r9, r4
70000738:	e7db      	b.n	700006f2 <__udivmoddi4+0x282>
7000073a:	4673      	mov	r3, lr
7000073c:	e77f      	b.n	7000063e <__udivmoddi4+0x1ce>
7000073e:	4650      	mov	r0, sl
70000740:	e766      	b.n	70000610 <__udivmoddi4+0x1a0>
70000742:	4608      	mov	r0, r1
70000744:	e6fd      	b.n	70000542 <__udivmoddi4+0xd2>
70000746:	443b      	add	r3, r7
70000748:	3a02      	subs	r2, #2
7000074a:	e733      	b.n	700005b4 <__udivmoddi4+0x144>
7000074c:	f1ac 0c02 	sub.w	ip, ip, #2
70000750:	443b      	add	r3, r7
70000752:	e71c      	b.n	7000058e <__udivmoddi4+0x11e>
70000754:	4649      	mov	r1, r9
70000756:	e79c      	b.n	70000692 <__udivmoddi4+0x222>
70000758:	eba1 0109 	sub.w	r1, r1, r9
7000075c:	46c4      	mov	ip, r8
7000075e:	fbb1 f9fe 	udiv	r9, r1, lr
70000762:	fb09 f804 	mul.w	r8, r9, r4
70000766:	e7c4      	b.n	700006f2 <__udivmoddi4+0x282>

70000768 <__aeabi_idiv0>:
70000768:	4770      	bx	lr
7000076a:	bf00      	nop

7000076c <MX_DCMIPP_Init>:

DCMIPP_HandleTypeDef phdcmipp;

/* DCMIPP init function */
void MX_DCMIPP_Init(void)
{
7000076c:	b580      	push	{r7, lr}
7000076e:	b08a      	sub	sp, #40	@ 0x28
70000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DCMIPP_Init 0 */

  /* USER CODE END DCMIPP_Init 0 */

  DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
70000772:	1d3b      	adds	r3, r7, #4
70000774:	2224      	movs	r2, #36	@ 0x24
70000776:	2100      	movs	r1, #0
70000778:	4618      	mov	r0, r3
7000077a:	f007 f84c 	bl	70007816 <memset>
  DCMIPP_PipeConfTypeDef PipeConfig = {0};
7000077e:	2300      	movs	r3, #0
70000780:	603b      	str	r3, [r7, #0]

  /* USER CODE END DCMIPP_Init 1 */

  /** Pipe 0 Config
  */
  phdcmipp.Instance = DCMIPP;
70000782:	4b19      	ldr	r3, [pc, #100]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
70000784:	4a19      	ldr	r2, [pc, #100]	@ (700007ec <MX_DCMIPP_Init+0x80>)
70000786:	601a      	str	r2, [r3, #0]
  if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000788:	4817      	ldr	r0, [pc, #92]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
7000078a:	f002 f84f 	bl	7000282c <HAL_DCMIPP_Init>
7000078e:	4603      	mov	r3, r0
70000790:	2b00      	cmp	r3, #0
70000792:	d001      	beq.n	70000798 <MX_DCMIPP_Init+0x2c>
  {
    Error_Handler();
70000794:	f000 ff68 	bl	70001668 <Error_Handler>
  }
  ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_FALLING;
70000798:	2300      	movs	r3, #0
7000079a:	613b      	str	r3, [r7, #16]
  ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
7000079c:	2300      	movs	r3, #0
7000079e:	60fb      	str	r3, [r7, #12]
  ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_LOW ;
700007a0:	2300      	movs	r3, #0
700007a2:	60bb      	str	r3, [r7, #8]
  ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
700007a4:	2300      	movs	r3, #0
700007a6:	617b      	str	r3, [r7, #20]
  ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700007a8:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700007ac:	607b      	str	r3, [r7, #4]
  ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700007ae:	2300      	movs	r3, #0
700007b0:	623b      	str	r3, [r7, #32]
  ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700007b2:	2300      	movs	r3, #0
700007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700007b6:	2300      	movs	r3, #0
700007b8:	61bb      	str	r3, [r7, #24]
  HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700007ba:	1d3b      	adds	r3, r7, #4
700007bc:	4619      	mov	r1, r3
700007be:	480a      	ldr	r0, [pc, #40]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
700007c0:	f002 f862 	bl	70002888 <HAL_DCMIPP_PARALLEL_SetConfig>
  PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;
700007c4:	2300      	movs	r3, #0
700007c6:	603b      	str	r3, [r7, #0]
  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700007c8:	463b      	mov	r3, r7
700007ca:	461a      	mov	r2, r3
700007cc:	2100      	movs	r1, #0
700007ce:	4806      	ldr	r0, [pc, #24]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
700007d0:	f002 f8c7 	bl	70002962 <HAL_DCMIPP_PIPE_SetConfig>
700007d4:	4603      	mov	r3, r0
700007d6:	2b00      	cmp	r3, #0
700007d8:	d001      	beq.n	700007de <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700007da:	f000 ff45 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN DCMIPP_Init 2 */

  /* USER CODE END DCMIPP_Init 2 */

}
700007de:	bf00      	nop
700007e0:	3728      	adds	r7, #40	@ 0x28
700007e2:	46bd      	mov	sp, r7
700007e4:	bd80      	pop	{r7, pc}
700007e6:	bf00      	nop
700007e8:	2400070c 	.word	0x2400070c
700007ec:	50002000 	.word	0x50002000

700007f0 <HAL_DCMIPP_MspInit>:

void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* dcmippHandle)
{
700007f0:	b580      	push	{r7, lr}
700007f2:	b08e      	sub	sp, #56	@ 0x38
700007f4:	af00      	add	r7, sp, #0
700007f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700007f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700007fc:	2200      	movs	r2, #0
700007fe:	601a      	str	r2, [r3, #0]
70000800:	605a      	str	r2, [r3, #4]
70000802:	609a      	str	r2, [r3, #8]
70000804:	60da      	str	r2, [r3, #12]
70000806:	611a      	str	r2, [r3, #16]
  if(dcmippHandle->Instance==DCMIPP)
70000808:	687b      	ldr	r3, [r7, #4]
7000080a:	681b      	ldr	r3, [r3, #0]
7000080c:	4a4e      	ldr	r2, [pc, #312]	@ (70000948 <HAL_DCMIPP_MspInit+0x158>)
7000080e:	4293      	cmp	r3, r2
70000810:	f040 8095 	bne.w	7000093e <HAL_DCMIPP_MspInit+0x14e>
  {
  /* USER CODE BEGIN DCMIPP_MspInit 0 */

  /* USER CODE END DCMIPP_MspInit 0 */
    /* DCMIPP clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
70000814:	4b4d      	ldr	r3, [pc, #308]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000816:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000081a:	4a4c      	ldr	r2, [pc, #304]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000081c:	f043 0304 	orr.w	r3, r3, #4
70000820:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000824:	4b49      	ldr	r3, [pc, #292]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000826:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000082a:	623b      	str	r3, [r7, #32]
7000082c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
7000082e:	4b47      	ldr	r3, [pc, #284]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000830:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000834:	4a45      	ldr	r2, [pc, #276]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000836:	f043 0310 	orr.w	r3, r3, #16
7000083a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000083e:	4b43      	ldr	r3, [pc, #268]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000840:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000844:	61fb      	str	r3, [r7, #28]
70000846:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70000848:	4b40      	ldr	r3, [pc, #256]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000084a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000084e:	4a3f      	ldr	r2, [pc, #252]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000854:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000858:	4b3c      	ldr	r3, [pc, #240]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000085a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000085e:	61bb      	str	r3, [r7, #24]
70000860:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
70000862:	4b3a      	ldr	r3, [pc, #232]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000864:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000868:	4a38      	ldr	r2, [pc, #224]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000086a:	f043 0302 	orr.w	r3, r3, #2
7000086e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000872:	4b36      	ldr	r3, [pc, #216]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000874:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000878:	617b      	str	r3, [r7, #20]
7000087a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
7000087c:	4b33      	ldr	r3, [pc, #204]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000087e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000882:	4a32      	ldr	r2, [pc, #200]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000884:	f043 0308 	orr.w	r3, r3, #8
70000888:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000088c:	4b2f      	ldr	r3, [pc, #188]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000088e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000892:	613b      	str	r3, [r7, #16]
70000894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70000896:	4b2d      	ldr	r3, [pc, #180]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000898:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000089c:	4a2b      	ldr	r2, [pc, #172]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000089e:	f043 0304 	orr.w	r3, r3, #4
700008a2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008a6:	4b29      	ldr	r3, [pc, #164]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
700008a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008ac:	60fb      	str	r3, [r7, #12]
700008ae:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> DCMIPP_D0
    PE5     ------> DCMIPP_D6
    PC7     ------> DCMIPP_D1
    PD14     ------> DCMIPP_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
700008b0:	2333      	movs	r3, #51	@ 0x33
700008b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008b4:	2302      	movs	r3, #2
700008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008b8:	2300      	movs	r3, #0
700008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008bc:	230d      	movs	r3, #13
700008be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
700008c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008c4:	4619      	mov	r1, r3
700008c6:	4822      	ldr	r0, [pc, #136]	@ (70000950 <HAL_DCMIPP_MspInit+0x160>)
700008c8:	f002 fb36 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
700008cc:	2308      	movs	r3, #8
700008ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008d0:	2302      	movs	r3, #2
700008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008d4:	2300      	movs	r3, #0
700008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
700008d8:	2305      	movs	r3, #5
700008da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
700008dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008e0:	4619      	mov	r1, r3
700008e2:	481c      	ldr	r0, [pc, #112]	@ (70000954 <HAL_DCMIPP_MspInit+0x164>)
700008e4:	f002 fb28 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
700008e8:	23c0      	movs	r3, #192	@ 0xc0
700008ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008ec:	2302      	movs	r3, #2
700008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008f0:	2300      	movs	r3, #0
700008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008f4:	230d      	movs	r3, #13
700008f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700008f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008fc:	4619      	mov	r1, r3
700008fe:	4816      	ldr	r0, [pc, #88]	@ (70000958 <HAL_DCMIPP_MspInit+0x168>)
70000900:	f002 fb1a 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_14;
70000904:	f244 0320 	movw	r3, #16416	@ 0x4020
70000908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000090a:	2302      	movs	r3, #2
7000090c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000090e:	2300      	movs	r3, #0
70000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000912:	2305      	movs	r3, #5
70000914:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
7000091a:	4619      	mov	r1, r3
7000091c:	480f      	ldr	r0, [pc, #60]	@ (7000095c <HAL_DCMIPP_MspInit+0x16c>)
7000091e:	f002 fb0b 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
70000922:	23c0      	movs	r3, #192	@ 0xc0
70000924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000926:	2302      	movs	r3, #2
70000928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000092a:	2300      	movs	r3, #0
7000092c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000092e:	230d      	movs	r3, #13
70000930:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000936:	4619      	mov	r1, r3
70000938:	4809      	ldr	r0, [pc, #36]	@ (70000960 <HAL_DCMIPP_MspInit+0x170>)
7000093a:	f002 fafd 	bl	70002f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMIPP_MspInit 1 */

  /* USER CODE END DCMIPP_MspInit 1 */
  }
}
7000093e:	bf00      	nop
70000940:	3738      	adds	r7, #56	@ 0x38
70000942:	46bd      	mov	sp, r7
70000944:	bd80      	pop	{r7, pc}
70000946:	bf00      	nop
70000948:	50002000 	.word	0x50002000
7000094c:	58024400 	.word	0x58024400
70000950:	58021000 	.word	0x58021000
70000954:	58021800 	.word	0x58021800
70000958:	58020400 	.word	0x58020400
7000095c:	58020c00 	.word	0x58020c00
70000960:	58020800 	.word	0x58020800

70000964 <MX_FLASH_Init>:

/* USER CODE END 0 */

/* FLASH init function */
void MX_FLASH_Init(void)
{
70000964:	b580      	push	{r7, lr}
70000966:	b08c      	sub	sp, #48	@ 0x30
70000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FLASH_Init 0 */

  /* USER CODE END FLASH_Init 0 */

  FLASH_OBProgramInitTypeDef pOBInit = {0};
7000096a:	1d3b      	adds	r3, r7, #4
7000096c:	222c      	movs	r2, #44	@ 0x2c
7000096e:	2100      	movs	r1, #0
70000970:	4618      	mov	r0, r3
70000972:	f006 ff50 	bl	70007816 <memset>

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
70000976:	f002 f849 	bl	70002a0c <HAL_FLASH_Unlock>
7000097a:	4603      	mov	r3, r0
7000097c:	2b00      	cmp	r3, #0
7000097e:	d001      	beq.n	70000984 <MX_FLASH_Init+0x20>
  {
    Error_Handler();
70000980:	f000 fe72 	bl	70001668 <Error_Handler>
  }
  if (HAL_FLASH_OB_Unlock() != HAL_OK)
70000984:	f002 f87c 	bl	70002a80 <HAL_FLASH_OB_Unlock>
70000988:	4603      	mov	r3, r0
7000098a:	2b00      	cmp	r3, #0
7000098c:	d001      	beq.n	70000992 <MX_FLASH_Init+0x2e>
  {
    Error_Handler();
7000098e:	f000 fe6b 	bl	70001668 <Error_Handler>
  }
  pOBInit.OptionType = OPTIONBYTE_USER;
70000992:	2302      	movs	r3, #2
70000994:	607b      	str	r3, [r7, #4]
  pOBInit.USERType = OB_USER_I2C_NI3C;
70000996:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000099a:	613b      	str	r3, [r7, #16]
  pOBInit.USERConfig2 = OB_I2C_NI3C_I2C;
7000099c:	f44f 7300 	mov.w	r3, #512	@ 0x200
700009a0:	61bb      	str	r3, [r7, #24]
  if (HAL_FLASHEx_OBProgram(&pOBInit) != HAL_OK)
700009a2:	1d3b      	adds	r3, r7, #4
700009a4:	4618      	mov	r0, r3
700009a6:	f002 f903 	bl	70002bb0 <HAL_FLASHEx_OBProgram>
700009aa:	4603      	mov	r3, r0
700009ac:	2b00      	cmp	r3, #0
700009ae:	d001      	beq.n	700009b4 <MX_FLASH_Init+0x50>
  {
    Error_Handler();
700009b0:	f000 fe5a 	bl	70001668 <Error_Handler>
  }
  if (HAL_FLASH_OB_Lock() != HAL_OK)
700009b4:	f002 f88a 	bl	70002acc <HAL_FLASH_OB_Lock>
700009b8:	4603      	mov	r3, r0
700009ba:	2b00      	cmp	r3, #0
700009bc:	d001      	beq.n	700009c2 <MX_FLASH_Init+0x5e>
  {
    Error_Handler();
700009be:	f000 fe53 	bl	70001668 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
700009c2:	f002 f845 	bl	70002a50 <HAL_FLASH_Lock>
700009c6:	4603      	mov	r3, r0
700009c8:	2b00      	cmp	r3, #0
700009ca:	d001      	beq.n	700009d0 <MX_FLASH_Init+0x6c>
  {
    Error_Handler();
700009cc:	f000 fe4c 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
700009d0:	bf00      	nop
700009d2:	3730      	adds	r7, #48	@ 0x30
700009d4:	46bd      	mov	sp, r7
700009d6:	bd80      	pop	{r7, pc}

700009d8 <MX_GPIO_Init>:
     PC1   ------> SDMMC2_CK
     PB14   ------> SDMMC2_D0
     PB15   ------> SDMMC2_D1
*/
void MX_GPIO_Init(void)
{
700009d8:	b580      	push	{r7, lr}
700009da:	b08e      	sub	sp, #56	@ 0x38
700009dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700009de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700009e2:	2200      	movs	r2, #0
700009e4:	601a      	str	r2, [r3, #0]
700009e6:	605a      	str	r2, [r3, #4]
700009e8:	609a      	str	r2, [r3, #8]
700009ea:	60da      	str	r2, [r3, #12]
700009ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
700009ee:	4b70      	ldr	r3, [pc, #448]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
700009f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700009f4:	4a6e      	ldr	r2, [pc, #440]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
700009f6:	f043 0310 	orr.w	r3, r3, #16
700009fa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700009fe:	4b6c      	ldr	r3, [pc, #432]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a00:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a04:	623b      	str	r3, [r7, #32]
70000a06:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
70000a08:	4b69      	ldr	r3, [pc, #420]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a0e:	4a68      	ldr	r2, [pc, #416]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000a14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a18:	4b65      	ldr	r3, [pc, #404]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a1e:	61fb      	str	r3, [r7, #28]
70000a20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOM_CLK_ENABLE();
70000a22:	4b63      	ldr	r3, [pc, #396]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a24:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a28:	4a61      	ldr	r2, [pc, #388]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70000a2e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a32:	4b5f      	ldr	r3, [pc, #380]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a34:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a38:	61bb      	str	r3, [r7, #24]
70000a3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
70000a3c:	4b5c      	ldr	r3, [pc, #368]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a3e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a42:	4a5b      	ldr	r2, [pc, #364]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a44:	f043 0308 	orr.w	r3, r3, #8
70000a48:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a4c:	4b58      	ldr	r3, [pc, #352]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a52:	617b      	str	r3, [r7, #20]
70000a54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000a56:	4b56      	ldr	r3, [pc, #344]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a58:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a5c:	4a54      	ldr	r2, [pc, #336]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a5e:	f043 0302 	orr.w	r3, r3, #2
70000a62:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a66:	4b52      	ldr	r3, [pc, #328]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a68:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a6c:	613b      	str	r3, [r7, #16]
70000a6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
70000a70:	4b4f      	ldr	r3, [pc, #316]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a72:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a76:	4a4e      	ldr	r2, [pc, #312]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a78:	f043 0320 	orr.w	r3, r3, #32
70000a7c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a80:	4b4b      	ldr	r3, [pc, #300]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a86:	60fb      	str	r3, [r7, #12]
70000a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
70000a8a:	4b49      	ldr	r3, [pc, #292]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a8c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a90:	4a47      	ldr	r2, [pc, #284]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a92:	f043 0304 	orr.w	r3, r3, #4
70000a96:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a9a:	4b45      	ldr	r3, [pc, #276]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000a9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aa0:	60bb      	str	r3, [r7, #8]
70000aa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
70000aa4:	4b42      	ldr	r3, [pc, #264]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000aa6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aaa:	4a41      	ldr	r2, [pc, #260]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000aac:	f043 0301 	orr.w	r3, r3, #1
70000ab0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000ab4:	4b3e      	ldr	r3, [pc, #248]	@ (70000bb0 <MX_GPIO_Init+0x1d8>)
70000ab6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aba:	607b      	str	r3, [r7, #4]
70000abc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
70000abe:	2304      	movs	r3, #4
70000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ac2:	2302      	movs	r3, #2
70000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ac6:	2300      	movs	r3, #0
70000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000aca:	2303      	movs	r3, #3
70000acc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
70000ace:	230b      	movs	r3, #11
70000ad0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000ad6:	4619      	mov	r1, r3
70000ad8:	4836      	ldr	r0, [pc, #216]	@ (70000bb4 <MX_GPIO_Init+0x1dc>)
70000ada:	f002 fa2d 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
70000ade:	2380      	movs	r3, #128	@ 0x80
70000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ae2:	2302      	movs	r3, #2
70000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ae6:	2300      	movs	r3, #0
70000ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000aea:	2303      	movs	r3, #3
70000aec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
70000aee:	230b      	movs	r3, #11
70000af0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000af6:	4619      	mov	r1, r3
70000af8:	482e      	ldr	r0, [pc, #184]	@ (70000bb4 <MX_GPIO_Init+0x1dc>)
70000afa:	f002 fa1d 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
70000afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b04:	2302      	movs	r3, #2
70000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b08:	2300      	movs	r3, #0
70000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b0c:	2303      	movs	r3, #3
70000b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
70000b10:	230c      	movs	r3, #12
70000b12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b18:	4619      	mov	r1, r3
70000b1a:	4827      	ldr	r0, [pc, #156]	@ (70000bb8 <MX_GPIO_Init+0x1e0>)
70000b1c:	f002 fa0c 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
70000b20:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
70000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b26:	2302      	movs	r3, #2
70000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b2a:	2300      	movs	r3, #0
70000b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b2e:	2303      	movs	r3, #3
70000b30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
70000b32:	230b      	movs	r3, #11
70000b34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000b36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b3a:	4619      	mov	r1, r3
70000b3c:	481e      	ldr	r0, [pc, #120]	@ (70000bb8 <MX_GPIO_Init+0x1e0>)
70000b3e:	f002 f9fb 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
70000b42:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
70000b46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b48:	2302      	movs	r3, #2
70000b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b4c:	2300      	movs	r3, #0
70000b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b50:	2303      	movs	r3, #3
70000b52:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
70000b54:	230a      	movs	r3, #10
70000b56:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b5c:	4619      	mov	r1, r3
70000b5e:	4817      	ldr	r0, [pc, #92]	@ (70000bbc <MX_GPIO_Init+0x1e4>)
70000b60:	f002 f9ea 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
70000b64:	2302      	movs	r3, #2
70000b66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b68:	2302      	movs	r3, #2
70000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b6c:	2300      	movs	r3, #0
70000b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b70:	2303      	movs	r3, #3
70000b72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000b74:	2309      	movs	r3, #9
70000b76:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000b78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b7c:	4619      	mov	r1, r3
70000b7e:	480e      	ldr	r0, [pc, #56]	@ (70000bb8 <MX_GPIO_Init+0x1e0>)
70000b80:	f002 f9da 	bl	70002f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
70000b84:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
70000b88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b8a:	2302      	movs	r3, #2
70000b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b8e:	2300      	movs	r3, #0
70000b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b92:	2303      	movs	r3, #3
70000b94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000b96:	2309      	movs	r3, #9
70000b98:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b9e:	4619      	mov	r1, r3
70000ba0:	4807      	ldr	r0, [pc, #28]	@ (70000bc0 <MX_GPIO_Init+0x1e8>)
70000ba2:	f002 f9c9 	bl	70002f38 <HAL_GPIO_Init>

}
70000ba6:	bf00      	nop
70000ba8:	3738      	adds	r7, #56	@ 0x38
70000baa:	46bd      	mov	sp, r7
70000bac:	bd80      	pop	{r7, pc}
70000bae:	bf00      	nop
70000bb0:	58024400 	.word	0x58024400
70000bb4:	58020c00 	.word	0x58020c00
70000bb8:	58020800 	.word	0x58020800
70000bbc:	58021800 	.word	0x58021800
70000bc0:	58020400 	.word	0x58020400

70000bc4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
70000bc4:	b580      	push	{r7, lr}
70000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
70000bc8:	4b1b      	ldr	r3, [pc, #108]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bca:	4a1c      	ldr	r2, [pc, #112]	@ (70000c3c <MX_I2C1_Init+0x78>)
70000bcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20C0EDFF;
70000bce:	4b1a      	ldr	r3, [pc, #104]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bd0:	4a1b      	ldr	r2, [pc, #108]	@ (70000c40 <MX_I2C1_Init+0x7c>)
70000bd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
70000bd4:	4b18      	ldr	r3, [pc, #96]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bd6:	2200      	movs	r2, #0
70000bd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000bda:	4b17      	ldr	r3, [pc, #92]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bdc:	2201      	movs	r2, #1
70000bde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000be0:	4b15      	ldr	r3, [pc, #84]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000be2:	2200      	movs	r2, #0
70000be4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
70000be6:	4b14      	ldr	r3, [pc, #80]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000be8:	2200      	movs	r2, #0
70000bea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000bec:	4b12      	ldr	r3, [pc, #72]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bee:	2200      	movs	r2, #0
70000bf0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000bf2:	4b11      	ldr	r3, [pc, #68]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bf4:	2200      	movs	r2, #0
70000bf6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000bfa:	2200      	movs	r2, #0
70000bfc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
70000bfe:	480e      	ldr	r0, [pc, #56]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000c00:	f002 fafa 	bl	700031f8 <HAL_I2C_Init>
70000c04:	4603      	mov	r3, r0
70000c06:	2b00      	cmp	r3, #0
70000c08:	d001      	beq.n	70000c0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
70000c0a:	f000 fd2d 	bl	70001668 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000c0e:	2100      	movs	r1, #0
70000c10:	4809      	ldr	r0, [pc, #36]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000c12:	f002 fb8d 	bl	70003330 <HAL_I2CEx_ConfigAnalogFilter>
70000c16:	4603      	mov	r3, r0
70000c18:	2b00      	cmp	r3, #0
70000c1a:	d001      	beq.n	70000c20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
70000c1c:	f000 fd24 	bl	70001668 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
70000c20:	2100      	movs	r1, #0
70000c22:	4805      	ldr	r0, [pc, #20]	@ (70000c38 <MX_I2C1_Init+0x74>)
70000c24:	f002 fbcf 	bl	700033c6 <HAL_I2CEx_ConfigDigitalFilter>
70000c28:	4603      	mov	r3, r0
70000c2a:	2b00      	cmp	r3, #0
70000c2c:	d001      	beq.n	70000c32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
70000c2e:	f000 fd1b 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
70000c32:	bf00      	nop
70000c34:	bd80      	pop	{r7, pc}
70000c36:	bf00      	nop
70000c38:	24000718 	.word	0x24000718
70000c3c:	40005400 	.word	0x40005400
70000c40:	20c0edff 	.word	0x20c0edff

70000c44 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
70000c44:	b580      	push	{r7, lr}
70000c46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
70000c48:	4b1b      	ldr	r3, [pc, #108]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c4a:	4a1c      	ldr	r2, [pc, #112]	@ (70000cbc <MX_I2C2_Init+0x78>)
70000c4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20C0EDFF;
70000c4e:	4b1a      	ldr	r3, [pc, #104]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c50:	4a1b      	ldr	r2, [pc, #108]	@ (70000cc0 <MX_I2C2_Init+0x7c>)
70000c52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
70000c54:	4b18      	ldr	r3, [pc, #96]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c56:	2200      	movs	r2, #0
70000c58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000c5a:	4b17      	ldr	r3, [pc, #92]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c5c:	2201      	movs	r2, #1
70000c5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000c60:	4b15      	ldr	r3, [pc, #84]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c62:	2200      	movs	r2, #0
70000c64:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
70000c66:	4b14      	ldr	r3, [pc, #80]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c68:	2200      	movs	r2, #0
70000c6a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000c6c:	4b12      	ldr	r3, [pc, #72]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c6e:	2200      	movs	r2, #0
70000c70:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000c72:	4b11      	ldr	r3, [pc, #68]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c74:	2200      	movs	r2, #0
70000c76:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000c78:	4b0f      	ldr	r3, [pc, #60]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c7a:	2200      	movs	r2, #0
70000c7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
70000c7e:	480e      	ldr	r0, [pc, #56]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c80:	f002 faba 	bl	700031f8 <HAL_I2C_Init>
70000c84:	4603      	mov	r3, r0
70000c86:	2b00      	cmp	r3, #0
70000c88:	d001      	beq.n	70000c8e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
70000c8a:	f000 fced 	bl	70001668 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000c8e:	2100      	movs	r1, #0
70000c90:	4809      	ldr	r0, [pc, #36]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000c92:	f002 fb4d 	bl	70003330 <HAL_I2CEx_ConfigAnalogFilter>
70000c96:	4603      	mov	r3, r0
70000c98:	2b00      	cmp	r3, #0
70000c9a:	d001      	beq.n	70000ca0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
70000c9c:	f000 fce4 	bl	70001668 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
70000ca0:	2100      	movs	r1, #0
70000ca2:	4805      	ldr	r0, [pc, #20]	@ (70000cb8 <MX_I2C2_Init+0x74>)
70000ca4:	f002 fb8f 	bl	700033c6 <HAL_I2CEx_ConfigDigitalFilter>
70000ca8:	4603      	mov	r3, r0
70000caa:	2b00      	cmp	r3, #0
70000cac:	d001      	beq.n	70000cb2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
70000cae:	f000 fcdb 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
70000cb2:	bf00      	nop
70000cb4:	bd80      	pop	{r7, pc}
70000cb6:	bf00      	nop
70000cb8:	2400076c 	.word	0x2400076c
70000cbc:	40005800 	.word	0x40005800
70000cc0:	20c0edff 	.word	0x20c0edff

70000cc4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
70000cc4:	b580      	push	{r7, lr}
70000cc6:	b0ac      	sub	sp, #176	@ 0xb0
70000cc8:	af00      	add	r7, sp, #0
70000cca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000ccc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000cd0:	2200      	movs	r2, #0
70000cd2:	601a      	str	r2, [r3, #0]
70000cd4:	605a      	str	r2, [r3, #4]
70000cd6:	609a      	str	r2, [r3, #8]
70000cd8:	60da      	str	r2, [r3, #12]
70000cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000cdc:	f107 0318 	add.w	r3, r7, #24
70000ce0:	2284      	movs	r2, #132	@ 0x84
70000ce2:	2100      	movs	r1, #0
70000ce4:	4618      	mov	r0, r3
70000ce6:	f006 fd96 	bl	70007816 <memset>
  if(i2cHandle->Instance==I2C1)
70000cea:	687b      	ldr	r3, [r7, #4]
70000cec:	681b      	ldr	r3, [r3, #0]
70000cee:	4a45      	ldr	r2, [pc, #276]	@ (70000e04 <HAL_I2C_MspInit+0x140>)
70000cf0:	4293      	cmp	r3, r2
70000cf2:	d13f      	bne.n	70000d74 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1_I3C1;
70000cf4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70000cf8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1_I3c1ClockSelection = RCC_I2C1_I3C1CLKSOURCE_PCLK1;
70000cfa:	2300      	movs	r3, #0
70000cfc:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000cfe:	f107 0318 	add.w	r3, r7, #24
70000d02:	4618      	mov	r0, r3
70000d04:	f003 fdfe 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
70000d08:	4603      	mov	r3, r0
70000d0a:	2b00      	cmp	r3, #0
70000d0c:	d001      	beq.n	70000d12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
70000d0e:	f000 fcab 	bl	70001668 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
70000d12:	4b3d      	ldr	r3, [pc, #244]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d14:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d18:	4a3b      	ldr	r2, [pc, #236]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d1a:	f043 0302 	orr.w	r3, r3, #2
70000d1e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000d22:	4b39      	ldr	r3, [pc, #228]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d24:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d28:	617b      	str	r3, [r7, #20]
70000d2a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
70000d2c:	f44f 7340 	mov.w	r3, #768	@ 0x300
70000d30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
70000d34:	2312      	movs	r3, #18
70000d36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000d3a:	2300      	movs	r3, #0
70000d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70000d40:	2300      	movs	r3, #0
70000d42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
70000d46:	2304      	movs	r3, #4
70000d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000d4c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000d50:	4619      	mov	r1, r3
70000d52:	482e      	ldr	r0, [pc, #184]	@ (70000e0c <HAL_I2C_MspInit+0x148>)
70000d54:	f002 f8f0 	bl	70002f38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
70000d58:	4b2b      	ldr	r3, [pc, #172]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d5a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000d5e:	4a2a      	ldr	r2, [pc, #168]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70000d64:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70000d68:	4b27      	ldr	r3, [pc, #156]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d6a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000d6e:	613b      	str	r3, [r7, #16]
70000d70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
70000d72:	e042      	b.n	70000dfa <HAL_I2C_MspInit+0x136>
  else if(i2cHandle->Instance==I2C2)
70000d74:	687b      	ldr	r3, [r7, #4]
70000d76:	681b      	ldr	r3, [r3, #0]
70000d78:	4a25      	ldr	r2, [pc, #148]	@ (70000e10 <HAL_I2C_MspInit+0x14c>)
70000d7a:	4293      	cmp	r3, r2
70000d7c:	d13d      	bne.n	70000dfa <HAL_I2C_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C23;
70000d7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000d82:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c23ClockSelection = RCC_I2C23CLKSOURCE_PCLK1;
70000d84:	2300      	movs	r3, #0
70000d86:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000d88:	f107 0318 	add.w	r3, r7, #24
70000d8c:	4618      	mov	r0, r3
70000d8e:	f003 fdb9 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
70000d92:	4603      	mov	r3, r0
70000d94:	2b00      	cmp	r3, #0
70000d96:	d001      	beq.n	70000d9c <HAL_I2C_MspInit+0xd8>
      Error_Handler();
70000d98:	f000 fc66 	bl	70001668 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
70000d9c:	4b1a      	ldr	r3, [pc, #104]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000d9e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000da2:	4a19      	ldr	r2, [pc, #100]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000da4:	f043 0320 	orr.w	r3, r3, #32
70000da8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000dac:	4b16      	ldr	r3, [pc, #88]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000dae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000db2:	60fb      	str	r3, [r7, #12]
70000db4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
70000db6:	2303      	movs	r3, #3
70000db8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
70000dbc:	2312      	movs	r3, #18
70000dbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000dc2:	2300      	movs	r3, #0
70000dc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70000dc8:	2300      	movs	r3, #0
70000dca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
70000dce:	2304      	movs	r3, #4
70000dd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70000dd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000dd8:	4619      	mov	r1, r3
70000dda:	480e      	ldr	r0, [pc, #56]	@ (70000e14 <HAL_I2C_MspInit+0x150>)
70000ddc:	f002 f8ac 	bl	70002f38 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
70000de0:	4b09      	ldr	r3, [pc, #36]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000de2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000de6:	4a08      	ldr	r2, [pc, #32]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000de8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
70000dec:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70000df0:	4b05      	ldr	r3, [pc, #20]	@ (70000e08 <HAL_I2C_MspInit+0x144>)
70000df2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000df6:	60bb      	str	r3, [r7, #8]
70000df8:	68bb      	ldr	r3, [r7, #8]
}
70000dfa:	bf00      	nop
70000dfc:	37b0      	adds	r7, #176	@ 0xb0
70000dfe:	46bd      	mov	sp, r7
70000e00:	bd80      	pop	{r7, pc}
70000e02:	bf00      	nop
70000e04:	40005400 	.word	0x40005400
70000e08:	58024400 	.word	0x58024400
70000e0c:	58020400 	.word	0x58020400
70000e10:	40005800 	.word	0x40005800
70000e14:	58021400 	.word	0x58021400

70000e18 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
70000e18:	b580      	push	{r7, lr}
70000e1a:	b09a      	sub	sp, #104	@ 0x68
70000e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
70000e1e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70000e22:	2234      	movs	r2, #52	@ 0x34
70000e24:	2100      	movs	r1, #0
70000e26:	4618      	mov	r0, r3
70000e28:	f006 fcf5 	bl	70007816 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
70000e2c:	463b      	mov	r3, r7
70000e2e:	2234      	movs	r2, #52	@ 0x34
70000e30:	2100      	movs	r1, #0
70000e32:	4618      	mov	r0, r3
70000e34:	f006 fcef 	bl	70007816 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
70000e38:	4b4e      	ldr	r3, [pc, #312]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e3a:	4a4f      	ldr	r2, [pc, #316]	@ (70000f78 <MX_LTDC_Init+0x160>)
70000e3c:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
70000e3e:	4b4d      	ldr	r3, [pc, #308]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e40:	2200      	movs	r2, #0
70000e42:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
70000e44:	4b4b      	ldr	r3, [pc, #300]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e46:	2200      	movs	r2, #0
70000e48:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
70000e4a:	4b4a      	ldr	r3, [pc, #296]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e4c:	2200      	movs	r2, #0
70000e4e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
70000e50:	4b48      	ldr	r3, [pc, #288]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e52:	2200      	movs	r2, #0
70000e54:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
70000e56:	4b47      	ldr	r3, [pc, #284]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e58:	2207      	movs	r2, #7
70000e5a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
70000e5c:	4b45      	ldr	r3, [pc, #276]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e5e:	2203      	movs	r2, #3
70000e60:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
70000e62:	4b44      	ldr	r3, [pc, #272]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e64:	220e      	movs	r2, #14
70000e66:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
70000e68:	4b42      	ldr	r3, [pc, #264]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e6a:	2205      	movs	r2, #5
70000e6c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
70000e6e:	4b41      	ldr	r3, [pc, #260]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e70:	f240 228e 	movw	r2, #654	@ 0x28e
70000e74:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
70000e76:	4b3f      	ldr	r3, [pc, #252]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e78:	f240 12e5 	movw	r2, #485	@ 0x1e5
70000e7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
70000e7e:	4b3d      	ldr	r3, [pc, #244]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e80:	f44f 7225 	mov.w	r2, #660	@ 0x294
70000e84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
70000e86:	4b3b      	ldr	r3, [pc, #236]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e88:	f240 12e7 	movw	r2, #487	@ 0x1e7
70000e8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
70000e8e:	4b39      	ldr	r3, [pc, #228]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e90:	2200      	movs	r2, #0
70000e92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
70000e96:	4b37      	ldr	r3, [pc, #220]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000e98:	2200      	movs	r2, #0
70000e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
70000e9e:	4b35      	ldr	r3, [pc, #212]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000ea0:	2200      	movs	r2, #0
70000ea2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
70000ea6:	4833      	ldr	r0, [pc, #204]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000ea8:	f002 fada 	bl	70003460 <HAL_LTDC_Init>
70000eac:	4603      	mov	r3, r0
70000eae:	2b00      	cmp	r3, #0
70000eb0:	d001      	beq.n	70000eb6 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
70000eb2:	f000 fbd9 	bl	70001668 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
70000eb6:	2300      	movs	r3, #0
70000eb8:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
70000eba:	2300      	movs	r3, #0
70000ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
70000ebe:	2300      	movs	r3, #0
70000ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
70000ec2:	2300      	movs	r3, #0
70000ec4:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
70000ec6:	2300      	movs	r3, #0
70000ec8:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
70000eca:	2300      	movs	r3, #0
70000ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
70000ece:	2300      	movs	r3, #0
70000ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
70000ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000ed6:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
70000ed8:	2305      	movs	r3, #5
70000eda:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
70000edc:	2300      	movs	r3, #0
70000ede:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
70000ee0:	2300      	movs	r3, #0
70000ee2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
70000ee4:	2300      	movs	r3, #0
70000ee6:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
70000ee8:	2300      	movs	r3, #0
70000eea:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
70000eee:	2300      	movs	r3, #0
70000ef0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
70000ef4:	2300      	movs	r3, #0
70000ef6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
70000efa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70000efe:	2200      	movs	r2, #0
70000f00:	4619      	mov	r1, r3
70000f02:	481c      	ldr	r0, [pc, #112]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000f04:	f002 fb7c 	bl	70003600 <HAL_LTDC_ConfigLayer>
70000f08:	4603      	mov	r3, r0
70000f0a:	2b00      	cmp	r3, #0
70000f0c:	d001      	beq.n	70000f12 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
70000f0e:	f000 fbab 	bl	70001668 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
70000f12:	2300      	movs	r3, #0
70000f14:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
70000f16:	2300      	movs	r3, #0
70000f18:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
70000f1a:	2300      	movs	r3, #0
70000f1c:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
70000f1e:	2300      	movs	r3, #0
70000f20:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
70000f22:	2300      	movs	r3, #0
70000f24:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
70000f26:	2300      	movs	r3, #0
70000f28:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
70000f2a:	2300      	movs	r3, #0
70000f2c:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
70000f2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000f32:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
70000f34:	2305      	movs	r3, #5
70000f36:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
70000f38:	2300      	movs	r3, #0
70000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
70000f3c:	2300      	movs	r3, #0
70000f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
70000f40:	2300      	movs	r3, #0
70000f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
70000f44:	2300      	movs	r3, #0
70000f46:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
70000f4a:	2300      	movs	r3, #0
70000f4c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
70000f50:	2300      	movs	r3, #0
70000f52:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
70000f56:	463b      	mov	r3, r7
70000f58:	2201      	movs	r2, #1
70000f5a:	4619      	mov	r1, r3
70000f5c:	4805      	ldr	r0, [pc, #20]	@ (70000f74 <MX_LTDC_Init+0x15c>)
70000f5e:	f002 fb4f 	bl	70003600 <HAL_LTDC_ConfigLayer>
70000f62:	4603      	mov	r3, r0
70000f64:	2b00      	cmp	r3, #0
70000f66:	d001      	beq.n	70000f6c <MX_LTDC_Init+0x154>
  {
    Error_Handler();
70000f68:	f000 fb7e 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
70000f6c:	bf00      	nop
70000f6e:	3768      	adds	r7, #104	@ 0x68
70000f70:	46bd      	mov	sp, r7
70000f72:	bd80      	pop	{r7, pc}
70000f74:	240007c0 	.word	0x240007c0
70000f78:	50001000 	.word	0x50001000

70000f7c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
70000f7c:	b580      	push	{r7, lr}
70000f7e:	b0b0      	sub	sp, #192	@ 0xc0
70000f80:	af00      	add	r7, sp, #0
70000f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000f84:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70000f88:	2200      	movs	r2, #0
70000f8a:	601a      	str	r2, [r3, #0]
70000f8c:	605a      	str	r2, [r3, #4]
70000f8e:	609a      	str	r2, [r3, #8]
70000f90:	60da      	str	r2, [r3, #12]
70000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000f94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70000f98:	2284      	movs	r2, #132	@ 0x84
70000f9a:	2100      	movs	r1, #0
70000f9c:	4618      	mov	r0, r3
70000f9e:	f006 fc3a 	bl	70007816 <memset>
  if(ltdcHandle->Instance==LTDC)
70000fa2:	687b      	ldr	r3, [r7, #4]
70000fa4:	681b      	ldr	r3, [r3, #0]
70000fa6:	4aa6      	ldr	r2, [pc, #664]	@ (70001240 <HAL_LTDC_MspInit+0x2c4>)
70000fa8:	4293      	cmp	r3, r2
70000faa:	f040 8145 	bne.w	70001238 <HAL_LTDC_MspInit+0x2bc>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
70000fae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
70000fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLL3R;
70000fb4:	2300      	movs	r3, #0
70000fb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000fb8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70000fbc:	4618      	mov	r0, r3
70000fbe:	f003 fca1 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
70000fc2:	4603      	mov	r3, r0
70000fc4:	2b00      	cmp	r3, #0
70000fc6:	d001      	beq.n	70000fcc <HAL_LTDC_MspInit+0x50>
    {
      Error_Handler();
70000fc8:	f000 fb4e 	bl	70001668 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
70000fcc:	4b9d      	ldr	r3, [pc, #628]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000fce:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000fd2:	4a9c      	ldr	r2, [pc, #624]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000fd4:	f043 0302 	orr.w	r3, r3, #2
70000fd8:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000fdc:	4b99      	ldr	r3, [pc, #612]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000fde:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
70000fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
70000fe6:	4b97      	ldr	r3, [pc, #604]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000fe8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fec:	4a95      	ldr	r2, [pc, #596]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000fee:	f043 0302 	orr.w	r3, r3, #2
70000ff2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000ff6:	4b93      	ldr	r3, [pc, #588]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70000ff8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000ffc:	623b      	str	r3, [r7, #32]
70000ffe:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70001000:	4b90      	ldr	r3, [pc, #576]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001002:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001006:	4a8f      	ldr	r2, [pc, #572]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000100c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001010:	4b8c      	ldr	r3, [pc, #560]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001012:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001016:	61fb      	str	r3, [r7, #28]
70001018:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
7000101a:	4b8a      	ldr	r3, [pc, #552]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
7000101c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001020:	4a88      	ldr	r2, [pc, #544]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001022:	f043 0310 	orr.w	r3, r3, #16
70001026:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000102a:	4b86      	ldr	r3, [pc, #536]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
7000102c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001030:	61bb      	str	r3, [r7, #24]
70001032:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
70001034:	4b83      	ldr	r3, [pc, #524]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001036:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000103a:	4a82      	ldr	r2, [pc, #520]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
7000103c:	f043 0301 	orr.w	r3, r3, #1
70001040:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001044:	4b7f      	ldr	r3, [pc, #508]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001046:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000104a:	617b      	str	r3, [r7, #20]
7000104c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
7000104e:	4b7d      	ldr	r3, [pc, #500]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001050:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001054:	4a7b      	ldr	r2, [pc, #492]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001056:	f043 0320 	orr.w	r3, r3, #32
7000105a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000105e:	4b79      	ldr	r3, [pc, #484]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001060:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001064:	613b      	str	r3, [r7, #16]
70001066:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
70001068:	4b76      	ldr	r3, [pc, #472]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
7000106a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000106e:	4a75      	ldr	r2, [pc, #468]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
70001070:	f043 0308 	orr.w	r3, r3, #8
70001074:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001078:	4b72      	ldr	r3, [pc, #456]	@ (70001244 <HAL_LTDC_MspInit+0x2c8>)
7000107a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000107e:	60fb      	str	r3, [r7, #12]
70001080:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> LTDC_G4
    PA6     ------> LTDC_B7
    PF14     ------> LTDC_G0
    PB10     ------> LTDC_G7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_13;
70001082:	f242 0320 	movw	r3, #8224	@ 0x2020
70001086:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000108a:	2302      	movs	r3, #2
7000108c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001090:	2300      	movs	r3, #0
70001092:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001096:	2300      	movs	r3, #0
70001098:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_LTDC;
7000109c:	230a      	movs	r3, #10
7000109e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700010a2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700010a6:	4619      	mov	r1, r3
700010a8:	4867      	ldr	r0, [pc, #412]	@ (70001248 <HAL_LTDC_MspInit+0x2cc>)
700010aa:	f001 ff45 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_14
700010ae:	f246 0307 	movw	r3, #24583	@ 0x6007
700010b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700010b6:	2302      	movs	r3, #2
700010b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700010bc:	2300      	movs	r3, #0
700010be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700010c2:	2300      	movs	r3, #0
700010c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700010c8:	230d      	movs	r3, #13
700010ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
700010ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700010d2:	4619      	mov	r1, r3
700010d4:	485d      	ldr	r0, [pc, #372]	@ (7000124c <HAL_LTDC_MspInit+0x2d0>)
700010d6:	f001 ff2f 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_11
700010da:	f641 4318 	movw	r3, #7192	@ 0x1c18
700010de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700010e2:	2302      	movs	r3, #2
700010e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700010e8:	2300      	movs	r3, #0
700010ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700010ee:	2300      	movs	r3, #0
700010f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700010f4:	230d      	movs	r3, #13
700010f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700010fa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700010fe:	4619      	mov	r1, r3
70001100:	4851      	ldr	r0, [pc, #324]	@ (70001248 <HAL_LTDC_MspInit+0x2cc>)
70001102:	f001 ff19 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
70001106:	f44f 6300 	mov.w	r3, #2048	@ 0x800
7000110a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000110e:	2302      	movs	r3, #2
70001110:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001114:	2300      	movs	r3, #0
70001116:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000111a:	2300      	movs	r3, #0
7000111c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
70001120:	230b      	movs	r3, #11
70001122:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70001126:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000112a:	4619      	mov	r1, r3
7000112c:	4848      	ldr	r0, [pc, #288]	@ (70001250 <HAL_LTDC_MspInit+0x2d4>)
7000112e:	f001 ff03 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_15
70001132:	f649 1303 	movw	r3, #39171	@ 0x9903
70001136:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000113a:	2302      	movs	r3, #2
7000113c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001140:	2300      	movs	r3, #0
70001142:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001146:	2300      	movs	r3, #0
70001148:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
7000114c:	230d      	movs	r3, #13
7000114e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70001152:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001156:	4619      	mov	r1, r3
70001158:	483e      	ldr	r0, [pc, #248]	@ (70001254 <HAL_LTDC_MspInit+0x2d8>)
7000115a:	f001 feed 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
7000115e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70001162:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001166:	2302      	movs	r3, #2
70001168:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000116c:	2300      	movs	r3, #0
7000116e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001172:	2300      	movs	r3, #0
70001174:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
70001178:	230e      	movs	r3, #14
7000117a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000117e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001182:	4619      	mov	r1, r3
70001184:	4833      	ldr	r0, [pc, #204]	@ (70001254 <HAL_LTDC_MspInit+0x2d8>)
70001186:	f001 fed7 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
7000118a:	f44f 4342 	mov.w	r3, #49664	@ 0xc200
7000118e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001192:	2302      	movs	r3, #2
70001194:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001198:	2300      	movs	r3, #0
7000119a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000119e:	2300      	movs	r3, #0
700011a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700011a4:	230d      	movs	r3, #13
700011a6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700011aa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700011ae:	4619      	mov	r1, r3
700011b0:	4829      	ldr	r0, [pc, #164]	@ (70001258 <HAL_LTDC_MspInit+0x2dc>)
700011b2:	f001 fec1 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
700011b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
700011ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700011be:	2302      	movs	r3, #2
700011c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700011c4:	2300      	movs	r3, #0
700011c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700011ca:	2300      	movs	r3, #0
700011cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
700011d0:	230e      	movs	r3, #14
700011d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700011d6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700011da:	4619      	mov	r1, r3
700011dc:	481e      	ldr	r0, [pc, #120]	@ (70001258 <HAL_LTDC_MspInit+0x2dc>)
700011de:	f001 feab 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
700011e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700011e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700011ea:	2302      	movs	r3, #2
700011ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700011f0:	2300      	movs	r3, #0
700011f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700011f6:	2300      	movs	r3, #0
700011f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
700011fc:	230e      	movs	r3, #14
700011fe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70001202:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001206:	4619      	mov	r1, r3
70001208:	4814      	ldr	r0, [pc, #80]	@ (7000125c <HAL_LTDC_MspInit+0x2e0>)
7000120a:	f001 fe95 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
7000120e:	2340      	movs	r3, #64	@ 0x40
70001210:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001214:	2302      	movs	r3, #2
70001216:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000121a:	2300      	movs	r3, #0
7000121c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001220:	2300      	movs	r3, #0
70001222:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_LTDC;
70001226:	230c      	movs	r3, #12
70001228:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000122c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001230:	4619      	mov	r1, r3
70001232:	4808      	ldr	r0, [pc, #32]	@ (70001254 <HAL_LTDC_MspInit+0x2d8>)
70001234:	f001 fe80 	bl	70002f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
70001238:	bf00      	nop
7000123a:	37c0      	adds	r7, #192	@ 0xc0
7000123c:	46bd      	mov	sp, r7
7000123e:	bd80      	pop	{r7, pc}
70001240:	50001000 	.word	0x50001000
70001244:	58024400 	.word	0x58024400
70001248:	58020400 	.word	0x58020400
7000124c:	58021800 	.word	0x58021800
70001250:	58021000 	.word	0x58021000
70001254:	58020000 	.word	0x58020000
70001258:	58021400 	.word	0x58021400
7000125c:	58020c00 	.word	0x58020c00

70001260 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
70001260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70001264:	b09c      	sub	sp, #112	@ 0x70
70001266:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
70001268:	f000 f96e 	bl	70001548 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000126c:	4ba8      	ldr	r3, [pc, #672]	@ (70001510 <main+0x2b0>)
7000126e:	695b      	ldr	r3, [r3, #20]
70001270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001274:	2b00      	cmp	r3, #0
70001276:	d11b      	bne.n	700012b0 <main+0x50>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
70001278:	f3bf 8f4f 	dsb	sy
}
7000127c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000127e:	f3bf 8f6f 	isb	sy
}
70001282:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
70001284:	4ba2      	ldr	r3, [pc, #648]	@ (70001510 <main+0x2b0>)
70001286:	2200      	movs	r2, #0
70001288:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
7000128c:	f3bf 8f4f 	dsb	sy
}
70001290:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001292:	f3bf 8f6f 	isb	sy
}
70001296:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
70001298:	4b9d      	ldr	r3, [pc, #628]	@ (70001510 <main+0x2b0>)
7000129a:	695b      	ldr	r3, [r3, #20]
7000129c:	4a9c      	ldr	r2, [pc, #624]	@ (70001510 <main+0x2b0>)
7000129e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700012a2:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
700012a4:	f3bf 8f4f 	dsb	sy
}
700012a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700012aa:	f3bf 8f6f 	isb	sy
}
700012ae:	e000      	b.n	700012b2 <main+0x52>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
700012b0:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
700012b2:	4b97      	ldr	r3, [pc, #604]	@ (70001510 <main+0x2b0>)
700012b4:	695b      	ldr	r3, [r3, #20]
700012b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700012ba:	2b00      	cmp	r3, #0
700012bc:	d138      	bne.n	70001330 <main+0xd0>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
700012be:	4b94      	ldr	r3, [pc, #592]	@ (70001510 <main+0x2b0>)
700012c0:	2200      	movs	r2, #0
700012c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
700012c6:	f3bf 8f4f 	dsb	sy
}
700012ca:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
700012cc:	4b90      	ldr	r3, [pc, #576]	@ (70001510 <main+0x2b0>)
700012ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700012d2:	627b      	str	r3, [r7, #36]	@ 0x24

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
700012d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700012d6:	0b5b      	lsrs	r3, r3, #13
700012d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
700012dc:	623b      	str	r3, [r7, #32]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
700012de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700012e0:	08db      	lsrs	r3, r3, #3
700012e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
700012e6:	61fb      	str	r3, [r7, #28]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700012e8:	6a3b      	ldr	r3, [r7, #32]
700012ea:	015b      	lsls	r3, r3, #5
700012ec:	f643 72e0 	movw	r2, #16352	@ 0x3fe0
700012f0:	401a      	ands	r2, r3
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
700012f2:	69fb      	ldr	r3, [r7, #28]
700012f4:	079b      	lsls	r3, r3, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700012f6:	4986      	ldr	r1, [pc, #536]	@ (70001510 <main+0x2b0>)
700012f8:	4313      	orrs	r3, r2
700012fa:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
700012fe:	69fb      	ldr	r3, [r7, #28]
70001300:	1e5a      	subs	r2, r3, #1
70001302:	61fa      	str	r2, [r7, #28]
70001304:	2b00      	cmp	r3, #0
70001306:	d1ef      	bne.n	700012e8 <main+0x88>
    } while(sets-- != 0U);
70001308:	6a3b      	ldr	r3, [r7, #32]
7000130a:	1e5a      	subs	r2, r3, #1
7000130c:	623a      	str	r2, [r7, #32]
7000130e:	2b00      	cmp	r3, #0
70001310:	d1e5      	bne.n	700012de <main+0x7e>
  __ASM volatile ("dsb 0xF":::"memory");
70001312:	f3bf 8f4f 	dsb	sy
}
70001316:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
70001318:	4b7d      	ldr	r3, [pc, #500]	@ (70001510 <main+0x2b0>)
7000131a:	695b      	ldr	r3, [r3, #20]
7000131c:	4a7c      	ldr	r2, [pc, #496]	@ (70001510 <main+0x2b0>)
7000131e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70001322:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70001324:	f3bf 8f4f 	dsb	sy
}
70001328:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000132a:	f3bf 8f6f 	isb	sy
}
7000132e:	e000      	b.n	70001332 <main+0xd2>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70001330:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Update SystemCoreClock variable according to RCC registers values. */
  SystemCoreClockUpdate();
70001332:	f000 fd25 	bl	70001d80 <SystemCoreClockUpdate>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
70001336:	f001 f884 	bl	70002442 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
7000133a:	f7ff fb4d 	bl	700009d8 <MX_GPIO_Init>
  MX_UART4_Init();
7000133e:	f000 fe57 	bl	70001ff0 <MX_UART4_Init>
  MX_DCMIPP_Init();
70001342:	f7ff fa13 	bl	7000076c <MX_DCMIPP_Init>
  MX_FLASH_Init();
70001346:	f7ff fb0d 	bl	70000964 <MX_FLASH_Init>
  MX_I2C1_Init();
7000134a:	f7ff fc3b 	bl	70000bc4 <MX_I2C1_Init>
  MX_I2C2_Init();
7000134e:	f7ff fc79 	bl	70000c44 <MX_I2C2_Init>
  MX_LTDC_Init();
70001352:	f7ff fd61 	bl	70000e18 <MX_LTDC_Init>
  MX_SPI2_Init();
70001356:	f000 f995 	bl	70001684 <MX_SPI2_Init>
  MX_SPI4_Init();
7000135a:	f000 f9e9 	bl	70001730 <MX_SPI4_Init>
  MX_SPI5_Init();
7000135e:	f000 fa3d 	bl	700017dc <MX_SPI5_Init>
  MX_UART7_Init();
70001362:	f000 fe91 	bl	70002088 <MX_UART7_Init>
  MX_USART1_UART_Init();
70001366:	f000 fedd 	bl	70002124 <MX_USART1_UART_Init>
  MX_SBS_Init();
7000136a:	f000 f983 	bl	70001674 <MX_SBS_Init>
  /* USER CODE BEGIN 2 */
  std_cio_init();
7000136e:	f005 fb71 	bl	70006a54 <std_cio_init>

  perfc_init(true);
70001372:	2001      	movs	r0, #1
70001374:	f005 fcf0 	bl	70006d58 <perfc_init>

  int32_t iCycleResult = 0;
70001378:	2300      	movs	r3, #0
7000137a:	667b      	str	r3, [r7, #100]	@ 0x64

  /*! demo of using() block */
  using(int a = 0,printf("========= On Enter =======\r\n"),
7000137c:	2300      	movs	r3, #0
7000137e:	663b      	str	r3, [r7, #96]	@ 0x60
70001380:	2300      	movs	r3, #0
70001382:	65fb      	str	r3, [r7, #92]	@ 0x5c
70001384:	e009      	b.n	7000139a <main+0x13a>
                  printf("========= On Leave =======\r\n")) {
      __perf_counter_printf__("\t In Body a=%d \r\n", ++a);
70001386:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
70001388:	3301      	adds	r3, #1
7000138a:	663b      	str	r3, [r7, #96]	@ 0x60
7000138c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
7000138e:	4861      	ldr	r0, [pc, #388]	@ (70001514 <main+0x2b4>)
70001390:	f006 f99a 	bl	700076c8 <printf>
  using(int a = 0,printf("========= On Enter =======\r\n"),
70001394:	4860      	ldr	r0, [pc, #384]	@ (70001518 <main+0x2b8>)
70001396:	f006 f9f3 	bl	70007780 <puts>
7000139a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
7000139c:	1d1a      	adds	r2, r3, #4
7000139e:	65fa      	str	r2, [r7, #92]	@ 0x5c
700013a0:	2b00      	cmp	r3, #0
700013a2:	d104      	bne.n	700013ae <main+0x14e>
700013a4:	485d      	ldr	r0, [pc, #372]	@ (7000151c <main+0x2bc>)
700013a6:	f006 f9eb 	bl	70007780 <puts>
700013aa:	2301      	movs	r3, #1
700013ac:	e000      	b.n	700013b0 <main+0x150>
700013ae:	2300      	movs	r3, #0
700013b0:	2b00      	cmp	r3, #0
700013b2:	d1e8      	bne.n	70001386 <main+0x126>
  }

  __cycleof__("Calibration") {}
700013b4:	f005 fe58 	bl	70007068 <get_system_ticks>
700013b8:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
700013bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
700013c0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
700013c4:	2300      	movs	r3, #0
700013c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
700013c8:	e037      	b.n	7000143a <main+0x1da>
  __ASM volatile ("dsb 0xF":::"memory");
700013ca:	f3bf 8f4f 	dsb	sy
}
700013ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700013d0:	f3bf 8f6f 	isb	sy
}
700013d4:	bf00      	nop
700013d6:	f005 fe47 	bl	70007068 <get_system_ticks>
700013da:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
700013de:	ebb0 0802 	subs.w	r8, r0, r2
700013e2:	eb61 0903 	sbc.w	r9, r1, r3
700013e6:	4b4e      	ldr	r3, [pc, #312]	@ (70001520 <main+0x2c0>)
700013e8:	681b      	ldr	r3, [r3, #0]
700013ea:	17da      	asrs	r2, r3, #31
700013ec:	613b      	str	r3, [r7, #16]
700013ee:	617a      	str	r2, [r7, #20]
700013f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
700013f4:	460b      	mov	r3, r1
700013f6:	ebb8 0303 	subs.w	r3, r8, r3
700013fa:	60bb      	str	r3, [r7, #8]
700013fc:	4613      	mov	r3, r2
700013fe:	eb69 0303 	sbc.w	r3, r9, r3
70001402:	60fb      	str	r3, [r7, #12]
70001404:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
70001408:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
7000140c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
70001410:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
70001414:	4843      	ldr	r0, [pc, #268]	@ (70001524 <main+0x2c4>)
70001416:	f006 f9b3 	bl	70007780 <puts>
7000141a:	4843      	ldr	r0, [pc, #268]	@ (70001528 <main+0x2c8>)
7000141c:	f006 f954 	bl	700076c8 <printf>
70001420:	4842      	ldr	r0, [pc, #264]	@ (7000152c <main+0x2cc>)
70001422:	f006 f9ad 	bl	70007780 <puts>
70001426:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
7000142a:	e9cd 2300 	strd	r2, r3, [sp]
7000142e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
70001432:	493f      	ldr	r1, [pc, #252]	@ (70001530 <main+0x2d0>)
70001434:	483f      	ldr	r0, [pc, #252]	@ (70001534 <main+0x2d4>)
70001436:	f006 f947 	bl	700076c8 <printf>
7000143a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
7000143c:	f103 0208 	add.w	r2, r3, #8
70001440:	64fa      	str	r2, [r7, #76]	@ 0x4c
70001442:	2b00      	cmp	r3, #0
70001444:	d107      	bne.n	70001456 <main+0x1f6>
  __ASM volatile ("dsb 0xF":::"memory");
70001446:	f3bf 8f4f 	dsb	sy
}
7000144a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000144c:	f3bf 8f6f 	isb	sy
}
70001450:	bf00      	nop
70001452:	2301      	movs	r3, #1
70001454:	e000      	b.n	70001458 <main+0x1f8>
70001456:	2300      	movs	r3, #0
70001458:	2b00      	cmp	r3, #0
7000145a:	d1b6      	bne.n	700013ca <main+0x16a>

  __perf_counter_printf__("\r\n\r\n\r\n\r\n");
7000145c:	4836      	ldr	r0, [pc, #216]	@ (70001538 <main+0x2d8>)
7000145e:	f006 f98f 	bl	70007780 <puts>

  /* measure cycles and store it in a dedicated variable without printf */
  __cycleof__("delay_us(1000ul)",
70001462:	f005 fe01 	bl	70007068 <get_system_ticks>
70001466:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
7000146a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
7000146e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
70001472:	2300      	movs	r3, #0
70001474:	63fb      	str	r3, [r7, #60]	@ 0x3c
70001476:	e025      	b.n	700014c4 <main+0x264>
      /* insert code to __cycleof__ body, "{}" can be omitted  */
      {
          iCycleResult = __cycle_count__;   /*< "__cycle_count__" stores the result */
      }) {
      perfc_delay_us(1000ul);
70001478:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000147c:	f005 fd18 	bl	70006eb0 <perfc_delay_us>
  __ASM volatile ("dsb 0xF":::"memory");
70001480:	f3bf 8f4f 	dsb	sy
}
70001484:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001486:	f3bf 8f6f 	isb	sy
}
7000148a:	bf00      	nop
  __cycleof__("delay_us(1000ul)",
7000148c:	f005 fdec 	bl	70007068 <get_system_ticks>
70001490:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
70001494:	1a84      	subs	r4, r0, r2
70001496:	eb61 0503 	sbc.w	r5, r1, r3
7000149a:	4b21      	ldr	r3, [pc, #132]	@ (70001520 <main+0x2c0>)
7000149c:	681b      	ldr	r3, [r3, #0]
7000149e:	17da      	asrs	r2, r3, #31
700014a0:	469a      	mov	sl, r3
700014a2:	4693      	mov	fp, r2
700014a4:	ebb4 030a 	subs.w	r3, r4, sl
700014a8:	603b      	str	r3, [r7, #0]
700014aa:	eb65 030b 	sbc.w	r3, r5, fp
700014ae:	607b      	str	r3, [r7, #4]
700014b0:	e9d7 2300 	ldrd	r2, r3, [r7]
700014b4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
700014b8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
700014bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
700014c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700014c2:	667b      	str	r3, [r7, #100]	@ 0x64
700014c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
700014c6:	f103 0208 	add.w	r2, r3, #8
700014ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
700014cc:	2b00      	cmp	r3, #0
700014ce:	d107      	bne.n	700014e0 <main+0x280>
  __ASM volatile ("dsb 0xF":::"memory");
700014d0:	f3bf 8f4f 	dsb	sy
}
700014d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700014d6:	f3bf 8f6f 	isb	sy
}
700014da:	bf00      	nop
700014dc:	2301      	movs	r3, #1
700014de:	e000      	b.n	700014e2 <main+0x282>
700014e0:	2300      	movs	r3, #0
700014e2:	2b00      	cmp	r3, #0
700014e4:	d1c8      	bne.n	70001478 <main+0x218>
  }

  perfc_delay_ms(500);
700014e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
700014ea:	f005 fd55 	bl	70006f98 <perfc_delay_ms>

  __perf_counter_printf__("\r\n delay_us(1000ul) takes %"PRIi32" cycles\r\n", (int32_t)iCycleResult);
700014ee:	6e79      	ldr	r1, [r7, #100]	@ 0x64
700014f0:	4812      	ldr	r0, [pc, #72]	@ (7000153c <main+0x2dc>)
700014f2:	f006 f8e9 	bl	700076c8 <printf>

  __perf_counter_printf__("Long Delay Test Start...Please wait for 10s...\r\n");
700014f6:	4812      	ldr	r0, [pc, #72]	@ (70001540 <main+0x2e0>)
700014f8:	f006 f942 	bl	70007780 <puts>
  //__IRQ_SAFE {
      perfc_delay_ms(10000);
700014fc:	f242 7010 	movw	r0, #10000	@ 0x2710
70001500:	f005 fd4a 	bl	70006f98 <perfc_delay_ms>
  //}
  __perf_counter_printf__("Long Delay Test End...\r\n");
70001504:	480f      	ldr	r0, [pc, #60]	@ (70001544 <main+0x2e4>)
70001506:	f006 f93b 	bl	70007780 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
7000150a:	bf00      	nop
7000150c:	e7fd      	b.n	7000150a <main+0x2aa>
7000150e:	bf00      	nop
70001510:	e000ed00 	.word	0xe000ed00
70001514:	7000bb98 	.word	0x7000bb98
70001518:	7000bbac 	.word	0x7000bbac
7000151c:	7000bbc8 	.word	0x7000bbc8
70001520:	24000c18 	.word	0x24000c18
70001524:	7000bbe4 	.word	0x7000bbe4
70001528:	7000bbe8 	.word	0x7000bbe8
7000152c:	7000bbf8 	.word	0x7000bbf8
70001530:	7000bc20 	.word	0x7000bc20
70001534:	7000bc2c 	.word	0x7000bc2c
70001538:	7000bc54 	.word	0x7000bc54
7000153c:	7000bc5c 	.word	0x7000bc5c
70001540:	7000bc84 	.word	0x7000bc84
70001544:	7000bcb4 	.word	0x7000bcb4

70001548 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
70001548:	b580      	push	{r7, lr}
7000154a:	b086      	sub	sp, #24
7000154c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
7000154e:	1d3b      	adds	r3, r7, #4
70001550:	2200      	movs	r2, #0
70001552:	601a      	str	r2, [r3, #0]
70001554:	605a      	str	r2, [r3, #4]
70001556:	609a      	str	r2, [r3, #8]
70001558:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
7000155a:	f001 f8ed 	bl	70002738 <HAL_MPU_Disable>

  /* Disables all MPU regions */
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
7000155e:	2300      	movs	r3, #0
70001560:	75fb      	strb	r3, [r7, #23]
70001562:	e006      	b.n	70001572 <MPU_Config+0x2a>
  {
    HAL_MPU_DisableRegion(i);
70001564:	7dfb      	ldrb	r3, [r7, #23]
70001566:	4618      	mov	r0, r3
70001568:	f001 f904 	bl	70002774 <HAL_MPU_DisableRegion>
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
7000156c:	7dfb      	ldrb	r3, [r7, #23]
7000156e:	3301      	adds	r3, #1
70001570:	75fb      	strb	r3, [r7, #23]
70001572:	7dfb      	ldrb	r3, [r7, #23]
70001574:	2b0f      	cmp	r3, #15
70001576:	d9f5      	bls.n	70001564 <MPU_Config+0x1c>
  }

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
70001578:	2301      	movs	r3, #1
7000157a:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
7000157c:	2300      	movs	r3, #0
7000157e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x0;
70001580:	2300      	movs	r3, #0
70001582:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
70001584:	231f      	movs	r3, #31
70001586:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x87;
70001588:	2387      	movs	r3, #135	@ 0x87
7000158a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
7000158c:	2300      	movs	r3, #0
7000158e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
70001590:	2300      	movs	r3, #0
70001592:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
70001594:	2301      	movs	r3, #1
70001596:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
70001598:	2301      	movs	r3, #1
7000159a:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
7000159c:	2300      	movs	r3, #0
7000159e:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
700015a0:	2300      	movs	r3, #0
700015a2:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700015a4:	1d3b      	adds	r3, r7, #4
700015a6:	4618      	mov	r0, r3
700015a8:	f001 f8fa 	bl	700027a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
700015ac:	2301      	movs	r3, #1
700015ae:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x70000000;
700015b0:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
700015b4:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64MB;
700015b6:	2319      	movs	r3, #25
700015b8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
700015ba:	2300      	movs	r3, #0
700015bc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
700015be:	2301      	movs	r3, #1
700015c0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
700015c2:	2303      	movs	r3, #3
700015c4:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
700015c6:	2300      	movs	r3, #0
700015c8:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
700015ca:	2300      	movs	r3, #0
700015cc:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
700015ce:	2301      	movs	r3, #1
700015d0:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
700015d2:	2301      	movs	r3, #1
700015d4:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700015d6:	1d3b      	adds	r3, r7, #4
700015d8:	4618      	mov	r0, r3
700015da:	f001 f8e1 	bl	700027a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
700015de:	2302      	movs	r3, #2
700015e0:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x90000000;
700015e2:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
700015e6:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
700015e8:	2318      	movs	r3, #24
700015ea:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
700015ec:	2301      	movs	r3, #1
700015ee:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
700015f0:	2300      	movs	r3, #0
700015f2:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
700015f4:	2300      	movs	r3, #0
700015f6:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700015f8:	1d3b      	adds	r3, r7, #4
700015fa:	4618      	mov	r0, r3
700015fc:	f001 f8d0 	bl	700027a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
70001600:	2303      	movs	r3, #3
70001602:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x20000000;
70001604:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
70001608:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
7000160a:	230f      	movs	r3, #15
7000160c:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
7000160e:	1d3b      	adds	r3, r7, #4
70001610:	4618      	mov	r0, r3
70001612:	f001 f8c5 	bl	700027a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
70001616:	2304      	movs	r3, #4
70001618:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x24000000;
7000161a:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
7000161e:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
70001620:	2312      	movs	r3, #18
70001622:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
70001624:	2300      	movs	r3, #0
70001626:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
70001628:	2301      	movs	r3, #1
7000162a:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
7000162c:	2301      	movs	r3, #1
7000162e:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
70001630:	2301      	movs	r3, #1
70001632:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001634:	1d3b      	adds	r3, r7, #4
70001636:	4618      	mov	r0, r3
70001638:	f001 f8b2 	bl	700027a0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
7000163c:	2305      	movs	r3, #5
7000163e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x30000000;
70001640:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
70001644:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
70001646:	230e      	movs	r3, #14
70001648:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
7000164a:	2300      	movs	r3, #0
7000164c:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
7000164e:	2300      	movs	r3, #0
70001650:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001652:	1d3b      	adds	r3, r7, #4
70001654:	4618      	mov	r0, r3
70001656:	f001 f8a3 	bl	700027a0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
7000165a:	2004      	movs	r0, #4
7000165c:	f001 f84a 	bl	700026f4 <HAL_MPU_Enable>

}
70001660:	bf00      	nop
70001662:	3718      	adds	r7, #24
70001664:	46bd      	mov	sp, r7
70001666:	bd80      	pop	{r7, pc}

70001668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70001668:	b480      	push	{r7}
7000166a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
7000166c:	b672      	cpsid	i
}
7000166e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
70001670:	bf00      	nop
70001672:	e7fd      	b.n	70001670 <Error_Handler+0x8>

70001674 <MX_SBS_Init>:

/* USER CODE END 0 */

/* SBS init function */
void MX_SBS_Init(void)
{
70001674:	b480      	push	{r7}
70001676:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
70001678:	bf00      	nop
7000167a:	46bd      	mov	sp, r7
7000167c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001680:	4770      	bx	lr
	...

70001684 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
70001684:	b580      	push	{r7, lr}
70001686:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
70001688:	4b27      	ldr	r3, [pc, #156]	@ (70001728 <MX_SPI2_Init+0xa4>)
7000168a:	4a28      	ldr	r2, [pc, #160]	@ (7000172c <MX_SPI2_Init+0xa8>)
7000168c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
7000168e:	4b26      	ldr	r3, [pc, #152]	@ (70001728 <MX_SPI2_Init+0xa4>)
70001690:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
70001694:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
70001696:	4b24      	ldr	r3, [pc, #144]	@ (70001728 <MX_SPI2_Init+0xa4>)
70001698:	2200      	movs	r2, #0
7000169a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
7000169c:	4b22      	ldr	r3, [pc, #136]	@ (70001728 <MX_SPI2_Init+0xa4>)
7000169e:	2203      	movs	r2, #3
700016a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
700016a2:	4b21      	ldr	r3, [pc, #132]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016a4:	2200      	movs	r2, #0
700016a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
700016a8:	4b1f      	ldr	r3, [pc, #124]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016aa:	2200      	movs	r2, #0
700016ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
700016ae:	4b1e      	ldr	r3, [pc, #120]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016b0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
700016b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
700016b6:	4b1c      	ldr	r3, [pc, #112]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016b8:	2200      	movs	r2, #0
700016ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
700016bc:	4b1a      	ldr	r3, [pc, #104]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016be:	2200      	movs	r2, #0
700016c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
700016c2:	4b19      	ldr	r3, [pc, #100]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016c4:	2200      	movs	r2, #0
700016c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
700016c8:	4b17      	ldr	r3, [pc, #92]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016ca:	2200      	movs	r2, #0
700016cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
700016ce:	4b16      	ldr	r3, [pc, #88]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016d0:	2207      	movs	r2, #7
700016d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
700016d4:	4b14      	ldr	r3, [pc, #80]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
700016da:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
700016dc:	4b12      	ldr	r3, [pc, #72]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016de:	2200      	movs	r2, #0
700016e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
700016e2:	4b11      	ldr	r3, [pc, #68]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016e4:	2200      	movs	r2, #0
700016e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
700016e8:	4b0f      	ldr	r3, [pc, #60]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016ea:	2200      	movs	r2, #0
700016ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
700016ee:	4b0e      	ldr	r3, [pc, #56]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016f0:	2200      	movs	r2, #0
700016f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
700016f4:	4b0c      	ldr	r3, [pc, #48]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016f6:	2200      	movs	r2, #0
700016f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
700016fa:	4b0b      	ldr	r3, [pc, #44]	@ (70001728 <MX_SPI2_Init+0xa4>)
700016fc:	2200      	movs	r2, #0
700016fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
70001700:	4b09      	ldr	r3, [pc, #36]	@ (70001728 <MX_SPI2_Init+0xa4>)
70001702:	2200      	movs	r2, #0
70001704:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
70001706:	4b08      	ldr	r3, [pc, #32]	@ (70001728 <MX_SPI2_Init+0xa4>)
70001708:	2200      	movs	r2, #0
7000170a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
7000170c:	4b06      	ldr	r3, [pc, #24]	@ (70001728 <MX_SPI2_Init+0xa4>)
7000170e:	2200      	movs	r2, #0
70001710:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
70001712:	4805      	ldr	r0, [pc, #20]	@ (70001728 <MX_SPI2_Init+0xa4>)
70001714:	f003 fffa 	bl	7000570c <HAL_SPI_Init>
70001718:	4603      	mov	r3, r0
7000171a:	2b00      	cmp	r3, #0
7000171c:	d001      	beq.n	70001722 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
7000171e:	f7ff ffa3 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
70001722:	bf00      	nop
70001724:	bd80      	pop	{r7, pc}
70001726:	bf00      	nop
70001728:	24000868 	.word	0x24000868
7000172c:	40003800 	.word	0x40003800

70001730 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
70001730:	b580      	push	{r7, lr}
70001732:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
70001734:	4b27      	ldr	r3, [pc, #156]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001736:	4a28      	ldr	r2, [pc, #160]	@ (700017d8 <MX_SPI4_Init+0xa8>)
70001738:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
7000173a:	4b26      	ldr	r3, [pc, #152]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000173c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
70001740:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
70001742:	4b24      	ldr	r3, [pc, #144]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001744:	2200      	movs	r2, #0
70001746:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
70001748:	4b22      	ldr	r3, [pc, #136]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000174a:	2203      	movs	r2, #3
7000174c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
7000174e:	4b21      	ldr	r3, [pc, #132]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001750:	2200      	movs	r2, #0
70001752:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
70001754:	4b1f      	ldr	r3, [pc, #124]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001756:	2200      	movs	r2, #0
70001758:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
7000175a:	4b1e      	ldr	r3, [pc, #120]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000175c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
70001760:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
70001762:	4b1c      	ldr	r3, [pc, #112]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001764:	2200      	movs	r2, #0
70001766:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001768:	4b1a      	ldr	r3, [pc, #104]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000176a:	2200      	movs	r2, #0
7000176c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
7000176e:	4b19      	ldr	r3, [pc, #100]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001770:	2200      	movs	r2, #0
70001772:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001774:	4b17      	ldr	r3, [pc, #92]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001776:	2200      	movs	r2, #0
70001778:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x7;
7000177a:	4b16      	ldr	r3, [pc, #88]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000177c:	2207      	movs	r2, #7
7000177e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
70001780:	4b14      	ldr	r3, [pc, #80]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001782:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
70001786:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
70001788:	4b12      	ldr	r3, [pc, #72]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000178a:	2200      	movs	r2, #0
7000178c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
7000178e:	4b11      	ldr	r3, [pc, #68]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001790:	2200      	movs	r2, #0
70001792:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
70001794:	4b0f      	ldr	r3, [pc, #60]	@ (700017d4 <MX_SPI4_Init+0xa4>)
70001796:	2200      	movs	r2, #0
70001798:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
7000179a:	4b0e      	ldr	r3, [pc, #56]	@ (700017d4 <MX_SPI4_Init+0xa4>)
7000179c:	2200      	movs	r2, #0
7000179e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
700017a0:	4b0c      	ldr	r3, [pc, #48]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017a2:	2200      	movs	r2, #0
700017a4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
700017a6:	4b0b      	ldr	r3, [pc, #44]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017a8:	2200      	movs	r2, #0
700017aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
700017ac:	4b09      	ldr	r3, [pc, #36]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017ae:	2200      	movs	r2, #0
700017b0:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi4.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
700017b2:	4b08      	ldr	r3, [pc, #32]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017b4:	2200      	movs	r2, #0
700017b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi4.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
700017b8:	4b06      	ldr	r3, [pc, #24]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017ba:	2200      	movs	r2, #0
700017bc:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
700017be:	4805      	ldr	r0, [pc, #20]	@ (700017d4 <MX_SPI4_Init+0xa4>)
700017c0:	f003 ffa4 	bl	7000570c <HAL_SPI_Init>
700017c4:	4603      	mov	r3, r0
700017c6:	2b00      	cmp	r3, #0
700017c8:	d001      	beq.n	700017ce <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
700017ca:	f7ff ff4d 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
700017ce:	bf00      	nop
700017d0:	bd80      	pop	{r7, pc}
700017d2:	bf00      	nop
700017d4:	240008f8 	.word	0x240008f8
700017d8:	42003400 	.word	0x42003400

700017dc <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
700017dc:	b580      	push	{r7, lr}
700017de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
700017e0:	4b27      	ldr	r3, [pc, #156]	@ (70001880 <MX_SPI5_Init+0xa4>)
700017e2:	4a28      	ldr	r2, [pc, #160]	@ (70001884 <MX_SPI5_Init+0xa8>)
700017e4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
700017e6:	4b26      	ldr	r3, [pc, #152]	@ (70001880 <MX_SPI5_Init+0xa4>)
700017e8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
700017ec:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
700017ee:	4b24      	ldr	r3, [pc, #144]	@ (70001880 <MX_SPI5_Init+0xa4>)
700017f0:	2200      	movs	r2, #0
700017f2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
700017f4:	4b22      	ldr	r3, [pc, #136]	@ (70001880 <MX_SPI5_Init+0xa4>)
700017f6:	2203      	movs	r2, #3
700017f8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
700017fa:	4b21      	ldr	r3, [pc, #132]	@ (70001880 <MX_SPI5_Init+0xa4>)
700017fc:	2200      	movs	r2, #0
700017fe:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
70001800:	4b1f      	ldr	r3, [pc, #124]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001802:	2200      	movs	r2, #0
70001804:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
70001806:	4b1e      	ldr	r3, [pc, #120]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001808:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
7000180c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
7000180e:	4b1c      	ldr	r3, [pc, #112]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001810:	2200      	movs	r2, #0
70001812:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001814:	4b1a      	ldr	r3, [pc, #104]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001816:	2200      	movs	r2, #0
70001818:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
7000181a:	4b19      	ldr	r3, [pc, #100]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000181c:	2200      	movs	r2, #0
7000181e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001820:	4b17      	ldr	r3, [pc, #92]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001822:	2200      	movs	r2, #0
70001824:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x7;
70001826:	4b16      	ldr	r3, [pc, #88]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001828:	2207      	movs	r2, #7
7000182a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
7000182c:	4b14      	ldr	r3, [pc, #80]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000182e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
70001832:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
70001834:	4b12      	ldr	r3, [pc, #72]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001836:	2200      	movs	r2, #0
70001838:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
7000183a:	4b11      	ldr	r3, [pc, #68]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000183c:	2200      	movs	r2, #0
7000183e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
70001840:	4b0f      	ldr	r3, [pc, #60]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001842:	2200      	movs	r2, #0
70001844:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
70001846:	4b0e      	ldr	r3, [pc, #56]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001848:	2200      	movs	r2, #0
7000184a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
7000184c:	4b0c      	ldr	r3, [pc, #48]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000184e:	2200      	movs	r2, #0
70001850:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
70001852:	4b0b      	ldr	r3, [pc, #44]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001854:	2200      	movs	r2, #0
70001856:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
70001858:	4b09      	ldr	r3, [pc, #36]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000185a:	2200      	movs	r2, #0
7000185c:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi5.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
7000185e:	4b08      	ldr	r3, [pc, #32]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001860:	2200      	movs	r2, #0
70001862:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi5.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
70001864:	4b06      	ldr	r3, [pc, #24]	@ (70001880 <MX_SPI5_Init+0xa4>)
70001866:	2200      	movs	r2, #0
70001868:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
7000186a:	4805      	ldr	r0, [pc, #20]	@ (70001880 <MX_SPI5_Init+0xa4>)
7000186c:	f003 ff4e 	bl	7000570c <HAL_SPI_Init>
70001870:	4603      	mov	r3, r0
70001872:	2b00      	cmp	r3, #0
70001874:	d001      	beq.n	7000187a <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
70001876:	f7ff fef7 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
7000187a:	bf00      	nop
7000187c:	bd80      	pop	{r7, pc}
7000187e:	bf00      	nop
70001880:	24000988 	.word	0x24000988
70001884:	42005000 	.word	0x42005000

70001888 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
70001888:	b580      	push	{r7, lr}
7000188a:	b0b0      	sub	sp, #192	@ 0xc0
7000188c:	af00      	add	r7, sp, #0
7000188e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70001890:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001894:	2200      	movs	r2, #0
70001896:	601a      	str	r2, [r3, #0]
70001898:	605a      	str	r2, [r3, #4]
7000189a:	609a      	str	r2, [r3, #8]
7000189c:	60da      	str	r2, [r3, #12]
7000189e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700018a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700018a4:	2284      	movs	r2, #132	@ 0x84
700018a6:	2100      	movs	r1, #0
700018a8:	4618      	mov	r0, r3
700018aa:	f005 ffb4 	bl	70007816 <memset>
  if(spiHandle->Instance==SPI2)
700018ae:	687b      	ldr	r3, [r7, #4]
700018b0:	681b      	ldr	r3, [r3, #0]
700018b2:	4a8b      	ldr	r2, [pc, #556]	@ (70001ae0 <HAL_SPI_MspInit+0x258>)
700018b4:	4293      	cmp	r3, r2
700018b6:	d161      	bne.n	7000197c <HAL_SPI_MspInit+0xf4>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI23;
700018b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
700018bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi23ClockSelection = RCC_SPI23CLKSOURCE_PLL1Q;
700018be:	2300      	movs	r3, #0
700018c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700018c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700018c8:	4618      	mov	r0, r3
700018ca:	f003 f81b 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
700018ce:	4603      	mov	r3, r0
700018d0:	2b00      	cmp	r3, #0
700018d2:	d001      	beq.n	700018d8 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
700018d4:	f7ff fec8 	bl	70001668 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
700018d8:	4b82      	ldr	r3, [pc, #520]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700018da:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
700018de:	4a81      	ldr	r2, [pc, #516]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700018e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
700018e4:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
700018e8:	4b7e      	ldr	r3, [pc, #504]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700018ea:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
700018ee:	627b      	str	r3, [r7, #36]	@ 0x24
700018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
700018f2:	4b7c      	ldr	r3, [pc, #496]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700018f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700018f8:	4a7a      	ldr	r2, [pc, #488]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700018fa:	f043 0308 	orr.w	r3, r3, #8
700018fe:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001902:	4b78      	ldr	r3, [pc, #480]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001904:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001908:	623b      	str	r3, [r7, #32]
7000190a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
7000190c:	4b75      	ldr	r3, [pc, #468]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
7000190e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001912:	4a74      	ldr	r2, [pc, #464]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001914:	f043 0304 	orr.w	r3, r3, #4
70001918:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000191c:	4b71      	ldr	r3, [pc, #452]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
7000191e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001922:	61fb      	str	r3, [r7, #28]
70001924:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_SCK
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
70001926:	2308      	movs	r3, #8
70001928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000192c:	2302      	movs	r3, #2
7000192e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001932:	2300      	movs	r3, #0
70001934:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001938:	2300      	movs	r3, #0
7000193a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
7000193e:	2305      	movs	r3, #5
70001940:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70001944:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001948:	4619      	mov	r1, r3
7000194a:	4867      	ldr	r0, [pc, #412]	@ (70001ae8 <HAL_SPI_MspInit+0x260>)
7000194c:	f001 faf4 	bl	70002f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
70001950:	230c      	movs	r3, #12
70001952:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001956:	2302      	movs	r3, #2
70001958:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000195c:	2300      	movs	r3, #0
7000195e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001962:	2300      	movs	r3, #0
70001964:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
70001968:	2305      	movs	r3, #5
7000196a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
7000196e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001972:	4619      	mov	r1, r3
70001974:	485d      	ldr	r0, [pc, #372]	@ (70001aec <HAL_SPI_MspInit+0x264>)
70001976:	f001 fadf 	bl	70002f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
7000197a:	e0ac      	b.n	70001ad6 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI4)
7000197c:	687b      	ldr	r3, [r7, #4]
7000197e:	681b      	ldr	r3, [r3, #0]
70001980:	4a5b      	ldr	r2, [pc, #364]	@ (70001af0 <HAL_SPI_MspInit+0x268>)
70001982:	4293      	cmp	r3, r2
70001984:	d140      	bne.n	70001a08 <HAL_SPI_MspInit+0x180>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
70001986:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
7000198a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
7000198c:	2300      	movs	r3, #0
7000198e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001992:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001996:	4618      	mov	r0, r3
70001998:	f002 ffb4 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
7000199c:	4603      	mov	r3, r0
7000199e:	2b00      	cmp	r3, #0
700019a0:	d001      	beq.n	700019a6 <HAL_SPI_MspInit+0x11e>
      Error_Handler();
700019a2:	f7ff fe61 	bl	70001668 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
700019a6:	4b4f      	ldr	r3, [pc, #316]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019a8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700019ac:	4a4d      	ldr	r2, [pc, #308]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
700019b2:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
700019b6:	4b4b      	ldr	r3, [pc, #300]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019b8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700019bc:	61bb      	str	r3, [r7, #24]
700019be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
700019c0:	4b48      	ldr	r3, [pc, #288]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019c2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019c6:	4a47      	ldr	r2, [pc, #284]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019c8:	f043 0310 	orr.w	r3, r3, #16
700019cc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700019d0:	4b44      	ldr	r3, [pc, #272]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
700019d2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019d6:	617b      	str	r3, [r7, #20]
700019d8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_12;
700019da:	f44f 5341 	mov.w	r3, #12352	@ 0x3040
700019de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700019e2:	2302      	movs	r3, #2
700019e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700019e8:	2300      	movs	r3, #0
700019ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700019ee:	2300      	movs	r3, #0
700019f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
700019f4:	2305      	movs	r3, #5
700019f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
700019fa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700019fe:	4619      	mov	r1, r3
70001a00:	483c      	ldr	r0, [pc, #240]	@ (70001af4 <HAL_SPI_MspInit+0x26c>)
70001a02:	f001 fa99 	bl	70002f38 <HAL_GPIO_Init>
}
70001a06:	e066      	b.n	70001ad6 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI5)
70001a08:	687b      	ldr	r3, [r7, #4]
70001a0a:	681b      	ldr	r3, [r3, #0]
70001a0c:	4a3a      	ldr	r2, [pc, #232]	@ (70001af8 <HAL_SPI_MspInit+0x270>)
70001a0e:	4293      	cmp	r3, r2
70001a10:	d161      	bne.n	70001ad6 <HAL_SPI_MspInit+0x24e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
70001a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
70001a16:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
70001a18:	2300      	movs	r3, #0
70001a1a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001a1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001a22:	4618      	mov	r0, r3
70001a24:	f002 ff6e 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
70001a28:	4603      	mov	r3, r0
70001a2a:	2b00      	cmp	r3, #0
70001a2c:	d001      	beq.n	70001a32 <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
70001a2e:	f7ff fe1b 	bl	70001668 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
70001a32:	4b2c      	ldr	r3, [pc, #176]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a34:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001a38:	4a2a      	ldr	r2, [pc, #168]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70001a3e:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
70001a42:	4b28      	ldr	r3, [pc, #160]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a44:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001a48:	613b      	str	r3, [r7, #16]
70001a4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOM_CLK_ENABLE();
70001a4c:	4b25      	ldr	r3, [pc, #148]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001a52:	4a24      	ldr	r2, [pc, #144]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70001a58:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001a5c:	4b21      	ldr	r3, [pc, #132]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a5e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001a62:	60fb      	str	r3, [r7, #12]
70001a64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
70001a66:	4b1f      	ldr	r3, [pc, #124]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a68:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001a6c:	4a1d      	ldr	r2, [pc, #116]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a6e:	f043 0320 	orr.w	r3, r3, #32
70001a72:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001a76:	4b1b      	ldr	r3, [pc, #108]	@ (70001ae4 <HAL_SPI_MspInit+0x25c>)
70001a78:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001a7c:	60bb      	str	r3, [r7, #8]
70001a7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
70001a80:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
70001a84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001a88:	2302      	movs	r3, #2
70001a8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001a8e:	2300      	movs	r3, #0
70001a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001a94:	2300      	movs	r3, #0
70001a96:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
70001a9a:	2305      	movs	r3, #5
70001a9c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70001aa0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001aa4:	4619      	mov	r1, r3
70001aa6:	4815      	ldr	r0, [pc, #84]	@ (70001afc <HAL_SPI_MspInit+0x274>)
70001aa8:	f001 fa46 	bl	70002f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
70001aac:	23c0      	movs	r3, #192	@ 0xc0
70001aae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001ab2:	2302      	movs	r3, #2
70001ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001ab8:	2300      	movs	r3, #0
70001aba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001abe:	2300      	movs	r3, #0
70001ac0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
70001ac4:	2305      	movs	r3, #5
70001ac6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70001aca:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001ace:	4619      	mov	r1, r3
70001ad0:	480b      	ldr	r0, [pc, #44]	@ (70001b00 <HAL_SPI_MspInit+0x278>)
70001ad2:	f001 fa31 	bl	70002f38 <HAL_GPIO_Init>
}
70001ad6:	bf00      	nop
70001ad8:	37c0      	adds	r7, #192	@ 0xc0
70001ada:	46bd      	mov	sp, r7
70001adc:	bd80      	pop	{r7, pc}
70001ade:	bf00      	nop
70001ae0:	40003800 	.word	0x40003800
70001ae4:	58024400 	.word	0x58024400
70001ae8:	58020c00 	.word	0x58020c00
70001aec:	58020800 	.word	0x58020800
70001af0:	42003400 	.word	0x42003400
70001af4:	58021000 	.word	0x58021000
70001af8:	42005000 	.word	0x42005000
70001afc:	58023000 	.word	0x58023000
70001b00:	58021400 	.word	0x58021400

70001b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70001b04:	b580      	push	{r7, lr}
70001b06:	b0a8      	sub	sp, #160	@ 0xa0
70001b08:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
70001b0a:	1d3b      	adds	r3, r7, #4
70001b0c:	229c      	movs	r2, #156	@ 0x9c
70001b0e:	2100      	movs	r1, #0
70001b10:	4618      	mov	r0, r3
70001b12:	f005 fe80 	bl	70007816 <memset>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
70001b16:	4b12      	ldr	r3, [pc, #72]	@ (70001b60 <HAL_MspInit+0x5c>)
70001b18:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001b1c:	4a10      	ldr	r2, [pc, #64]	@ (70001b60 <HAL_MspInit+0x5c>)
70001b1e:	f043 0302 	orr.w	r3, r3, #2
70001b22:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
70001b26:	4b0e      	ldr	r3, [pc, #56]	@ (70001b60 <HAL_MspInit+0x5c>)
70001b28:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001b2c:	603b      	str	r3, [r7, #0]
70001b2e:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
70001b30:	f001 ff1a 	bl	70003968 <HAL_PWREx_EnableUSBVoltageDetector>
70001b34:	4603      	mov	r3, r0
70001b36:	2b00      	cmp	r3, #0
70001b38:	d001      	beq.n	70001b3e <HAL_MspInit+0x3a>
  {
   /* Initialization error */
   Error_Handler();
70001b3a:	f7ff fd95 	bl	70001668 <Error_Handler>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
70001b3e:	2310      	movs	r3, #16
70001b40:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
70001b42:	2380      	movs	r3, #128	@ 0x80
70001b44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
70001b46:	1d3b      	adds	r3, r7, #4
70001b48:	4618      	mov	r0, r3
70001b4a:	f001 ff31 	bl	700039b0 <HAL_RCC_OscConfig>
70001b4e:	4603      	mov	r3, r0
70001b50:	2b00      	cmp	r3, #0
70001b52:	d001      	beq.n	70001b58 <HAL_MspInit+0x54>
  {
    Error_Handler();
70001b54:	f7ff fd88 	bl	70001668 <Error_Handler>
  /* high speed low voltage config */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
70001b58:	bf00      	nop
70001b5a:	37a0      	adds	r7, #160	@ 0xa0
70001b5c:	46bd      	mov	sp, r7
70001b5e:	bd80      	pop	{r7, pc}
70001b60:	58024400 	.word	0x58024400

70001b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70001b64:	b480      	push	{r7}
70001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70001b68:	bf00      	nop
70001b6a:	e7fd      	b.n	70001b68 <NMI_Handler+0x4>

70001b6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70001b6c:	b480      	push	{r7}
70001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70001b70:	bf00      	nop
70001b72:	e7fd      	b.n	70001b70 <HardFault_Handler+0x4>

70001b74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70001b74:	b480      	push	{r7}
70001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70001b78:	bf00      	nop
70001b7a:	e7fd      	b.n	70001b78 <MemManage_Handler+0x4>

70001b7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70001b7c:	b480      	push	{r7}
70001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
70001b80:	bf00      	nop
70001b82:	e7fd      	b.n	70001b80 <BusFault_Handler+0x4>

70001b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70001b84:	b480      	push	{r7}
70001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70001b88:	bf00      	nop
70001b8a:	e7fd      	b.n	70001b88 <UsageFault_Handler+0x4>

70001b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70001b8c:	b480      	push	{r7}
70001b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70001b90:	bf00      	nop
70001b92:	46bd      	mov	sp, r7
70001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b98:	4770      	bx	lr

70001b9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70001b9a:	b480      	push	{r7}
70001b9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70001b9e:	bf00      	nop
70001ba0:	46bd      	mov	sp, r7
70001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
70001ba6:	4770      	bx	lr

70001ba8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70001ba8:	b480      	push	{r7}
70001baa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70001bac:	bf00      	nop
70001bae:	46bd      	mov	sp, r7
70001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
70001bb4:	4770      	bx	lr

70001bb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70001bb6:	b580      	push	{r7, lr}
70001bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70001bba:	f000 fc97 	bl	700024ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  perfc_port_insert_to_system_timer_insert_ovf_handler();
70001bbe:	f004 ffeb 	bl	70006b98 <perfc_port_insert_to_system_timer_insert_ovf_handler>
  /* USER CODE END SysTick_IRQn 1 */
}
70001bc2:	bf00      	nop
70001bc4:	bd80      	pop	{r7, pc}

70001bc6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
70001bc6:	b480      	push	{r7}
70001bc8:	af00      	add	r7, sp, #0
  return 1;
70001bca:	2301      	movs	r3, #1
}
70001bcc:	4618      	mov	r0, r3
70001bce:	46bd      	mov	sp, r7
70001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
70001bd4:	4770      	bx	lr

70001bd6 <_kill>:

int _kill(int pid, int sig)
{
70001bd6:	b580      	push	{r7, lr}
70001bd8:	b082      	sub	sp, #8
70001bda:	af00      	add	r7, sp, #0
70001bdc:	6078      	str	r0, [r7, #4]
70001bde:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
70001be0:	f005 fe68 	bl	700078b4 <__errno>
70001be4:	4603      	mov	r3, r0
70001be6:	2216      	movs	r2, #22
70001be8:	601a      	str	r2, [r3, #0]
  return -1;
70001bea:	f04f 33ff 	mov.w	r3, #4294967295
}
70001bee:	4618      	mov	r0, r3
70001bf0:	3708      	adds	r7, #8
70001bf2:	46bd      	mov	sp, r7
70001bf4:	bd80      	pop	{r7, pc}

70001bf6 <_exit>:

void _exit (int status)
{
70001bf6:	b580      	push	{r7, lr}
70001bf8:	b082      	sub	sp, #8
70001bfa:	af00      	add	r7, sp, #0
70001bfc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
70001bfe:	f04f 31ff 	mov.w	r1, #4294967295
70001c02:	6878      	ldr	r0, [r7, #4]
70001c04:	f7ff ffe7 	bl	70001bd6 <_kill>
  while (1) {}    /* Make sure we hang here */
70001c08:	bf00      	nop
70001c0a:	e7fd      	b.n	70001c08 <_exit+0x12>

70001c0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
70001c0c:	b580      	push	{r7, lr}
70001c0e:	b086      	sub	sp, #24
70001c10:	af00      	add	r7, sp, #0
70001c12:	60f8      	str	r0, [r7, #12]
70001c14:	60b9      	str	r1, [r7, #8]
70001c16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001c18:	2300      	movs	r3, #0
70001c1a:	617b      	str	r3, [r7, #20]
70001c1c:	e00a      	b.n	70001c34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
70001c1e:	f3af 8000 	nop.w
70001c22:	4601      	mov	r1, r0
70001c24:	68bb      	ldr	r3, [r7, #8]
70001c26:	1c5a      	adds	r2, r3, #1
70001c28:	60ba      	str	r2, [r7, #8]
70001c2a:	b2ca      	uxtb	r2, r1
70001c2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001c2e:	697b      	ldr	r3, [r7, #20]
70001c30:	3301      	adds	r3, #1
70001c32:	617b      	str	r3, [r7, #20]
70001c34:	697a      	ldr	r2, [r7, #20]
70001c36:	687b      	ldr	r3, [r7, #4]
70001c38:	429a      	cmp	r2, r3
70001c3a:	dbf0      	blt.n	70001c1e <_read+0x12>
  }

  return len;
70001c3c:	687b      	ldr	r3, [r7, #4]
}
70001c3e:	4618      	mov	r0, r3
70001c40:	3718      	adds	r7, #24
70001c42:	46bd      	mov	sp, r7
70001c44:	bd80      	pop	{r7, pc}

70001c46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
70001c46:	b580      	push	{r7, lr}
70001c48:	b086      	sub	sp, #24
70001c4a:	af00      	add	r7, sp, #0
70001c4c:	60f8      	str	r0, [r7, #12]
70001c4e:	60b9      	str	r1, [r7, #8]
70001c50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001c52:	2300      	movs	r3, #0
70001c54:	617b      	str	r3, [r7, #20]
70001c56:	e009      	b.n	70001c6c <_write+0x26>
  {
    __io_putchar(*ptr++);
70001c58:	68bb      	ldr	r3, [r7, #8]
70001c5a:	1c5a      	adds	r2, r3, #1
70001c5c:	60ba      	str	r2, [r7, #8]
70001c5e:	781b      	ldrb	r3, [r3, #0]
70001c60:	4618      	mov	r0, r3
70001c62:	f004 fee5 	bl	70006a30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001c66:	697b      	ldr	r3, [r7, #20]
70001c68:	3301      	adds	r3, #1
70001c6a:	617b      	str	r3, [r7, #20]
70001c6c:	697a      	ldr	r2, [r7, #20]
70001c6e:	687b      	ldr	r3, [r7, #4]
70001c70:	429a      	cmp	r2, r3
70001c72:	dbf1      	blt.n	70001c58 <_write+0x12>
  }
  return len;
70001c74:	687b      	ldr	r3, [r7, #4]
}
70001c76:	4618      	mov	r0, r3
70001c78:	3718      	adds	r7, #24
70001c7a:	46bd      	mov	sp, r7
70001c7c:	bd80      	pop	{r7, pc}

70001c7e <_close>:

int _close(int file)
{
70001c7e:	b480      	push	{r7}
70001c80:	b083      	sub	sp, #12
70001c82:	af00      	add	r7, sp, #0
70001c84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
70001c86:	f04f 33ff 	mov.w	r3, #4294967295
}
70001c8a:	4618      	mov	r0, r3
70001c8c:	370c      	adds	r7, #12
70001c8e:	46bd      	mov	sp, r7
70001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c94:	4770      	bx	lr

70001c96 <_fstat>:


int _fstat(int file, struct stat *st)
{
70001c96:	b480      	push	{r7}
70001c98:	b083      	sub	sp, #12
70001c9a:	af00      	add	r7, sp, #0
70001c9c:	6078      	str	r0, [r7, #4]
70001c9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
70001ca0:	683b      	ldr	r3, [r7, #0]
70001ca2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
70001ca6:	605a      	str	r2, [r3, #4]
  return 0;
70001ca8:	2300      	movs	r3, #0
}
70001caa:	4618      	mov	r0, r3
70001cac:	370c      	adds	r7, #12
70001cae:	46bd      	mov	sp, r7
70001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
70001cb4:	4770      	bx	lr

70001cb6 <_isatty>:

int _isatty(int file)
{
70001cb6:	b480      	push	{r7}
70001cb8:	b083      	sub	sp, #12
70001cba:	af00      	add	r7, sp, #0
70001cbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
70001cbe:	2301      	movs	r3, #1
}
70001cc0:	4618      	mov	r0, r3
70001cc2:	370c      	adds	r7, #12
70001cc4:	46bd      	mov	sp, r7
70001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
70001cca:	4770      	bx	lr

70001ccc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
70001ccc:	b480      	push	{r7}
70001cce:	b085      	sub	sp, #20
70001cd0:	af00      	add	r7, sp, #0
70001cd2:	60f8      	str	r0, [r7, #12]
70001cd4:	60b9      	str	r1, [r7, #8]
70001cd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
70001cd8:	2300      	movs	r3, #0
}
70001cda:	4618      	mov	r0, r3
70001cdc:	3714      	adds	r7, #20
70001cde:	46bd      	mov	sp, r7
70001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
70001ce4:	4770      	bx	lr
	...

70001ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
70001ce8:	b580      	push	{r7, lr}
70001cea:	b086      	sub	sp, #24
70001cec:	af00      	add	r7, sp, #0
70001cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
70001cf0:	4a14      	ldr	r2, [pc, #80]	@ (70001d44 <_sbrk+0x5c>)
70001cf2:	4b15      	ldr	r3, [pc, #84]	@ (70001d48 <_sbrk+0x60>)
70001cf4:	1ad3      	subs	r3, r2, r3
70001cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
70001cf8:	697b      	ldr	r3, [r7, #20]
70001cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
70001cfc:	4b13      	ldr	r3, [pc, #76]	@ (70001d4c <_sbrk+0x64>)
70001cfe:	681b      	ldr	r3, [r3, #0]
70001d00:	2b00      	cmp	r3, #0
70001d02:	d102      	bne.n	70001d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
70001d04:	4b11      	ldr	r3, [pc, #68]	@ (70001d4c <_sbrk+0x64>)
70001d06:	4a12      	ldr	r2, [pc, #72]	@ (70001d50 <_sbrk+0x68>)
70001d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
70001d0a:	4b10      	ldr	r3, [pc, #64]	@ (70001d4c <_sbrk+0x64>)
70001d0c:	681a      	ldr	r2, [r3, #0]
70001d0e:	687b      	ldr	r3, [r7, #4]
70001d10:	4413      	add	r3, r2
70001d12:	693a      	ldr	r2, [r7, #16]
70001d14:	429a      	cmp	r2, r3
70001d16:	d207      	bcs.n	70001d28 <_sbrk+0x40>
  {
    errno = ENOMEM;
70001d18:	f005 fdcc 	bl	700078b4 <__errno>
70001d1c:	4603      	mov	r3, r0
70001d1e:	220c      	movs	r2, #12
70001d20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
70001d22:	f04f 33ff 	mov.w	r3, #4294967295
70001d26:	e009      	b.n	70001d3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
70001d28:	4b08      	ldr	r3, [pc, #32]	@ (70001d4c <_sbrk+0x64>)
70001d2a:	681b      	ldr	r3, [r3, #0]
70001d2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
70001d2e:	4b07      	ldr	r3, [pc, #28]	@ (70001d4c <_sbrk+0x64>)
70001d30:	681a      	ldr	r2, [r3, #0]
70001d32:	687b      	ldr	r3, [r7, #4]
70001d34:	4413      	add	r3, r2
70001d36:	4a05      	ldr	r2, [pc, #20]	@ (70001d4c <_sbrk+0x64>)
70001d38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
70001d3a:	68fb      	ldr	r3, [r7, #12]
}
70001d3c:	4618      	mov	r0, r3
70001d3e:	3718      	adds	r7, #24
70001d40:	46bd      	mov	sp, r7
70001d42:	bd80      	pop	{r7, pc}
70001d44:	20010000 	.word	0x20010000
70001d48:	00000400 	.word	0x00000400
70001d4c:	24000a18 	.word	0x24000a18
70001d50:	20000000 	.word	0x20000000

70001d54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
70001d54:	b480      	push	{r7}
70001d56:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
70001d58:	4b07      	ldr	r3, [pc, #28]	@ (70001d78 <SystemInit+0x24>)
70001d5a:	4a08      	ldr	r2, [pc, #32]	@ (70001d7c <SystemInit+0x28>)
70001d5c:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70001d5e:	4b06      	ldr	r3, [pc, #24]	@ (70001d78 <SystemInit+0x24>)
70001d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70001d64:	4a04      	ldr	r2, [pc, #16]	@ (70001d78 <SystemInit+0x24>)
70001d66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70001d6a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70001d6e:	bf00      	nop
70001d70:	46bd      	mov	sp, r7
70001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
70001d76:	4770      	bx	lr
70001d78:	e000ed00 	.word	0xe000ed00
70001d7c:	70000000 	.word	0x70000000

70001d80 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
70001d80:	b480      	push	{r7}
70001d82:	b089      	sub	sp, #36	@ 0x24
70001d84:	af00      	add	r7, sp, #0
  uint32_t sysclk, hsivalue, pllsource, pllm, pllp, core_presc;
  float_t pllfracn, pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
70001d86:	4b92      	ldr	r3, [pc, #584]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001d88:	691b      	ldr	r3, [r3, #16]
70001d8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70001d8e:	2b18      	cmp	r3, #24
70001d90:	f200 80fb 	bhi.w	70001f8a <SystemCoreClockUpdate+0x20a>
70001d94:	a201      	add	r2, pc, #4	@ (adr r2, 70001d9c <SystemCoreClockUpdate+0x1c>)
70001d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70001d9a:	bf00      	nop
70001d9c:	70001e01 	.word	0x70001e01
70001da0:	70001f8b 	.word	0x70001f8b
70001da4:	70001f8b 	.word	0x70001f8b
70001da8:	70001f8b 	.word	0x70001f8b
70001dac:	70001f8b 	.word	0x70001f8b
70001db0:	70001f8b 	.word	0x70001f8b
70001db4:	70001f8b 	.word	0x70001f8b
70001db8:	70001f8b 	.word	0x70001f8b
70001dbc:	70001e15 	.word	0x70001e15
70001dc0:	70001f8b 	.word	0x70001f8b
70001dc4:	70001f8b 	.word	0x70001f8b
70001dc8:	70001f8b 	.word	0x70001f8b
70001dcc:	70001f8b 	.word	0x70001f8b
70001dd0:	70001f8b 	.word	0x70001f8b
70001dd4:	70001f8b 	.word	0x70001f8b
70001dd8:	70001f8b 	.word	0x70001f8b
70001ddc:	70001e1b 	.word	0x70001e1b
70001de0:	70001f8b 	.word	0x70001f8b
70001de4:	70001f8b 	.word	0x70001f8b
70001de8:	70001f8b 	.word	0x70001f8b
70001dec:	70001f8b 	.word	0x70001f8b
70001df0:	70001f8b 	.word	0x70001f8b
70001df4:	70001f8b 	.word	0x70001f8b
70001df8:	70001f8b 	.word	0x70001f8b
70001dfc:	70001e21 	.word	0x70001e21
  {
  case 0x00:  /* HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001e00:	4b73      	ldr	r3, [pc, #460]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e02:	681b      	ldr	r3, [r3, #0]
70001e04:	08db      	lsrs	r3, r3, #3
70001e06:	f003 0303 	and.w	r3, r3, #3
70001e0a:	4a72      	ldr	r2, [pc, #456]	@ (70001fd4 <SystemCoreClockUpdate+0x254>)
70001e0c:	fa22 f303 	lsr.w	r3, r2, r3
70001e10:	61fb      	str	r3, [r7, #28]
    break;
70001e12:	e0c4      	b.n	70001f9e <SystemCoreClockUpdate+0x21e>

  case 0x08:  /* CSI used as system clock source */
    sysclk = CSI_VALUE;
70001e14:	4b70      	ldr	r3, [pc, #448]	@ (70001fd8 <SystemCoreClockUpdate+0x258>)
70001e16:	61fb      	str	r3, [r7, #28]
    break;
70001e18:	e0c1      	b.n	70001f9e <SystemCoreClockUpdate+0x21e>

  case 0x10:  /* HSE used as system clock source */
    sysclk = HSE_VALUE;
70001e1a:	4b70      	ldr	r3, [pc, #448]	@ (70001fdc <SystemCoreClockUpdate+0x25c>)
70001e1c:	61fb      	str	r3, [r7, #28]
    break;
70001e1e:	e0be      	b.n	70001f9e <SystemCoreClockUpdate+0x21e>

  case 0x18:  /* PLL1 used as system clock  source */
    /* PLL1_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL1_VCO / PLL1R
       */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70001e20:	4b6b      	ldr	r3, [pc, #428]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70001e24:	f003 0303 	and.w	r3, r3, #3
70001e28:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70001e2a:	4b69      	ldr	r3, [pc, #420]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70001e2e:	091b      	lsrs	r3, r3, #4
70001e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70001e34:	60fb      	str	r3, [r7, #12]
    if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
70001e36:	4b66      	ldr	r3, [pc, #408]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70001e3a:	f003 0301 	and.w	r3, r3, #1
70001e3e:	2b00      	cmp	r3, #0
70001e40:	d00b      	beq.n	70001e5a <SystemCoreClockUpdate+0xda>
    {
      pllfracn = (float_t)(uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN)>> RCC_PLL1FRACR_FRACN_Pos));
70001e42:	4b63      	ldr	r3, [pc, #396]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70001e46:	08db      	lsrs	r3, r3, #3
70001e48:	f3c3 030c 	ubfx	r3, r3, #0, #13
70001e4c:	ee07 3a90 	vmov	s15, r3
70001e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001e54:	edc7 7a06 	vstr	s15, [r7, #24]
70001e58:	e002      	b.n	70001e60 <SystemCoreClockUpdate+0xe0>
    }
    else
    {
      pllfracn = (float_t)0U;
70001e5a:	f04f 0300 	mov.w	r3, #0
70001e5e:	61bb      	str	r3, [r7, #24]
    }

    if (pllm != 0U)
70001e60:	68fb      	ldr	r3, [r7, #12]
70001e62:	2b00      	cmp	r3, #0
70001e64:	f000 808e 	beq.w	70001f84 <SystemCoreClockUpdate+0x204>
    {
      switch (pllsource)
70001e68:	693b      	ldr	r3, [r7, #16]
70001e6a:	2b01      	cmp	r3, #1
70001e6c:	d024      	beq.n	70001eb8 <SystemCoreClockUpdate+0x138>
70001e6e:	693b      	ldr	r3, [r7, #16]
70001e70:	2b02      	cmp	r3, #2
70001e72:	d143      	bne.n	70001efc <SystemCoreClockUpdate+0x17c>
      {
      case 0x02:  /* HSE used as PLL1 clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001e74:	68fb      	ldr	r3, [r7, #12]
70001e76:	ee07 3a90 	vmov	s15, r3
70001e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001e7e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 70001fe0 <SystemCoreClockUpdate+0x260>
70001e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001e86:	4b52      	ldr	r3, [pc, #328]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001e8e:	ee07 3a90 	vmov	s15, r3
70001e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001e96:	ed97 6a06 	vldr	s12, [r7, #24]
70001e9a:	eddf 5a52 	vldr	s11, [pc, #328]	@ 70001fe4 <SystemCoreClockUpdate+0x264>
70001e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001ea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
70001eb2:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001eb6:	e04f      	b.n	70001f58 <SystemCoreClockUpdate+0x1d8>

      case 0x01:  /* CSI used as PLL1 clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001eb8:	68fb      	ldr	r3, [r7, #12]
70001eba:	ee07 3a90 	vmov	s15, r3
70001ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001ec2:	eddf 6a49 	vldr	s13, [pc, #292]	@ 70001fe8 <SystemCoreClockUpdate+0x268>
70001ec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001eca:	4b41      	ldr	r3, [pc, #260]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001ed2:	ee07 3a90 	vmov	s15, r3
70001ed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001eda:	ed97 6a06 	vldr	s12, [r7, #24]
70001ede:	eddf 5a41 	vldr	s11, [pc, #260]	@ 70001fe4 <SystemCoreClockUpdate+0x264>
70001ee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001ee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001eea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001eee:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
70001ef6:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001efa:	e02d      	b.n	70001f58 <SystemCoreClockUpdate+0x1d8>

      case 0x00:  /* HSI used as PLL1 clock source */
      default:
        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001efc:	4b34      	ldr	r3, [pc, #208]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001efe:	681b      	ldr	r3, [r3, #0]
70001f00:	08db      	lsrs	r3, r3, #3
70001f02:	f003 0303 	and.w	r3, r3, #3
70001f06:	4a33      	ldr	r2, [pc, #204]	@ (70001fd4 <SystemCoreClockUpdate+0x254>)
70001f08:	fa22 f303 	lsr.w	r3, r2, r3
70001f0c:	60bb      	str	r3, [r7, #8]
        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001f0e:	68bb      	ldr	r3, [r7, #8]
70001f10:	ee07 3a90 	vmov	s15, r3
70001f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001f18:	68fb      	ldr	r3, [r7, #12]
70001f1a:	ee07 3a90 	vmov	s15, r3
70001f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001f26:	4b2a      	ldr	r3, [pc, #168]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001f2e:	ee07 3a90 	vmov	s15, r3
70001f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001f36:	ed97 6a06 	vldr	s12, [r7, #24]
70001f3a:	eddf 5a2a 	vldr	s11, [pc, #168]	@ 70001fe4 <SystemCoreClockUpdate+0x264>
70001f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
70001f52:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001f56:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U ) ;
70001f58:	4b1d      	ldr	r3, [pc, #116]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001f5c:	0a5b      	lsrs	r3, r3, #9
70001f5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70001f62:	3301      	adds	r3, #1
70001f64:	607b      	str	r3, [r7, #4]
      sysclk =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
70001f66:	687b      	ldr	r3, [r7, #4]
70001f68:	ee07 3a90 	vmov	s15, r3
70001f6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
70001f70:	edd7 6a05 	vldr	s13, [r7, #20]
70001f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
70001f78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70001f7c:	ee17 3a90 	vmov	r3, s15
70001f80:	61fb      	str	r3, [r7, #28]
    }
    else
    {
      sysclk = 0U;
    }
    break;
70001f82:	e00c      	b.n	70001f9e <SystemCoreClockUpdate+0x21e>
      sysclk = 0U;
70001f84:	2300      	movs	r3, #0
70001f86:	61fb      	str	r3, [r7, #28]
    break;
70001f88:	e009      	b.n	70001f9e <SystemCoreClockUpdate+0x21e>

  default:  /* Unexpected, default to HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001f8a:	4b11      	ldr	r3, [pc, #68]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001f8c:	681b      	ldr	r3, [r3, #0]
70001f8e:	08db      	lsrs	r3, r3, #3
70001f90:	f003 0303 	and.w	r3, r3, #3
70001f94:	4a0f      	ldr	r2, [pc, #60]	@ (70001fd4 <SystemCoreClockUpdate+0x254>)
70001f96:	fa22 f303 	lsr.w	r3, r2, r3
70001f9a:	61fb      	str	r3, [r7, #28]
    break;
70001f9c:	bf00      	nop
  }

  /* system clock frequency : CM7 CPU frequency  */
  core_presc = (RCC->CDCFGR & RCC_CDCFGR_CPRE);
70001f9e:	4b0c      	ldr	r3, [pc, #48]	@ (70001fd0 <SystemCoreClockUpdate+0x250>)
70001fa0:	699b      	ldr	r3, [r3, #24]
70001fa2:	f003 030f 	and.w	r3, r3, #15
70001fa6:	603b      	str	r3, [r7, #0]
  if (core_presc >= 8U)
70001fa8:	683b      	ldr	r3, [r7, #0]
70001faa:	2b07      	cmp	r3, #7
70001fac:	d907      	bls.n	70001fbe <SystemCoreClockUpdate+0x23e>
  {
    SystemCoreClock = (sysclk >> (core_presc - RCC_CDCFGR_CPRE_3 + 1U));
70001fae:	683b      	ldr	r3, [r7, #0]
70001fb0:	3b07      	subs	r3, #7
70001fb2:	69fa      	ldr	r2, [r7, #28]
70001fb4:	fa22 f303 	lsr.w	r3, r2, r3
70001fb8:	4a0c      	ldr	r2, [pc, #48]	@ (70001fec <SystemCoreClockUpdate+0x26c>)
70001fba:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock = sysclk;
  }
}
70001fbc:	e002      	b.n	70001fc4 <SystemCoreClockUpdate+0x244>
    SystemCoreClock = sysclk;
70001fbe:	4a0b      	ldr	r2, [pc, #44]	@ (70001fec <SystemCoreClockUpdate+0x26c>)
70001fc0:	69fb      	ldr	r3, [r7, #28]
70001fc2:	6013      	str	r3, [r2, #0]
}
70001fc4:	bf00      	nop
70001fc6:	3724      	adds	r7, #36	@ 0x24
70001fc8:	46bd      	mov	sp, r7
70001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
70001fce:	4770      	bx	lr
70001fd0:	58024400 	.word	0x58024400
70001fd4:	03d09000 	.word	0x03d09000
70001fd8:	003d0900 	.word	0x003d0900
70001fdc:	016e3600 	.word	0x016e3600
70001fe0:	4bb71b00 	.word	0x4bb71b00
70001fe4:	46000000 	.word	0x46000000
70001fe8:	4a742400 	.word	0x4a742400
70001fec:	24000000 	.word	0x24000000

70001ff0 <MX_UART4_Init>:
UART_HandleTypeDef huart7;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
70001ff0:	b580      	push	{r7, lr}
70001ff2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
70001ff4:	4b22      	ldr	r3, [pc, #136]	@ (70002080 <MX_UART4_Init+0x90>)
70001ff6:	4a23      	ldr	r2, [pc, #140]	@ (70002084 <MX_UART4_Init+0x94>)
70001ff8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
70001ffa:	4b21      	ldr	r3, [pc, #132]	@ (70002080 <MX_UART4_Init+0x90>)
70001ffc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002000:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
70002002:	4b1f      	ldr	r3, [pc, #124]	@ (70002080 <MX_UART4_Init+0x90>)
70002004:	2200      	movs	r2, #0
70002006:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
70002008:	4b1d      	ldr	r3, [pc, #116]	@ (70002080 <MX_UART4_Init+0x90>)
7000200a:	2200      	movs	r2, #0
7000200c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
7000200e:	4b1c      	ldr	r3, [pc, #112]	@ (70002080 <MX_UART4_Init+0x90>)
70002010:	2200      	movs	r2, #0
70002012:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
70002014:	4b1a      	ldr	r3, [pc, #104]	@ (70002080 <MX_UART4_Init+0x90>)
70002016:	220c      	movs	r2, #12
70002018:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
7000201a:	4b19      	ldr	r3, [pc, #100]	@ (70002080 <MX_UART4_Init+0x90>)
7000201c:	2200      	movs	r2, #0
7000201e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
70002020:	4b17      	ldr	r3, [pc, #92]	@ (70002080 <MX_UART4_Init+0x90>)
70002022:	2200      	movs	r2, #0
70002024:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
70002026:	4b16      	ldr	r3, [pc, #88]	@ (70002080 <MX_UART4_Init+0x90>)
70002028:	2200      	movs	r2, #0
7000202a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
7000202c:	4b14      	ldr	r3, [pc, #80]	@ (70002080 <MX_UART4_Init+0x90>)
7000202e:	2200      	movs	r2, #0
70002030:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
70002032:	4b13      	ldr	r3, [pc, #76]	@ (70002080 <MX_UART4_Init+0x90>)
70002034:	2200      	movs	r2, #0
70002036:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
70002038:	4811      	ldr	r0, [pc, #68]	@ (70002080 <MX_UART4_Init+0x90>)
7000203a:	f003 fd60 	bl	70005afe <HAL_UART_Init>
7000203e:	4603      	mov	r3, r0
70002040:	2b00      	cmp	r3, #0
70002042:	d001      	beq.n	70002048 <MX_UART4_Init+0x58>
  {
    Error_Handler();
70002044:	f7ff fb10 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
70002048:	2100      	movs	r1, #0
7000204a:	480d      	ldr	r0, [pc, #52]	@ (70002080 <MX_UART4_Init+0x90>)
7000204c:	f004 fc25 	bl	7000689a <HAL_UARTEx_SetTxFifoThreshold>
70002050:	4603      	mov	r3, r0
70002052:	2b00      	cmp	r3, #0
70002054:	d001      	beq.n	7000205a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
70002056:	f7ff fb07 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
7000205a:	2100      	movs	r1, #0
7000205c:	4808      	ldr	r0, [pc, #32]	@ (70002080 <MX_UART4_Init+0x90>)
7000205e:	f004 fc5a 	bl	70006916 <HAL_UARTEx_SetRxFifoThreshold>
70002062:	4603      	mov	r3, r0
70002064:	2b00      	cmp	r3, #0
70002066:	d001      	beq.n	7000206c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
70002068:	f7ff fafe 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
7000206c:	4804      	ldr	r0, [pc, #16]	@ (70002080 <MX_UART4_Init+0x90>)
7000206e:	f004 fbdb 	bl	70006828 <HAL_UARTEx_DisableFifoMode>
70002072:	4603      	mov	r3, r0
70002074:	2b00      	cmp	r3, #0
70002076:	d001      	beq.n	7000207c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
70002078:	f7ff faf6 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
7000207c:	bf00      	nop
7000207e:	bd80      	pop	{r7, pc}
70002080:	24000a1c 	.word	0x24000a1c
70002084:	40004c00 	.word	0x40004c00

70002088 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
70002088:	b580      	push	{r7, lr}
7000208a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
7000208c:	4b23      	ldr	r3, [pc, #140]	@ (7000211c <MX_UART7_Init+0x94>)
7000208e:	4a24      	ldr	r2, [pc, #144]	@ (70002120 <MX_UART7_Init+0x98>)
70002090:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
70002092:	4b22      	ldr	r3, [pc, #136]	@ (7000211c <MX_UART7_Init+0x94>)
70002094:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002098:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
7000209a:	4b20      	ldr	r3, [pc, #128]	@ (7000211c <MX_UART7_Init+0x94>)
7000209c:	2200      	movs	r2, #0
7000209e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
700020a0:	4b1e      	ldr	r3, [pc, #120]	@ (7000211c <MX_UART7_Init+0x94>)
700020a2:	2200      	movs	r2, #0
700020a4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
700020a6:	4b1d      	ldr	r3, [pc, #116]	@ (7000211c <MX_UART7_Init+0x94>)
700020a8:	2200      	movs	r2, #0
700020aa:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
700020ac:	4b1b      	ldr	r3, [pc, #108]	@ (7000211c <MX_UART7_Init+0x94>)
700020ae:	220c      	movs	r2, #12
700020b0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
700020b2:	4b1a      	ldr	r3, [pc, #104]	@ (7000211c <MX_UART7_Init+0x94>)
700020b4:	f44f 7240 	mov.w	r2, #768	@ 0x300
700020b8:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
700020ba:	4b18      	ldr	r3, [pc, #96]	@ (7000211c <MX_UART7_Init+0x94>)
700020bc:	2200      	movs	r2, #0
700020be:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
700020c0:	4b16      	ldr	r3, [pc, #88]	@ (7000211c <MX_UART7_Init+0x94>)
700020c2:	2200      	movs	r2, #0
700020c4:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
700020c6:	4b15      	ldr	r3, [pc, #84]	@ (7000211c <MX_UART7_Init+0x94>)
700020c8:	2200      	movs	r2, #0
700020ca:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
700020cc:	4b13      	ldr	r3, [pc, #76]	@ (7000211c <MX_UART7_Init+0x94>)
700020ce:	2200      	movs	r2, #0
700020d0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
700020d2:	4812      	ldr	r0, [pc, #72]	@ (7000211c <MX_UART7_Init+0x94>)
700020d4:	f003 fd13 	bl	70005afe <HAL_UART_Init>
700020d8:	4603      	mov	r3, r0
700020da:	2b00      	cmp	r3, #0
700020dc:	d001      	beq.n	700020e2 <MX_UART7_Init+0x5a>
  {
    Error_Handler();
700020de:	f7ff fac3 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
700020e2:	2100      	movs	r1, #0
700020e4:	480d      	ldr	r0, [pc, #52]	@ (7000211c <MX_UART7_Init+0x94>)
700020e6:	f004 fbd8 	bl	7000689a <HAL_UARTEx_SetTxFifoThreshold>
700020ea:	4603      	mov	r3, r0
700020ec:	2b00      	cmp	r3, #0
700020ee:	d001      	beq.n	700020f4 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
700020f0:	f7ff faba 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
700020f4:	2100      	movs	r1, #0
700020f6:	4809      	ldr	r0, [pc, #36]	@ (7000211c <MX_UART7_Init+0x94>)
700020f8:	f004 fc0d 	bl	70006916 <HAL_UARTEx_SetRxFifoThreshold>
700020fc:	4603      	mov	r3, r0
700020fe:	2b00      	cmp	r3, #0
70002100:	d001      	beq.n	70002106 <MX_UART7_Init+0x7e>
  {
    Error_Handler();
70002102:	f7ff fab1 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
70002106:	4805      	ldr	r0, [pc, #20]	@ (7000211c <MX_UART7_Init+0x94>)
70002108:	f004 fb8e 	bl	70006828 <HAL_UARTEx_DisableFifoMode>
7000210c:	4603      	mov	r3, r0
7000210e:	2b00      	cmp	r3, #0
70002110:	d001      	beq.n	70002116 <MX_UART7_Init+0x8e>
  {
    Error_Handler();
70002112:	f7ff faa9 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
70002116:	bf00      	nop
70002118:	bd80      	pop	{r7, pc}
7000211a:	bf00      	nop
7000211c:	24000ab0 	.word	0x24000ab0
70002120:	40007800 	.word	0x40007800

70002124 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
70002124:	b580      	push	{r7, lr}
70002126:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
70002128:	4b22      	ldr	r3, [pc, #136]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
7000212a:	4a23      	ldr	r2, [pc, #140]	@ (700021b8 <MX_USART1_UART_Init+0x94>)
7000212c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
7000212e:	4b21      	ldr	r3, [pc, #132]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002130:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002134:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
70002136:	4b1f      	ldr	r3, [pc, #124]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002138:	2200      	movs	r2, #0
7000213a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
7000213c:	4b1d      	ldr	r3, [pc, #116]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
7000213e:	2200      	movs	r2, #0
70002140:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
70002142:	4b1c      	ldr	r3, [pc, #112]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002144:	2200      	movs	r2, #0
70002146:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
70002148:	4b1a      	ldr	r3, [pc, #104]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
7000214a:	220c      	movs	r2, #12
7000214c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
7000214e:	4b19      	ldr	r3, [pc, #100]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002150:	2200      	movs	r2, #0
70002152:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
70002154:	4b17      	ldr	r3, [pc, #92]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002156:	2200      	movs	r2, #0
70002158:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
7000215a:	4b16      	ldr	r3, [pc, #88]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
7000215c:	2200      	movs	r2, #0
7000215e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
70002160:	4b14      	ldr	r3, [pc, #80]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002162:	2200      	movs	r2, #0
70002164:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
70002166:	4b13      	ldr	r3, [pc, #76]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002168:	2200      	movs	r2, #0
7000216a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
7000216c:	4811      	ldr	r0, [pc, #68]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
7000216e:	f003 fcc6 	bl	70005afe <HAL_UART_Init>
70002172:	4603      	mov	r3, r0
70002174:	2b00      	cmp	r3, #0
70002176:	d001      	beq.n	7000217c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
70002178:	f7ff fa76 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
7000217c:	2100      	movs	r1, #0
7000217e:	480d      	ldr	r0, [pc, #52]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002180:	f004 fb8b 	bl	7000689a <HAL_UARTEx_SetTxFifoThreshold>
70002184:	4603      	mov	r3, r0
70002186:	2b00      	cmp	r3, #0
70002188:	d001      	beq.n	7000218e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
7000218a:	f7ff fa6d 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
7000218e:	2100      	movs	r1, #0
70002190:	4808      	ldr	r0, [pc, #32]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
70002192:	f004 fbc0 	bl	70006916 <HAL_UARTEx_SetRxFifoThreshold>
70002196:	4603      	mov	r3, r0
70002198:	2b00      	cmp	r3, #0
7000219a:	d001      	beq.n	700021a0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
7000219c:	f7ff fa64 	bl	70001668 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
700021a0:	4804      	ldr	r0, [pc, #16]	@ (700021b4 <MX_USART1_UART_Init+0x90>)
700021a2:	f004 fb41 	bl	70006828 <HAL_UARTEx_DisableFifoMode>
700021a6:	4603      	mov	r3, r0
700021a8:	2b00      	cmp	r3, #0
700021aa:	d001      	beq.n	700021b0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
700021ac:	f7ff fa5c 	bl	70001668 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
700021b0:	bf00      	nop
700021b2:	bd80      	pop	{r7, pc}
700021b4:	24000b44 	.word	0x24000b44
700021b8:	42001000 	.word	0x42001000

700021bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
700021bc:	b580      	push	{r7, lr}
700021be:	b0b0      	sub	sp, #192	@ 0xc0
700021c0:	af00      	add	r7, sp, #0
700021c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700021c4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700021c8:	2200      	movs	r2, #0
700021ca:	601a      	str	r2, [r3, #0]
700021cc:	605a      	str	r2, [r3, #4]
700021ce:	609a      	str	r2, [r3, #8]
700021d0:	60da      	str	r2, [r3, #12]
700021d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700021d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700021d8:	2284      	movs	r2, #132	@ 0x84
700021da:	2100      	movs	r1, #0
700021dc:	4618      	mov	r0, r3
700021de:	f005 fb1a 	bl	70007816 <memset>
  if(uartHandle->Instance==UART4)
700021e2:	687b      	ldr	r3, [r7, #4]
700021e4:	681b      	ldr	r3, [r3, #0]
700021e6:	4a7a      	ldr	r2, [pc, #488]	@ (700023d0 <HAL_UART_MspInit+0x214>)
700021e8:	4293      	cmp	r3, r2
700021ea:	d13f      	bne.n	7000226c <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
700021ec:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
700021f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
700021f2:	2300      	movs	r3, #0
700021f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700021f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700021fc:	4618      	mov	r0, r3
700021fe:	f002 fb81 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
70002202:	4603      	mov	r3, r0
70002204:	2b00      	cmp	r3, #0
70002206:	d001      	beq.n	7000220c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
70002208:	f7ff fa2e 	bl	70001668 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
7000220c:	4b71      	ldr	r3, [pc, #452]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000220e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002212:	4a70      	ldr	r2, [pc, #448]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002214:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70002218:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
7000221c:	4b6d      	ldr	r3, [pc, #436]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000221e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002222:	627b      	str	r3, [r7, #36]	@ 0x24
70002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
70002226:	4b6b      	ldr	r3, [pc, #428]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002228:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000222c:	4a69      	ldr	r2, [pc, #420]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000222e:	f043 0308 	orr.w	r3, r3, #8
70002232:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70002236:	4b67      	ldr	r3, [pc, #412]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002238:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000223c:	623b      	str	r3, [r7, #32]
7000223e:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    PD0     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
70002240:	2303      	movs	r3, #3
70002242:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002246:	2302      	movs	r3, #2
70002248:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000224c:	2300      	movs	r3, #0
7000224e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002252:	2300      	movs	r3, #0
70002254:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
70002258:	2308      	movs	r3, #8
7000225a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
7000225e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002262:	4619      	mov	r1, r3
70002264:	485c      	ldr	r0, [pc, #368]	@ (700023d8 <HAL_UART_MspInit+0x21c>)
70002266:	f000 fe67 	bl	70002f38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
7000226a:	e0ad      	b.n	700023c8 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==UART7)
7000226c:	687b      	ldr	r3, [r7, #4]
7000226e:	681b      	ldr	r3, [r3, #0]
70002270:	4a5a      	ldr	r2, [pc, #360]	@ (700023dc <HAL_UART_MspInit+0x220>)
70002272:	4293      	cmp	r3, r2
70002274:	d163      	bne.n	7000233e <HAL_UART_MspInit+0x182>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
70002276:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
7000227a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
7000227c:	2300      	movs	r3, #0
7000227e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70002282:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70002286:	4618      	mov	r0, r3
70002288:	f002 fb3c 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
7000228c:	4603      	mov	r3, r0
7000228e:	2b00      	cmp	r3, #0
70002290:	d001      	beq.n	70002296 <HAL_UART_MspInit+0xda>
      Error_Handler();
70002292:	f7ff f9e9 	bl	70001668 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
70002296:	4b4f      	ldr	r3, [pc, #316]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002298:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
7000229c:	4a4d      	ldr	r2, [pc, #308]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000229e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700022a2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
700022a6:	4b4b      	ldr	r3, [pc, #300]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022a8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
700022ac:	61fb      	str	r3, [r7, #28]
700022ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOM_CLK_ENABLE();
700022b0:	4b48      	ldr	r3, [pc, #288]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022b2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022b6:	4a47      	ldr	r2, [pc, #284]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
700022bc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700022c0:	4b44      	ldr	r3, [pc, #272]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022c2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022c6:	61bb      	str	r3, [r7, #24]
700022c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
700022ca:	4b42      	ldr	r3, [pc, #264]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022cc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022d0:	4a40      	ldr	r2, [pc, #256]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022d2:	f043 0310 	orr.w	r3, r3, #16
700022d6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700022da:	4b3e      	ldr	r3, [pc, #248]	@ (700023d4 <HAL_UART_MspInit+0x218>)
700022dc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022e0:	617b      	str	r3, [r7, #20]
700022e2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
700022e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
700022e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700022ec:	2302      	movs	r3, #2
700022ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700022f2:	2300      	movs	r3, #0
700022f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700022f8:	2300      	movs	r3, #0
700022fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
700022fe:	2307      	movs	r3, #7
70002300:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70002304:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002308:	4619      	mov	r1, r3
7000230a:	4835      	ldr	r0, [pc, #212]	@ (700023e0 <HAL_UART_MspInit+0x224>)
7000230c:	f000 fe14 	bl	70002f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70002310:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70002314:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002318:	2302      	movs	r3, #2
7000231a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000231e:	2300      	movs	r3, #0
70002320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002324:	2300      	movs	r3, #0
70002326:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
7000232a:	2307      	movs	r3, #7
7000232c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70002330:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002334:	4619      	mov	r1, r3
70002336:	482b      	ldr	r0, [pc, #172]	@ (700023e4 <HAL_UART_MspInit+0x228>)
70002338:	f000 fdfe 	bl	70002f38 <HAL_GPIO_Init>
}
7000233c:	e044      	b.n	700023c8 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART1)
7000233e:	687b      	ldr	r3, [r7, #4]
70002340:	681b      	ldr	r3, [r3, #0]
70002342:	4a29      	ldr	r2, [pc, #164]	@ (700023e8 <HAL_UART_MspInit+0x22c>)
70002344:	4293      	cmp	r3, r2
70002346:	d13f      	bne.n	700023c8 <HAL_UART_MspInit+0x20c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
70002348:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
7000234c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
7000234e:	2300      	movs	r3, #0
70002350:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70002354:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70002358:	4618      	mov	r0, r3
7000235a:	f002 fad3 	bl	70004904 <HAL_RCCEx_PeriphCLKConfig>
7000235e:	4603      	mov	r3, r0
70002360:	2b00      	cmp	r3, #0
70002362:	d001      	beq.n	70002368 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
70002364:	f7ff f980 	bl	70001668 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
70002368:	4b1a      	ldr	r3, [pc, #104]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000236a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
7000236e:	4a19      	ldr	r2, [pc, #100]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002370:	f043 0310 	orr.w	r3, r3, #16
70002374:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
70002378:	4b16      	ldr	r3, [pc, #88]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000237a:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
7000237e:	613b      	str	r3, [r7, #16]
70002380:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
70002382:	4b14      	ldr	r3, [pc, #80]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002384:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002388:	4a12      	ldr	r2, [pc, #72]	@ (700023d4 <HAL_UART_MspInit+0x218>)
7000238a:	f043 0320 	orr.w	r3, r3, #32
7000238e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70002392:	4b10      	ldr	r3, [pc, #64]	@ (700023d4 <HAL_UART_MspInit+0x218>)
70002394:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002398:	60fb      	str	r3, [r7, #12]
7000239a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
7000239c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
700023a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700023a4:	2302      	movs	r3, #2
700023a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700023aa:	2300      	movs	r3, #0
700023ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700023b0:	2300      	movs	r3, #0
700023b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
700023b6:	2304      	movs	r3, #4
700023b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
700023bc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700023c0:	4619      	mov	r1, r3
700023c2:	480a      	ldr	r0, [pc, #40]	@ (700023ec <HAL_UART_MspInit+0x230>)
700023c4:	f000 fdb8 	bl	70002f38 <HAL_GPIO_Init>
}
700023c8:	bf00      	nop
700023ca:	37c0      	adds	r7, #192	@ 0xc0
700023cc:	46bd      	mov	sp, r7
700023ce:	bd80      	pop	{r7, pc}
700023d0:	40004c00 	.word	0x40004c00
700023d4:	58024400 	.word	0x58024400
700023d8:	58020c00 	.word	0x58020c00
700023dc:	40007800 	.word	0x40007800
700023e0:	58023000 	.word	0x58023000
700023e4:	58021000 	.word	0x58021000
700023e8:	42001000 	.word	0x42001000
700023ec:	58021400 	.word	0x58021400

700023f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
700023f0:	480d      	ldr	r0, [pc, #52]	@ (70002428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
700023f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
700023f4:	f7ff fcae 	bl	70001d54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
700023f8:	480c      	ldr	r0, [pc, #48]	@ (7000242c <LoopForever+0x6>)
  ldr r1, =_edata
700023fa:	490d      	ldr	r1, [pc, #52]	@ (70002430 <LoopForever+0xa>)
  ldr r2, =_sidata
700023fc:	4a0d      	ldr	r2, [pc, #52]	@ (70002434 <LoopForever+0xe>)
  movs r3, #0
700023fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
70002400:	e002      	b.n	70002408 <LoopCopyDataInit>

70002402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
70002402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
70002404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
70002406:	3304      	adds	r3, #4

70002408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
70002408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
7000240a:	428c      	cmp	r4, r1
  bcc CopyDataInit
7000240c:	d3f9      	bcc.n	70002402 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
7000240e:	4a0a      	ldr	r2, [pc, #40]	@ (70002438 <LoopForever+0x12>)
  ldr r4, =_ebss
70002410:	4c0a      	ldr	r4, [pc, #40]	@ (7000243c <LoopForever+0x16>)
  movs r3, #0
70002412:	2300      	movs	r3, #0
  b LoopFillZerobss
70002414:	e001      	b.n	7000241a <LoopFillZerobss>

70002416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
70002416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
70002418:	3204      	adds	r2, #4

7000241a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
7000241a:	42a2      	cmp	r2, r4
  bcc FillZerobss
7000241c:	d3fb      	bcc.n	70002416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
7000241e:	f005 fa4f 	bl	700078c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
70002422:	f7fe ff1d 	bl	70001260 <main>

70002426 <LoopForever>:

LoopForever:
  b LoopForever
70002426:	e7fe      	b.n	70002426 <LoopForever>
  ldr   r0, =_estack
70002428:	20010000 	.word	0x20010000
  ldr r0, =_sdata
7000242c:	24000000 	.word	0x24000000
  ldr r1, =_edata
70002430:	240006f0 	.word	0x240006f0
  ldr r2, =_sidata
70002434:	7000c2a4 	.word	0x7000c2a4
  ldr r2, =_sbss
70002438:	240006f0 	.word	0x240006f0
  ldr r4, =_ebss
7000243c:	24000f28 	.word	0x24000f28

70002440 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
70002440:	e7fe      	b.n	70002440 <ADC1_2_IRQHandler>

70002442 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
70002442:	b580      	push	{r7, lr}
70002444:	b082      	sub	sp, #8
70002446:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
70002448:	2300      	movs	r3, #0
7000244a:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
7000244c:	2003      	movs	r0, #3
7000244e:	f000 f91f 	bl	70002690 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
70002452:	200f      	movs	r0, #15
70002454:	f000 f80e 	bl	70002474 <HAL_InitTick>
70002458:	4603      	mov	r3, r0
7000245a:	2b00      	cmp	r3, #0
7000245c:	d002      	beq.n	70002464 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
7000245e:	2301      	movs	r3, #1
70002460:	71fb      	strb	r3, [r7, #7]
70002462:	e001      	b.n	70002468 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
70002464:	f7ff fb4e 	bl	70001b04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
70002468:	79fb      	ldrb	r3, [r7, #7]
}
7000246a:	4618      	mov	r0, r3
7000246c:	3708      	adds	r7, #8
7000246e:	46bd      	mov	sp, r7
70002470:	bd80      	pop	{r7, pc}
	...

70002474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
70002474:	b580      	push	{r7, lr}
70002476:	b084      	sub	sp, #16
70002478:	af00      	add	r7, sp, #0
7000247a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
7000247c:	2300      	movs	r3, #0
7000247e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
70002480:	4b17      	ldr	r3, [pc, #92]	@ (700024e0 <HAL_InitTick+0x6c>)
70002482:	781b      	ldrb	r3, [r3, #0]
70002484:	2b00      	cmp	r3, #0
70002486:	d023      	beq.n	700024d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
70002488:	4b16      	ldr	r3, [pc, #88]	@ (700024e4 <HAL_InitTick+0x70>)
7000248a:	681a      	ldr	r2, [r3, #0]
7000248c:	4b14      	ldr	r3, [pc, #80]	@ (700024e0 <HAL_InitTick+0x6c>)
7000248e:	781b      	ldrb	r3, [r3, #0]
70002490:	4619      	mov	r1, r3
70002492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
70002496:	fbb3 f3f1 	udiv	r3, r3, r1
7000249a:	fbb2 f3f3 	udiv	r3, r2, r3
7000249e:	4618      	mov	r0, r3
700024a0:	f000 f91b 	bl	700026da <HAL_SYSTICK_Config>
700024a4:	4603      	mov	r3, r0
700024a6:	2b00      	cmp	r3, #0
700024a8:	d10f      	bne.n	700024ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
700024aa:	687b      	ldr	r3, [r7, #4]
700024ac:	2b0f      	cmp	r3, #15
700024ae:	d809      	bhi.n	700024c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
700024b0:	2200      	movs	r2, #0
700024b2:	6879      	ldr	r1, [r7, #4]
700024b4:	f04f 30ff 	mov.w	r0, #4294967295
700024b8:	f000 f8f5 	bl	700026a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
700024bc:	4a0a      	ldr	r2, [pc, #40]	@ (700024e8 <HAL_InitTick+0x74>)
700024be:	687b      	ldr	r3, [r7, #4]
700024c0:	6013      	str	r3, [r2, #0]
700024c2:	e007      	b.n	700024d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
700024c4:	2301      	movs	r3, #1
700024c6:	73fb      	strb	r3, [r7, #15]
700024c8:	e004      	b.n	700024d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
700024ca:	2301      	movs	r3, #1
700024cc:	73fb      	strb	r3, [r7, #15]
700024ce:	e001      	b.n	700024d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
700024d0:	2301      	movs	r3, #1
700024d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
700024d4:	7bfb      	ldrb	r3, [r7, #15]
}
700024d6:	4618      	mov	r0, r3
700024d8:	3710      	adds	r7, #16
700024da:	46bd      	mov	sp, r7
700024dc:	bd80      	pop	{r7, pc}
700024de:	bf00      	nop
700024e0:	24000008 	.word	0x24000008
700024e4:	24000000 	.word	0x24000000
700024e8:	24000004 	.word	0x24000004

700024ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
700024ec:	b480      	push	{r7}
700024ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
700024f0:	4b06      	ldr	r3, [pc, #24]	@ (7000250c <HAL_IncTick+0x20>)
700024f2:	781b      	ldrb	r3, [r3, #0]
700024f4:	461a      	mov	r2, r3
700024f6:	4b06      	ldr	r3, [pc, #24]	@ (70002510 <HAL_IncTick+0x24>)
700024f8:	681b      	ldr	r3, [r3, #0]
700024fa:	4413      	add	r3, r2
700024fc:	4a04      	ldr	r2, [pc, #16]	@ (70002510 <HAL_IncTick+0x24>)
700024fe:	6013      	str	r3, [r2, #0]
}
70002500:	bf00      	nop
70002502:	46bd      	mov	sp, r7
70002504:	f85d 7b04 	ldr.w	r7, [sp], #4
70002508:	4770      	bx	lr
7000250a:	bf00      	nop
7000250c:	24000008 	.word	0x24000008
70002510:	24000bd8 	.word	0x24000bd8

70002514 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70002514:	b480      	push	{r7}
70002516:	af00      	add	r7, sp, #0
  return uwTick;
70002518:	4b03      	ldr	r3, [pc, #12]	@ (70002528 <HAL_GetTick+0x14>)
7000251a:	681b      	ldr	r3, [r3, #0]
}
7000251c:	4618      	mov	r0, r3
7000251e:	46bd      	mov	sp, r7
70002520:	f85d 7b04 	ldr.w	r7, [sp], #4
70002524:	4770      	bx	lr
70002526:	bf00      	nop
70002528:	24000bd8 	.word	0x24000bd8

7000252c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
7000252c:	b480      	push	{r7}
7000252e:	b085      	sub	sp, #20
70002530:	af00      	add	r7, sp, #0
70002532:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
70002534:	687b      	ldr	r3, [r7, #4]
70002536:	f003 0307 	and.w	r3, r3, #7
7000253a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
7000253c:	4b0b      	ldr	r3, [pc, #44]	@ (7000256c <__NVIC_SetPriorityGrouping+0x40>)
7000253e:	68db      	ldr	r3, [r3, #12]
70002540:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
70002542:	68ba      	ldr	r2, [r7, #8]
70002544:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
70002548:	4013      	ands	r3, r2
7000254a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
7000254c:	68fb      	ldr	r3, [r7, #12]
7000254e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
70002550:	68bb      	ldr	r3, [r7, #8]
70002552:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
70002554:	4b06      	ldr	r3, [pc, #24]	@ (70002570 <__NVIC_SetPriorityGrouping+0x44>)
70002556:	4313      	orrs	r3, r2
70002558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
7000255a:	4a04      	ldr	r2, [pc, #16]	@ (7000256c <__NVIC_SetPriorityGrouping+0x40>)
7000255c:	68bb      	ldr	r3, [r7, #8]
7000255e:	60d3      	str	r3, [r2, #12]
}
70002560:	bf00      	nop
70002562:	3714      	adds	r7, #20
70002564:	46bd      	mov	sp, r7
70002566:	f85d 7b04 	ldr.w	r7, [sp], #4
7000256a:	4770      	bx	lr
7000256c:	e000ed00 	.word	0xe000ed00
70002570:	05fa0000 	.word	0x05fa0000

70002574 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
70002574:	b480      	push	{r7}
70002576:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70002578:	4b04      	ldr	r3, [pc, #16]	@ (7000258c <__NVIC_GetPriorityGrouping+0x18>)
7000257a:	68db      	ldr	r3, [r3, #12]
7000257c:	0a1b      	lsrs	r3, r3, #8
7000257e:	f003 0307 	and.w	r3, r3, #7
}
70002582:	4618      	mov	r0, r3
70002584:	46bd      	mov	sp, r7
70002586:	f85d 7b04 	ldr.w	r7, [sp], #4
7000258a:	4770      	bx	lr
7000258c:	e000ed00 	.word	0xe000ed00

70002590 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
70002590:	b480      	push	{r7}
70002592:	b083      	sub	sp, #12
70002594:	af00      	add	r7, sp, #0
70002596:	4603      	mov	r3, r0
70002598:	6039      	str	r1, [r7, #0]
7000259a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
7000259c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700025a0:	2b00      	cmp	r3, #0
700025a2:	db0a      	blt.n	700025ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
700025a4:	683b      	ldr	r3, [r7, #0]
700025a6:	b2da      	uxtb	r2, r3
700025a8:	490c      	ldr	r1, [pc, #48]	@ (700025dc <__NVIC_SetPriority+0x4c>)
700025aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700025ae:	0112      	lsls	r2, r2, #4
700025b0:	b2d2      	uxtb	r2, r2
700025b2:	440b      	add	r3, r1
700025b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
700025b8:	e00a      	b.n	700025d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
700025ba:	683b      	ldr	r3, [r7, #0]
700025bc:	b2da      	uxtb	r2, r3
700025be:	4908      	ldr	r1, [pc, #32]	@ (700025e0 <__NVIC_SetPriority+0x50>)
700025c0:	88fb      	ldrh	r3, [r7, #6]
700025c2:	f003 030f 	and.w	r3, r3, #15
700025c6:	3b04      	subs	r3, #4
700025c8:	0112      	lsls	r2, r2, #4
700025ca:	b2d2      	uxtb	r2, r2
700025cc:	440b      	add	r3, r1
700025ce:	761a      	strb	r2, [r3, #24]
}
700025d0:	bf00      	nop
700025d2:	370c      	adds	r7, #12
700025d4:	46bd      	mov	sp, r7
700025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
700025da:	4770      	bx	lr
700025dc:	e000e100 	.word	0xe000e100
700025e0:	e000ed00 	.word	0xe000ed00

700025e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
700025e4:	b480      	push	{r7}
700025e6:	b089      	sub	sp, #36	@ 0x24
700025e8:	af00      	add	r7, sp, #0
700025ea:	60f8      	str	r0, [r7, #12]
700025ec:	60b9      	str	r1, [r7, #8]
700025ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
700025f0:	68fb      	ldr	r3, [r7, #12]
700025f2:	f003 0307 	and.w	r3, r3, #7
700025f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
700025f8:	69fb      	ldr	r3, [r7, #28]
700025fa:	f1c3 0307 	rsb	r3, r3, #7
700025fe:	2b04      	cmp	r3, #4
70002600:	bf28      	it	cs
70002602:	2304      	movcs	r3, #4
70002604:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
70002606:	69fb      	ldr	r3, [r7, #28]
70002608:	3304      	adds	r3, #4
7000260a:	2b06      	cmp	r3, #6
7000260c:	d902      	bls.n	70002614 <NVIC_EncodePriority+0x30>
7000260e:	69fb      	ldr	r3, [r7, #28]
70002610:	3b03      	subs	r3, #3
70002612:	e000      	b.n	70002616 <NVIC_EncodePriority+0x32>
70002614:	2300      	movs	r3, #0
70002616:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70002618:	f04f 32ff 	mov.w	r2, #4294967295
7000261c:	69bb      	ldr	r3, [r7, #24]
7000261e:	fa02 f303 	lsl.w	r3, r2, r3
70002622:	43da      	mvns	r2, r3
70002624:	68bb      	ldr	r3, [r7, #8]
70002626:	401a      	ands	r2, r3
70002628:	697b      	ldr	r3, [r7, #20]
7000262a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
7000262c:	f04f 31ff 	mov.w	r1, #4294967295
70002630:	697b      	ldr	r3, [r7, #20]
70002632:	fa01 f303 	lsl.w	r3, r1, r3
70002636:	43d9      	mvns	r1, r3
70002638:	687b      	ldr	r3, [r7, #4]
7000263a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
7000263c:	4313      	orrs	r3, r2
         );
}
7000263e:	4618      	mov	r0, r3
70002640:	3724      	adds	r7, #36	@ 0x24
70002642:	46bd      	mov	sp, r7
70002644:	f85d 7b04 	ldr.w	r7, [sp], #4
70002648:	4770      	bx	lr
	...

7000264c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
7000264c:	b580      	push	{r7, lr}
7000264e:	b082      	sub	sp, #8
70002650:	af00      	add	r7, sp, #0
70002652:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
70002654:	687b      	ldr	r3, [r7, #4]
70002656:	3b01      	subs	r3, #1
70002658:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000265c:	d301      	bcc.n	70002662 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
7000265e:	2301      	movs	r3, #1
70002660:	e00f      	b.n	70002682 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
70002662:	4a0a      	ldr	r2, [pc, #40]	@ (7000268c <SysTick_Config+0x40>)
70002664:	687b      	ldr	r3, [r7, #4]
70002666:	3b01      	subs	r3, #1
70002668:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
7000266a:	210f      	movs	r1, #15
7000266c:	f04f 30ff 	mov.w	r0, #4294967295
70002670:	f7ff ff8e 	bl	70002590 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
70002674:	4b05      	ldr	r3, [pc, #20]	@ (7000268c <SysTick_Config+0x40>)
70002676:	2200      	movs	r2, #0
70002678:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
7000267a:	4b04      	ldr	r3, [pc, #16]	@ (7000268c <SysTick_Config+0x40>)
7000267c:	2207      	movs	r2, #7
7000267e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
70002680:	2300      	movs	r3, #0
}
70002682:	4618      	mov	r0, r3
70002684:	3708      	adds	r7, #8
70002686:	46bd      	mov	sp, r7
70002688:	bd80      	pop	{r7, pc}
7000268a:	bf00      	nop
7000268c:	e000e010 	.word	0xe000e010

70002690 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70002690:	b580      	push	{r7, lr}
70002692:	b082      	sub	sp, #8
70002694:	af00      	add	r7, sp, #0
70002696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
70002698:	6878      	ldr	r0, [r7, #4]
7000269a:	f7ff ff47 	bl	7000252c <__NVIC_SetPriorityGrouping>
}
7000269e:	bf00      	nop
700026a0:	3708      	adds	r7, #8
700026a2:	46bd      	mov	sp, r7
700026a4:	bd80      	pop	{r7, pc}

700026a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
700026a6:	b580      	push	{r7, lr}
700026a8:	b086      	sub	sp, #24
700026aa:	af00      	add	r7, sp, #0
700026ac:	4603      	mov	r3, r0
700026ae:	60b9      	str	r1, [r7, #8]
700026b0:	607a      	str	r2, [r7, #4]
700026b2:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
700026b4:	f7ff ff5e 	bl	70002574 <__NVIC_GetPriorityGrouping>
700026b8:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
700026ba:	687a      	ldr	r2, [r7, #4]
700026bc:	68b9      	ldr	r1, [r7, #8]
700026be:	6978      	ldr	r0, [r7, #20]
700026c0:	f7ff ff90 	bl	700025e4 <NVIC_EncodePriority>
700026c4:	4602      	mov	r2, r0
700026c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700026ca:	4611      	mov	r1, r2
700026cc:	4618      	mov	r0, r3
700026ce:	f7ff ff5f 	bl	70002590 <__NVIC_SetPriority>
}
700026d2:	bf00      	nop
700026d4:	3718      	adds	r7, #24
700026d6:	46bd      	mov	sp, r7
700026d8:	bd80      	pop	{r7, pc}

700026da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
700026da:	b580      	push	{r7, lr}
700026dc:	b082      	sub	sp, #8
700026de:	af00      	add	r7, sp, #0
700026e0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
700026e2:	6878      	ldr	r0, [r7, #4]
700026e4:	f7ff ffb2 	bl	7000264c <SysTick_Config>
700026e8:	4603      	mov	r3, r0
}
700026ea:	4618      	mov	r0, r3
700026ec:	3708      	adds	r7, #8
700026ee:	46bd      	mov	sp, r7
700026f0:	bd80      	pop	{r7, pc}
	...

700026f4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
700026f4:	b480      	push	{r7}
700026f6:	b083      	sub	sp, #12
700026f8:	af00      	add	r7, sp, #0
700026fa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
700026fc:	f3bf 8f5f 	dmb	sy
}
70002700:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
70002702:	4a0b      	ldr	r2, [pc, #44]	@ (70002730 <HAL_MPU_Enable+0x3c>)
70002704:	687b      	ldr	r3, [r7, #4]
70002706:	f043 0301 	orr.w	r3, r3, #1
7000270a:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
7000270c:	4b09      	ldr	r3, [pc, #36]	@ (70002734 <HAL_MPU_Enable+0x40>)
7000270e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002710:	4a08      	ldr	r2, [pc, #32]	@ (70002734 <HAL_MPU_Enable+0x40>)
70002712:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70002716:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
70002718:	f3bf 8f4f 	dsb	sy
}
7000271c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000271e:	f3bf 8f6f 	isb	sy
}
70002722:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70002724:	bf00      	nop
70002726:	370c      	adds	r7, #12
70002728:	46bd      	mov	sp, r7
7000272a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000272e:	4770      	bx	lr
70002730:	e000ed90 	.word	0xe000ed90
70002734:	e000ed00 	.word	0xe000ed00

70002738 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
70002738:	b480      	push	{r7}
7000273a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
7000273c:	f3bf 8f5f 	dmb	sy
}
70002740:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
70002742:	4b0a      	ldr	r3, [pc, #40]	@ (7000276c <HAL_MPU_Disable+0x34>)
70002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002746:	4a09      	ldr	r2, [pc, #36]	@ (7000276c <HAL_MPU_Disable+0x34>)
70002748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000274c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
7000274e:	4b08      	ldr	r3, [pc, #32]	@ (70002770 <HAL_MPU_Disable+0x38>)
70002750:	2200      	movs	r2, #0
70002752:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
70002754:	f3bf 8f4f 	dsb	sy
}
70002758:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000275a:	f3bf 8f6f 	isb	sy
}
7000275e:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70002760:	bf00      	nop
70002762:	46bd      	mov	sp, r7
70002764:	f85d 7b04 	ldr.w	r7, [sp], #4
70002768:	4770      	bx	lr
7000276a:	bf00      	nop
7000276c:	e000ed00 	.word	0xe000ed00
70002770:	e000ed90 	.word	0xe000ed90

70002774 <HAL_MPU_DisableRegion>:
/**
  * @brief  Disable the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
70002774:	b480      	push	{r7}
70002776:	b083      	sub	sp, #12
70002778:	af00      	add	r7, sp, #0
7000277a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
7000277c:	4a07      	ldr	r2, [pc, #28]	@ (7000279c <HAL_MPU_DisableRegion+0x28>)
7000277e:	687b      	ldr	r3, [r7, #4]
70002780:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002782:	4b06      	ldr	r3, [pc, #24]	@ (7000279c <HAL_MPU_DisableRegion+0x28>)
70002784:	691b      	ldr	r3, [r3, #16]
70002786:	4a05      	ldr	r2, [pc, #20]	@ (7000279c <HAL_MPU_DisableRegion+0x28>)
70002788:	f023 0301 	bic.w	r3, r3, #1
7000278c:	6113      	str	r3, [r2, #16]
}
7000278e:	bf00      	nop
70002790:	370c      	adds	r7, #12
70002792:	46bd      	mov	sp, r7
70002794:	f85d 7b04 	ldr.w	r7, [sp], #4
70002798:	4770      	bx	lr
7000279a:	bf00      	nop
7000279c:	e000ed90 	.word	0xe000ed90

700027a0 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
700027a0:	b480      	push	{r7}
700027a2:	b083      	sub	sp, #12
700027a4:	af00      	add	r7, sp, #0
700027a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
700027a8:	687b      	ldr	r3, [r7, #4]
700027aa:	785a      	ldrb	r2, [r3, #1]
700027ac:	4b1e      	ldr	r3, [pc, #120]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027ae:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700027b0:	4b1d      	ldr	r3, [pc, #116]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027b2:	691b      	ldr	r3, [r3, #16]
700027b4:	4a1c      	ldr	r2, [pc, #112]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027b6:	f023 0301 	bic.w	r3, r3, #1
700027ba:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700027bc:	4b1a      	ldr	r3, [pc, #104]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027be:	691b      	ldr	r3, [r3, #16]
700027c0:	4a19      	ldr	r2, [pc, #100]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027c2:	f023 0301 	bic.w	r3, r3, #1
700027c6:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
700027c8:	4a17      	ldr	r2, [pc, #92]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
700027ca:	687b      	ldr	r3, [r7, #4]
700027cc:	685b      	ldr	r3, [r3, #4]
700027ce:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700027d0:	687b      	ldr	r3, [r7, #4]
700027d2:	7b1b      	ldrb	r3, [r3, #12]
700027d4:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
700027d6:	687b      	ldr	r3, [r7, #4]
700027d8:	7adb      	ldrb	r3, [r3, #11]
700027da:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700027dc:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
700027de:	687b      	ldr	r3, [r7, #4]
700027e0:	7a9b      	ldrb	r3, [r3, #10]
700027e2:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
700027e4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
700027e6:	687b      	ldr	r3, [r7, #4]
700027e8:	7b5b      	ldrb	r3, [r3, #13]
700027ea:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
700027ec:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
700027ee:	687b      	ldr	r3, [r7, #4]
700027f0:	7b9b      	ldrb	r3, [r3, #14]
700027f2:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
700027f4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
700027f6:	687b      	ldr	r3, [r7, #4]
700027f8:	7bdb      	ldrb	r3, [r3, #15]
700027fa:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
700027fc:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
700027fe:	687b      	ldr	r3, [r7, #4]
70002800:	7a5b      	ldrb	r3, [r3, #9]
70002802:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70002804:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70002806:	687b      	ldr	r3, [r7, #4]
70002808:	7a1b      	ldrb	r3, [r3, #8]
7000280a:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
7000280c:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
7000280e:	687a      	ldr	r2, [r7, #4]
70002810:	7812      	ldrb	r2, [r2, #0]
70002812:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002814:	4a04      	ldr	r2, [pc, #16]	@ (70002828 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70002816:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002818:	6113      	str	r3, [r2, #16]
}
7000281a:	bf00      	nop
7000281c:	370c      	adds	r7, #12
7000281e:	46bd      	mov	sp, r7
70002820:	f85d 7b04 	ldr.w	r7, [sp], #4
70002824:	4770      	bx	lr
70002826:	bf00      	nop
70002828:	e000ed90 	.word	0xe000ed90

7000282c <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
7000282c:	b580      	push	{r7, lr}
7000282e:	b084      	sub	sp, #16
70002830:	af00      	add	r7, sp, #0
70002832:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
70002834:	687b      	ldr	r3, [r7, #4]
70002836:	2b00      	cmp	r3, #0
70002838:	d101      	bne.n	7000283e <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
7000283a:	2301      	movs	r3, #1
7000283c:	e020      	b.n	70002880 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
7000283e:	687b      	ldr	r3, [r7, #4]
70002840:	791b      	ldrb	r3, [r3, #4]
70002842:	b2db      	uxtb	r3, r3
70002844:	2b00      	cmp	r3, #0
70002846:	d102      	bne.n	7000284e <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70002848:	6878      	ldr	r0, [r7, #4]
7000284a:	f7fd ffd1 	bl	700007f0 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
7000284e:	687b      	ldr	r3, [r7, #4]
70002850:	2203      	movs	r2, #3
70002852:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70002854:	2300      	movs	r3, #0
70002856:	60fb      	str	r3, [r7, #12]
70002858:	e008      	b.n	7000286c <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
7000285a:	687a      	ldr	r2, [r7, #4]
7000285c:	68fb      	ldr	r3, [r7, #12]
7000285e:	4413      	add	r3, r2
70002860:	3305      	adds	r3, #5
70002862:	2200      	movs	r2, #0
70002864:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70002866:	68fb      	ldr	r3, [r7, #12]
70002868:	3301      	adds	r3, #1
7000286a:	60fb      	str	r3, [r7, #12]
7000286c:	68fb      	ldr	r3, [r7, #12]
7000286e:	2b00      	cmp	r3, #0
70002870:	d0f3      	beq.n	7000285a <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
70002872:	687b      	ldr	r3, [r7, #4]
70002874:	2200      	movs	r2, #0
70002876:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70002878:	687b      	ldr	r3, [r7, #4]
7000287a:	2201      	movs	r2, #1
7000287c:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
7000287e:	2300      	movs	r3, #0
}
70002880:	4618      	mov	r0, r3
70002882:	3710      	adds	r7, #16
70002884:	46bd      	mov	sp, r7
70002886:	bd80      	pop	{r7, pc}

70002888 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70002888:	b480      	push	{r7}
7000288a:	b085      	sub	sp, #20
7000288c:	af00      	add	r7, sp, #0
7000288e:	6078      	str	r0, [r7, #4]
70002890:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
70002892:	687b      	ldr	r3, [r7, #4]
70002894:	2b00      	cmp	r3, #0
70002896:	d002      	beq.n	7000289e <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70002898:	683b      	ldr	r3, [r7, #0]
7000289a:	2b00      	cmp	r3, #0
7000289c:	d101      	bne.n	700028a2 <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
7000289e:	2301      	movs	r3, #1
700028a0:	e059      	b.n	70002956 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
700028a2:	687b      	ldr	r3, [r7, #4]
700028a4:	791b      	ldrb	r3, [r3, #4]
700028a6:	b2db      	uxtb	r3, r3
700028a8:	2b01      	cmp	r3, #1
700028aa:	d001      	beq.n	700028b0 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
700028ac:	2301      	movs	r3, #1
700028ae:	e052      	b.n	70002956 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
700028b0:	683b      	ldr	r3, [r7, #0]
700028b2:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
700028b4:	683b      	ldr	r3, [r7, #0]
700028b6:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
700028b8:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
700028ba:	683b      	ldr	r3, [r7, #0]
700028bc:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
700028be:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
700028c0:	683b      	ldr	r3, [r7, #0]
700028c2:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
700028c4:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
700028c6:	683b      	ldr	r3, [r7, #0]
700028c8:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
700028ca:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
700028cc:	683b      	ldr	r3, [r7, #0]
700028ce:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
700028d0:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
700028d2:	683b      	ldr	r3, [r7, #0]
700028d4:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
700028d6:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
700028d8:	683b      	ldr	r3, [r7, #0]
700028da:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
700028dc:	4313      	orrs	r3, r2
700028de:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
700028e0:	687b      	ldr	r3, [r7, #4]
700028e2:	681b      	ldr	r3, [r3, #0]
700028e4:	68fa      	ldr	r2, [r7, #12]
700028e6:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
700028ea:	683b      	ldr	r3, [r7, #0]
700028ec:	695b      	ldr	r3, [r3, #20]
700028ee:	2b10      	cmp	r3, #16
700028f0:	d119      	bne.n	70002926 <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700028f2:	683b      	ldr	r3, [r7, #0]
700028f4:	7edb      	ldrb	r3, [r3, #27]
700028f6:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700028f8:	683b      	ldr	r3, [r7, #0]
700028fa:	7e9b      	ldrb	r3, [r3, #26]
700028fc:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700028fe:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
70002900:	683a      	ldr	r2, [r7, #0]
70002902:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70002904:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
70002906:	683b      	ldr	r3, [r7, #0]
70002908:	7e5b      	ldrb	r3, [r3, #25]
7000290a:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
7000290c:	4313      	orrs	r3, r2
7000290e:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
70002910:	687b      	ldr	r3, [r7, #4]
70002912:	681b      	ldr	r3, [r3, #0]
70002914:	68ba      	ldr	r2, [r7, #8]
70002916:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
7000291a:	687b      	ldr	r3, [r7, #4]
7000291c:	681b      	ldr	r3, [r3, #0]
7000291e:	f04f 32ff 	mov.w	r2, #4294967295
70002922:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
70002926:	687b      	ldr	r3, [r7, #4]
70002928:	681b      	ldr	r3, [r3, #0]
7000292a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
7000292e:	687b      	ldr	r3, [r7, #4]
70002930:	681b      	ldr	r3, [r3, #0]
70002932:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
70002936:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
7000293a:	687b      	ldr	r3, [r7, #4]
7000293c:	681b      	ldr	r3, [r3, #0]
7000293e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
70002942:	687b      	ldr	r3, [r7, #4]
70002944:	681b      	ldr	r3, [r3, #0]
70002946:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
7000294a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
7000294e:	687b      	ldr	r3, [r7, #4]
70002950:	2202      	movs	r2, #2
70002952:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70002954:	2300      	movs	r3, #0
}
70002956:	4618      	mov	r0, r3
70002958:	3714      	adds	r7, #20
7000295a:	46bd      	mov	sp, r7
7000295c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002960:	4770      	bx	lr

70002962 <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70002962:	b580      	push	{r7, lr}
70002964:	b086      	sub	sp, #24
70002966:	af00      	add	r7, sp, #0
70002968:	60f8      	str	r0, [r7, #12]
7000296a:	60b9      	str	r1, [r7, #8]
7000296c:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
7000296e:	68fb      	ldr	r3, [r7, #12]
70002970:	2b00      	cmp	r3, #0
70002972:	d002      	beq.n	7000297a <HAL_DCMIPP_PIPE_SetConfig+0x18>
70002974:	687b      	ldr	r3, [r7, #4]
70002976:	2b00      	cmp	r3, #0
70002978:	d101      	bne.n	7000297e <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
7000297a:	2301      	movs	r3, #1
7000297c:	e026      	b.n	700029cc <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
7000297e:	68fa      	ldr	r2, [r7, #12]
70002980:	68bb      	ldr	r3, [r7, #8]
70002982:	4413      	add	r3, r2
70002984:	3305      	adds	r3, #5
70002986:	781b      	ldrb	r3, [r3, #0]
70002988:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
7000298a:	68fb      	ldr	r3, [r7, #12]
7000298c:	791b      	ldrb	r3, [r3, #4]
7000298e:	b2db      	uxtb	r3, r3
70002990:	2b02      	cmp	r3, #2
70002992:	d11a      	bne.n	700029ca <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
70002994:	7dfb      	ldrb	r3, [r7, #23]
70002996:	2b00      	cmp	r3, #0
70002998:	d002      	beq.n	700029a0 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
7000299a:	7dfb      	ldrb	r3, [r7, #23]
7000299c:	2b04      	cmp	r3, #4
7000299e:	d112      	bne.n	700029c6 <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
700029a0:	68fa      	ldr	r2, [r7, #12]
700029a2:	68bb      	ldr	r3, [r7, #8]
700029a4:	4413      	add	r3, r2
700029a6:	3305      	adds	r3, #5
700029a8:	2202      	movs	r2, #2
700029aa:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
700029ac:	687a      	ldr	r2, [r7, #4]
700029ae:	68b9      	ldr	r1, [r7, #8]
700029b0:	68f8      	ldr	r0, [r7, #12]
700029b2:	f000 f80f 	bl	700029d4 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
700029b6:	68fa      	ldr	r2, [r7, #12]
700029b8:	68bb      	ldr	r3, [r7, #8]
700029ba:	4413      	add	r3, r2
700029bc:	3305      	adds	r3, #5
700029be:	2201      	movs	r2, #1
700029c0:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
700029c2:	2300      	movs	r3, #0
700029c4:	e002      	b.n	700029cc <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
700029c6:	2301      	movs	r3, #1
700029c8:	e000      	b.n	700029cc <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
700029ca:	2301      	movs	r3, #1
}
700029cc:	4618      	mov	r0, r3
700029ce:	3718      	adds	r7, #24
700029d0:	46bd      	mov	sp, r7
700029d2:	bd80      	pop	{r7, pc}

700029d4 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
700029d4:	b480      	push	{r7}
700029d6:	b085      	sub	sp, #20
700029d8:	af00      	add	r7, sp, #0
700029da:	60f8      	str	r0, [r7, #12]
700029dc:	60b9      	str	r1, [r7, #8]
700029de:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
700029e0:	68bb      	ldr	r3, [r7, #8]
700029e2:	2b00      	cmp	r3, #0
700029e4:	d10c      	bne.n	70002a00 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
700029e6:	68fb      	ldr	r3, [r7, #12]
700029e8:	681b      	ldr	r3, [r3, #0]
700029ea:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
700029ee:	f023 0103 	bic.w	r1, r3, #3
700029f2:	687b      	ldr	r3, [r7, #4]
700029f4:	681a      	ldr	r2, [r3, #0]
700029f6:	68fb      	ldr	r3, [r7, #12]
700029f8:	681b      	ldr	r3, [r3, #0]
700029fa:	430a      	orrs	r2, r1
700029fc:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70002a00:	bf00      	nop
70002a02:	3714      	adds	r7, #20
70002a04:	46bd      	mov	sp, r7
70002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a0a:	4770      	bx	lr

70002a0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
70002a0c:	b480      	push	{r7}
70002a0e:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70002a10:	4b0c      	ldr	r3, [pc, #48]	@ (70002a44 <HAL_FLASH_Unlock+0x38>)
70002a12:	691b      	ldr	r3, [r3, #16]
70002a14:	f003 0301 	and.w	r3, r3, #1
70002a18:	2b00      	cmp	r3, #0
70002a1a:	d00d      	beq.n	70002a38 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
70002a1c:	4b09      	ldr	r3, [pc, #36]	@ (70002a44 <HAL_FLASH_Unlock+0x38>)
70002a1e:	4a0a      	ldr	r2, [pc, #40]	@ (70002a48 <HAL_FLASH_Unlock+0x3c>)
70002a20:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
70002a22:	4b08      	ldr	r3, [pc, #32]	@ (70002a44 <HAL_FLASH_Unlock+0x38>)
70002a24:	4a09      	ldr	r2, [pc, #36]	@ (70002a4c <HAL_FLASH_Unlock+0x40>)
70002a26:	605a      	str	r2, [r3, #4]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70002a28:	4b06      	ldr	r3, [pc, #24]	@ (70002a44 <HAL_FLASH_Unlock+0x38>)
70002a2a:	691b      	ldr	r3, [r3, #16]
70002a2c:	f003 0301 	and.w	r3, r3, #1
70002a30:	2b00      	cmp	r3, #0
70002a32:	d001      	beq.n	70002a38 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
70002a34:	2301      	movs	r3, #1
70002a36:	e000      	b.n	70002a3a <HAL_FLASH_Unlock+0x2e>
    }
  }

  return HAL_OK;
70002a38:	2300      	movs	r3, #0
}
70002a3a:	4618      	mov	r0, r3
70002a3c:	46bd      	mov	sp, r7
70002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a42:	4770      	bx	lr
70002a44:	52002000 	.word	0x52002000
70002a48:	45670123 	.word	0x45670123
70002a4c:	cdef89ab 	.word	0xcdef89ab

70002a50 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
70002a50:	b480      	push	{r7}
70002a52:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
70002a54:	4b09      	ldr	r3, [pc, #36]	@ (70002a7c <HAL_FLASH_Lock+0x2c>)
70002a56:	691b      	ldr	r3, [r3, #16]
70002a58:	4a08      	ldr	r2, [pc, #32]	@ (70002a7c <HAL_FLASH_Lock+0x2c>)
70002a5a:	f043 0301 	orr.w	r3, r3, #1
70002a5e:	6113      	str	r3, [r2, #16]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70002a60:	4b06      	ldr	r3, [pc, #24]	@ (70002a7c <HAL_FLASH_Lock+0x2c>)
70002a62:	691b      	ldr	r3, [r3, #16]
70002a64:	f003 0301 	and.w	r3, r3, #1
70002a68:	2b00      	cmp	r3, #0
70002a6a:	d001      	beq.n	70002a70 <HAL_FLASH_Lock+0x20>
  {
    return HAL_OK;
70002a6c:	2300      	movs	r3, #0
70002a6e:	e000      	b.n	70002a72 <HAL_FLASH_Lock+0x22>
  }

  return HAL_ERROR;
70002a70:	2301      	movs	r3, #1
}
70002a72:	4618      	mov	r0, r3
70002a74:	46bd      	mov	sp, r7
70002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a7a:	4770      	bx	lr
70002a7c:	52002000 	.word	0x52002000

70002a80 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
70002a80:	b480      	push	{r7}
70002a82:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002a84:	4b0e      	ldr	r3, [pc, #56]	@ (70002ac0 <HAL_FLASH_OB_Unlock+0x40>)
70002a86:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002a8a:	f003 0301 	and.w	r3, r3, #1
70002a8e:	2b00      	cmp	r3, #0
70002a90:	d010      	beq.n	70002ab4 <HAL_FLASH_OB_Unlock+0x34>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
70002a92:	4b0b      	ldr	r3, [pc, #44]	@ (70002ac0 <HAL_FLASH_OB_Unlock+0x40>)
70002a94:	4a0b      	ldr	r2, [pc, #44]	@ (70002ac4 <HAL_FLASH_OB_Unlock+0x44>)
70002a96:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
70002a9a:	4b09      	ldr	r3, [pc, #36]	@ (70002ac0 <HAL_FLASH_OB_Unlock+0x40>)
70002a9c:	4a0a      	ldr	r2, [pc, #40]	@ (70002ac8 <HAL_FLASH_OB_Unlock+0x48>)
70002a9e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002aa2:	4b07      	ldr	r3, [pc, #28]	@ (70002ac0 <HAL_FLASH_OB_Unlock+0x40>)
70002aa4:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002aa8:	f003 0301 	and.w	r3, r3, #1
70002aac:	2b00      	cmp	r3, #0
70002aae:	d001      	beq.n	70002ab4 <HAL_FLASH_OB_Unlock+0x34>
    {
      return HAL_ERROR;
70002ab0:	2301      	movs	r3, #1
70002ab2:	e000      	b.n	70002ab6 <HAL_FLASH_OB_Unlock+0x36>
    }
  }

  return HAL_OK;
70002ab4:	2300      	movs	r3, #0
}
70002ab6:	4618      	mov	r0, r3
70002ab8:	46bd      	mov	sp, r7
70002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
70002abe:	4770      	bx	lr
70002ac0:	52002000 	.word	0x52002000
70002ac4:	08192a3b 	.word	0x08192a3b
70002ac8:	4c5d6e7f 	.word	0x4c5d6e7f

70002acc <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
70002acc:	b480      	push	{r7}
70002ace:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
70002ad0:	4b0b      	ldr	r3, [pc, #44]	@ (70002b00 <HAL_FLASH_OB_Lock+0x34>)
70002ad2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002ad6:	4a0a      	ldr	r2, [pc, #40]	@ (70002b00 <HAL_FLASH_OB_Lock+0x34>)
70002ad8:	f043 0301 	orr.w	r3, r3, #1
70002adc:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002ae0:	4b07      	ldr	r3, [pc, #28]	@ (70002b00 <HAL_FLASH_OB_Lock+0x34>)
70002ae2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002ae6:	f003 0301 	and.w	r3, r3, #1
70002aea:	2b00      	cmp	r3, #0
70002aec:	d001      	beq.n	70002af2 <HAL_FLASH_OB_Lock+0x26>
  {
    return HAL_OK;
70002aee:	2300      	movs	r3, #0
70002af0:	e000      	b.n	70002af4 <HAL_FLASH_OB_Lock+0x28>
  }

  return HAL_ERROR;
70002af2:	2301      	movs	r3, #1
}
70002af4:	4618      	mov	r0, r3
70002af6:	46bd      	mov	sp, r7
70002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
70002afc:	4770      	bx	lr
70002afe:	bf00      	nop
70002b00:	52002000 	.word	0x52002000

70002b04 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
70002b04:	b580      	push	{r7, lr}
70002b06:	b084      	sub	sp, #16
70002b08:	af00      	add	r7, sp, #0
70002b0a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
70002b0c:	f7ff fd02 	bl	70002514 <HAL_GetTick>
70002b10:	4602      	mov	r2, r0
70002b12:	687b      	ldr	r3, [r7, #4]
70002b14:	4413      	add	r3, r2
70002b16:	60fb      	str	r3, [r7, #12]
  uint32_t error;

  while ((FLASH->SR & FLASH_SR_QW) != 0U)
70002b18:	e00b      	b.n	70002b32 <FLASH_WaitForLastOperation+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
70002b1a:	687b      	ldr	r3, [r7, #4]
70002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
70002b20:	d007      	beq.n	70002b32 <FLASH_WaitForLastOperation+0x2e>
    {
      if (HAL_GetTick() >= timeout)
70002b22:	f7ff fcf7 	bl	70002514 <HAL_GetTick>
70002b26:	4602      	mov	r2, r0
70002b28:	68fb      	ldr	r3, [r7, #12]
70002b2a:	4293      	cmp	r3, r2
70002b2c:	d801      	bhi.n	70002b32 <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
70002b2e:	2303      	movs	r3, #3
70002b30:	e033      	b.n	70002b9a <FLASH_WaitForLastOperation+0x96>
  while ((FLASH->SR & FLASH_SR_QW) != 0U)
70002b32:	4b1c      	ldr	r3, [pc, #112]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b34:	695b      	ldr	r3, [r3, #20]
70002b36:	f003 0304 	and.w	r3, r3, #4
70002b3a:	2b00      	cmp	r3, #0
70002b3c:	d1ed      	bne.n	70002b1a <FLASH_WaitForLastOperation+0x16>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->ISR & FLASH_FLAG_ISR_ERRORS);
70002b3e:	4b19      	ldr	r3, [pc, #100]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
70002b42:	4b19      	ldr	r3, [pc, #100]	@ (70002ba8 <FLASH_WaitForLastOperation+0xa4>)
70002b44:	4013      	ands	r3, r2
70002b46:	60bb      	str	r3, [r7, #8]
  error |= (FLASH->OPTISR & FLASH_FLAG_OPTISR_ERRORS);
70002b48:	4b16      	ldr	r3, [pc, #88]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
70002b4e:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70002b52:	68ba      	ldr	r2, [r7, #8]
70002b54:	4313      	orrs	r3, r2
70002b56:	60bb      	str	r3, [r7, #8]

  if (error != 0U)
70002b58:	68bb      	ldr	r3, [r7, #8]
70002b5a:	2b00      	cmp	r3, #0
70002b5c:	d012      	beq.n	70002b84 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
70002b5e:	4b13      	ldr	r3, [pc, #76]	@ (70002bac <FLASH_WaitForLastOperation+0xa8>)
70002b60:	685a      	ldr	r2, [r3, #4]
70002b62:	68bb      	ldr	r3, [r7, #8]
70002b64:	4313      	orrs	r3, r2
70002b66:	4a11      	ldr	r2, [pc, #68]	@ (70002bac <FLASH_WaitForLastOperation+0xa8>)
70002b68:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    FLASH->ICR = (error & FLASH_FLAG_ISR_ERRORS);
70002b6a:	490e      	ldr	r1, [pc, #56]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b6c:	68ba      	ldr	r2, [r7, #8]
70002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (70002ba8 <FLASH_WaitForLastOperation+0xa4>)
70002b70:	4013      	ands	r3, r2
70002b72:	628b      	str	r3, [r1, #40]	@ 0x28
    FLASH->OPTICR = (error & FLASH_FLAG_OPTISR_ERRORS);
70002b74:	4a0b      	ldr	r2, [pc, #44]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b76:	68bb      	ldr	r3, [r7, #8]
70002b78:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70002b7c:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    return HAL_ERROR;
70002b80:	2301      	movs	r3, #1
70002b82:	e00a      	b.n	70002b9a <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if ((FLASH->ISR & FLASH_FLAG_EOP) != 0U)
70002b84:	4b07      	ldr	r3, [pc, #28]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70002b8c:	2b00      	cmp	r3, #0
70002b8e:	d003      	beq.n	70002b98 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->ICR = FLASH_FLAG_EOP;
70002b90:	4b04      	ldr	r3, [pc, #16]	@ (70002ba4 <FLASH_WaitForLastOperation+0xa0>)
70002b92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
70002b96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* If there is no error flag set */
  return HAL_OK;
70002b98:	2300      	movs	r3, #0
}
70002b9a:	4618      	mov	r0, r3
70002b9c:	3710      	adds	r7, #16
70002b9e:	46bd      	mov	sp, r7
70002ba0:	bd80      	pop	{r7, pc}
70002ba2:	bf00      	nop
70002ba4:	52002000 	.word	0x52002000
70002ba8:	113e0000 	.word	0x113e0000
70002bac:	24000bdc 	.word	0x24000bdc

70002bb0 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(const FLASH_OBProgramInitTypeDef *pOBInit)
{
70002bb0:	b580      	push	{r7, lr}
70002bb2:	b084      	sub	sp, #16
70002bb4:	af00      	add	r7, sp, #0
70002bb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
70002bb8:	4b36      	ldr	r3, [pc, #216]	@ (70002c94 <HAL_FLASHEx_OBProgram+0xe4>)
70002bba:	781b      	ldrb	r3, [r3, #0]
70002bbc:	2b01      	cmp	r3, #1
70002bbe:	d101      	bne.n	70002bc4 <HAL_FLASHEx_OBProgram+0x14>
70002bc0:	2302      	movs	r3, #2
70002bc2:	e062      	b.n	70002c8a <HAL_FLASHEx_OBProgram+0xda>
70002bc4:	4b33      	ldr	r3, [pc, #204]	@ (70002c94 <HAL_FLASHEx_OBProgram+0xe4>)
70002bc6:	2201      	movs	r2, #1
70002bc8:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
70002bca:	4b32      	ldr	r3, [pc, #200]	@ (70002c94 <HAL_FLASHEx_OBProgram+0xe4>)
70002bcc:	2200      	movs	r2, #0
70002bce:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
70002bd0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
70002bd4:	f7ff ff96 	bl	70002b04 <FLASH_WaitForLastOperation>
70002bd8:	4603      	mov	r3, r0
70002bda:	73fb      	strb	r3, [r7, #15]

  if ((status == HAL_OK) && (pOBInit->OptionType != 0U))
70002bdc:	7bfb      	ldrb	r3, [r7, #15]
70002bde:	2b00      	cmp	r3, #0
70002be0:	d14f      	bne.n	70002c82 <HAL_FLASHEx_OBProgram+0xd2>
70002be2:	687b      	ldr	r3, [r7, #4]
70002be4:	681b      	ldr	r3, [r3, #0]
70002be6:	2b00      	cmp	r3, #0
70002be8:	d04b      	beq.n	70002c82 <HAL_FLASHEx_OBProgram+0xd2>
  {
    /* Set PG_OPT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
70002bea:	4b2b      	ldr	r3, [pc, #172]	@ (70002c98 <HAL_FLASHEx_OBProgram+0xe8>)
70002bec:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002bf0:	4a29      	ldr	r2, [pc, #164]	@ (70002c98 <HAL_FLASHEx_OBProgram+0xe8>)
70002bf2:	f043 0302 	orr.w	r3, r3, #2
70002bf6:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
70002bfa:	687b      	ldr	r3, [r7, #4]
70002bfc:	681b      	ldr	r3, [r3, #0]
70002bfe:	f003 0301 	and.w	r3, r3, #1
70002c02:	2b00      	cmp	r3, #0
70002c04:	d007      	beq.n	70002c16 <HAL_FLASHEx_OBProgram+0x66>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPState, pOBInit->WRPSector);
70002c06:	687b      	ldr	r3, [r7, #4]
70002c08:	685a      	ldr	r2, [r3, #4]
70002c0a:	687b      	ldr	r3, [r7, #4]
70002c0c:	689b      	ldr	r3, [r3, #8]
70002c0e:	4619      	mov	r1, r3
70002c10:	4610      	mov	r0, r2
70002c12:	f000 f843 	bl	70002c9c <FLASH_OB_WRPConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
70002c16:	687b      	ldr	r3, [r7, #4]
70002c18:	681b      	ldr	r3, [r3, #0]
70002c1a:	f003 0302 	and.w	r3, r3, #2
70002c1e:	2b00      	cmp	r3, #0
70002c20:	d008      	beq.n	70002c34 <HAL_FLASHEx_OBProgram+0x84>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig1, pOBInit->USERConfig2);
70002c22:	687b      	ldr	r3, [r7, #4]
70002c24:	68d8      	ldr	r0, [r3, #12]
70002c26:	687b      	ldr	r3, [r7, #4]
70002c28:	6919      	ldr	r1, [r3, #16]
70002c2a:	687b      	ldr	r3, [r7, #4]
70002c2c:	695b      	ldr	r3, [r3, #20]
70002c2e:	461a      	mov	r2, r3
70002c30:	f000 f85c 	bl	70002cec <FLASH_OB_UserConfig>
    }

    /* HDP configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_HDP) != 0U)
70002c34:	687b      	ldr	r3, [r7, #4]
70002c36:	681b      	ldr	r3, [r3, #0]
70002c38:	f003 0304 	and.w	r3, r3, #4
70002c3c:	2b00      	cmp	r3, #0
70002c3e:	d007      	beq.n	70002c50 <HAL_FLASHEx_OBProgram+0xa0>
    {
      /* Configure the HDP Protection */
      FLASH_OB_HDPConfig(pOBInit->HDPStartPage, pOBInit->HDPEndPage);
70002c40:	687b      	ldr	r3, [r7, #4]
70002c42:	699a      	ldr	r2, [r3, #24]
70002c44:	687b      	ldr	r3, [r7, #4]
70002c46:	69db      	ldr	r3, [r3, #28]
70002c48:	4619      	mov	r1, r3
70002c4a:	4610      	mov	r0, r2
70002c4c:	f000 f944 	bl	70002ed8 <FLASH_OB_HDPConfig>
    }

    /* Non-volatile state configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_NV) != 0U)
70002c50:	687b      	ldr	r3, [r7, #4]
70002c52:	681b      	ldr	r3, [r3, #0]
70002c54:	f003 0308 	and.w	r3, r3, #8
70002c58:	2b00      	cmp	r3, #0
70002c5a:	d004      	beq.n	70002c66 <HAL_FLASHEx_OBProgram+0xb6>
    {
      /* Configure the non-volatile state */
      FLASH_OB_NVConfig(pOBInit->NVState);
70002c5c:	687b      	ldr	r3, [r7, #4]
70002c5e:	6a1b      	ldr	r3, [r3, #32]
70002c60:	4618      	mov	r0, r3
70002c62:	f000 f953 	bl	70002f0c <FLASH_OB_NVConfig>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
70002c66:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
70002c6a:	f7ff ff4b 	bl	70002b04 <FLASH_WaitForLastOperation>
70002c6e:	4603      	mov	r3, r0
70002c70:	73fb      	strb	r3, [r7, #15]

    /* Clear PG_OPT Bit */
    CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
70002c72:	4b09      	ldr	r3, [pc, #36]	@ (70002c98 <HAL_FLASHEx_OBProgram+0xe8>)
70002c74:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002c78:	4a07      	ldr	r2, [pc, #28]	@ (70002c98 <HAL_FLASHEx_OBProgram+0xe8>)
70002c7a:	f023 0302 	bic.w	r3, r3, #2
70002c7e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
70002c82:	4b04      	ldr	r3, [pc, #16]	@ (70002c94 <HAL_FLASHEx_OBProgram+0xe4>)
70002c84:	2200      	movs	r2, #0
70002c86:	701a      	strb	r2, [r3, #0]

  return status;
70002c88:	7bfb      	ldrb	r3, [r7, #15]
}
70002c8a:	4618      	mov	r0, r3
70002c8c:	3710      	adds	r7, #16
70002c8e:	46bd      	mov	sp, r7
70002c90:	bd80      	pop	{r7, pc}
70002c92:	bf00      	nop
70002c94:	24000bdc 	.word	0x24000bdc
70002c98:	52002000 	.word	0x52002000

70002c9c <FLASH_OB_WRPConfig>:
  * @param  WRPSector
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPState, uint32_t WRPSector)
{
70002c9c:	b480      	push	{r7}
70002c9e:	b083      	sub	sp, #12
70002ca0:	af00      	add	r7, sp, #0
70002ca2:	6078      	str	r0, [r7, #4]
70002ca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRPSTATE(WRPState));

  /* Configure the write protected area */
  if (WRPState == OB_WRPSTATE_DISABLE)
70002ca6:	687b      	ldr	r3, [r7, #4]
70002ca8:	2b00      	cmp	r3, #0
70002caa:	d109      	bne.n	70002cc0 <FLASH_OB_WRPConfig+0x24>
  {
    FLASH->WRPSRP |= (WRPSector & FLASH_WRPSRP_WRPS);
70002cac:	4b0e      	ldr	r3, [pc, #56]	@ (70002ce8 <FLASH_OB_WRPConfig+0x4c>)
70002cae:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
70002cb2:	683b      	ldr	r3, [r7, #0]
70002cb4:	b2db      	uxtb	r3, r3
70002cb6:	490c      	ldr	r1, [pc, #48]	@ (70002ce8 <FLASH_OB_WRPConfig+0x4c>)
70002cb8:	4313      	orrs	r3, r2
70002cba:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
70002cbe:	e00c      	b.n	70002cda <FLASH_OB_WRPConfig+0x3e>
  else if (WRPState == OB_WRPSTATE_ENABLE)
70002cc0:	687b      	ldr	r3, [r7, #4]
70002cc2:	2b01      	cmp	r3, #1
70002cc4:	d109      	bne.n	70002cda <FLASH_OB_WRPConfig+0x3e>
    FLASH->WRPSRP &= (~(WRPSector & FLASH_WRPSRP_WRPS));
70002cc6:	4b08      	ldr	r3, [pc, #32]	@ (70002ce8 <FLASH_OB_WRPConfig+0x4c>)
70002cc8:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
70002ccc:	683b      	ldr	r3, [r7, #0]
70002cce:	b2db      	uxtb	r3, r3
70002cd0:	43db      	mvns	r3, r3
70002cd2:	4905      	ldr	r1, [pc, #20]	@ (70002ce8 <FLASH_OB_WRPConfig+0x4c>)
70002cd4:	4013      	ands	r3, r2
70002cd6:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
}
70002cda:	bf00      	nop
70002cdc:	370c      	adds	r7, #12
70002cde:	46bd      	mov	sp, r7
70002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
70002ce4:	4770      	bx	lr
70002ce6:	bf00      	nop
70002ce8:	52002000 	.word	0x52002000

70002cec <FLASH_OB_UserConfig>:
  * @param  UserConfig1 The selected User Option Bytes values
  * @param  UserConfig2 The selected User Option Bytes values
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig1, uint32_t UserConfig2)
{
70002cec:	b480      	push	{r7}
70002cee:	b087      	sub	sp, #28
70002cf0:	af00      	add	r7, sp, #0
70002cf2:	60f8      	str	r0, [r7, #12]
70002cf4:	60b9      	str	r1, [r7, #8]
70002cf6:	607a      	str	r2, [r7, #4]
  uint32_t optr_reg_val = 0;
70002cf8:	2300      	movs	r3, #0
70002cfa:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
70002cfc:	2300      	movs	r3, #0
70002cfe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
70002d00:	68fb      	ldr	r3, [r7, #12]
70002d02:	f003 0301 	and.w	r3, r3, #1
70002d06:	2b00      	cmp	r3, #0
70002d08:	d009      	beq.n	70002d1e <FLASH_OB_UserConfig+0x32>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig1 & FLASH_OBW1SR_BOR_LEVEL));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_BOR_LEVEL);
70002d0a:	68bb      	ldr	r3, [r7, #8]
70002d0c:	f003 030c 	and.w	r3, r3, #12
70002d10:	697a      	ldr	r2, [r7, #20]
70002d12:	4313      	orrs	r3, r2
70002d14:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_BOR_LEVEL;
70002d16:	693b      	ldr	r3, [r7, #16]
70002d18:	f043 030c 	orr.w	r3, r3, #12
70002d1c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
70002d1e:	68fb      	ldr	r3, [r7, #12]
70002d20:	f003 0302 	and.w	r3, r3, #2
70002d24:	2b00      	cmp	r3, #0
70002d26:	d009      	beq.n	70002d3c <FLASH_OB_UserConfig+0x50>
  {
    /* IWDG1_HW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig1 & FLASH_OBW1SR_IWDG_HW));

    /* Set value and mask for IWDG1_HW option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_HW);
70002d28:	68bb      	ldr	r3, [r7, #8]
70002d2a:	f003 0310 	and.w	r3, r3, #16
70002d2e:	697a      	ldr	r2, [r7, #20]
70002d30:	4313      	orrs	r3, r2
70002d32:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_HW;
70002d34:	693b      	ldr	r3, [r7, #16]
70002d36:	f043 0310 	orr.w	r3, r3, #16
70002d3a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
70002d3c:	68fb      	ldr	r3, [r7, #12]
70002d3e:	f003 0304 	and.w	r3, r3, #4
70002d42:	2b00      	cmp	r3, #0
70002d44:	d009      	beq.n	70002d5a <FLASH_OB_UserConfig+0x6e>
  {
    /* NRST_STOP_D1 option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig1 & FLASH_OBW1SR_NRST_STOP));

    /* Set value and mask for NRST_STOP_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STOP);
70002d46:	68bb      	ldr	r3, [r7, #8]
70002d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002d4c:	697a      	ldr	r2, [r7, #20]
70002d4e:	4313      	orrs	r3, r2
70002d50:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STOP;
70002d52:	693b      	ldr	r3, [r7, #16]
70002d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70002d58:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
70002d5a:	68fb      	ldr	r3, [r7, #12]
70002d5c:	f003 0308 	and.w	r3, r3, #8
70002d60:	2b00      	cmp	r3, #0
70002d62:	d009      	beq.n	70002d78 <FLASH_OB_UserConfig+0x8c>
  {
    /* NRST_STBY_D1 option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig1 & FLASH_OBW1SR_NRST_STBY));

    /* Set value and mask for NRST_STBY_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STBY);
70002d64:	68bb      	ldr	r3, [r7, #8]
70002d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002d6a:	697a      	ldr	r2, [r7, #20]
70002d6c:	4313      	orrs	r3, r2
70002d6e:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STBY;
70002d70:	693b      	ldr	r3, [r7, #16]
70002d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70002d76:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI1_HSLV) != 0U)
70002d78:	68fb      	ldr	r3, [r7, #12]
70002d7a:	f003 0310 	and.w	r3, r3, #16
70002d7e:	2b00      	cmp	r3, #0
70002d80:	d009      	beq.n	70002d96 <FLASH_OB_UserConfig+0xaa>
  {
    /* XSPI1_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI1_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV));

    /* Set value and mask for XSPI1_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV);
70002d82:	68bb      	ldr	r3, [r7, #8]
70002d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002d88:	697a      	ldr	r2, [r7, #20]
70002d8a:	4313      	orrs	r3, r2
70002d8c:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI1_HSLV;
70002d8e:	693b      	ldr	r3, [r7, #16]
70002d90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70002d94:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI2_HSLV) != 0U)
70002d96:	68fb      	ldr	r3, [r7, #12]
70002d98:	f003 0320 	and.w	r3, r3, #32
70002d9c:	2b00      	cmp	r3, #0
70002d9e:	d009      	beq.n	70002db4 <FLASH_OB_UserConfig+0xc8>
  {
    /* XSPI2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI2_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV));

    /* Set value and mask for XSPI2_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV);
70002da0:	68bb      	ldr	r3, [r7, #8]
70002da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002da6:	697a      	ldr	r2, [r7, #20]
70002da8:	4313      	orrs	r3, r2
70002daa:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI2_HSLV;
70002dac:	693b      	ldr	r3, [r7, #16]
70002dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002db2:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
70002db4:	68fb      	ldr	r3, [r7, #12]
70002db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002dba:	2b00      	cmp	r3, #0
70002dbc:	d009      	beq.n	70002dd2 <FLASH_OB_UserConfig+0xe6>
  {
    /* IWDG_FZ_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP));

    /* Set value and mask for IWDG_FZ_STOP option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP);
70002dbe:	68bb      	ldr	r3, [r7, #8]
70002dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70002dc4:	697a      	ldr	r2, [r7, #20]
70002dc6:	4313      	orrs	r3, r2
70002dc8:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STOP;
70002dca:	693b      	ldr	r3, [r7, #16]
70002dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70002dd0:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
70002dd2:	68fb      	ldr	r3, [r7, #12]
70002dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002dd8:	2b00      	cmp	r3, #0
70002dda:	d009      	beq.n	70002df0 <FLASH_OB_UserConfig+0x104>
  {
    /* IWDG_FZ_SDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY));

    /* Set value and mask for IWDG_FZ_SDBY option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY);
70002ddc:	68bb      	ldr	r3, [r7, #8]
70002dde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70002de2:	697a      	ldr	r2, [r7, #20]
70002de4:	4313      	orrs	r3, r2
70002de6:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STBY;
70002de8:	693b      	ldr	r3, [r7, #16]
70002dea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70002dee:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_VDDIO_HSLV) != 0U)
70002df0:	68fb      	ldr	r3, [r7, #12]
70002df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002df6:	2b00      	cmp	r3, #0
70002df8:	d009      	beq.n	70002e0e <FLASH_OB_UserConfig+0x122>
  {
    /* VDDIO_HSLV option byte should be modified */
    assert_param(IS_OB_USER_VDDIO_HSLV(UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV));

    /* Set value and mask for VDDIO_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV);
70002dfa:	68bb      	ldr	r3, [r7, #8]
70002dfc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70002e00:	697a      	ldr	r2, [r7, #20]
70002e02:	4313      	orrs	r3, r2
70002e04:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_VDDIO_HSLV;
70002e06:	693b      	ldr	r3, [r7, #16]
70002e08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70002e0c:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 1 if necessary */
  if (optr_reg_mask != 0U)
70002e0e:	693b      	ldr	r3, [r7, #16]
70002e10:	2b00      	cmp	r3, #0
70002e12:	d00a      	beq.n	70002e2a <FLASH_OB_UserConfig+0x13e>
  {
    MODIFY_REG(FLASH->OBW1SRP, optr_reg_mask, optr_reg_val);
70002e14:	4b2f      	ldr	r3, [pc, #188]	@ (70002ed4 <FLASH_OB_UserConfig+0x1e8>)
70002e16:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
70002e1a:	693b      	ldr	r3, [r7, #16]
70002e1c:	43db      	mvns	r3, r3
70002e1e:	401a      	ands	r2, r3
70002e20:	492c      	ldr	r1, [pc, #176]	@ (70002ed4 <FLASH_OB_UserConfig+0x1e8>)
70002e22:	697b      	ldr	r3, [r7, #20]
70002e24:	4313      	orrs	r3, r2
70002e26:	f8c1 3264 	str.w	r3, [r1, #612]	@ 0x264
  }

  optr_reg_val = 0;
70002e2a:	2300      	movs	r3, #0
70002e2c:	617b      	str	r3, [r7, #20]
  optr_reg_mask = 0;
70002e2e:	2300      	movs	r3, #0
70002e30:	613b      	str	r3, [r7, #16]

  if ((UserType & OB_USER_ITCM_AXI_SHARE) != 0U)
70002e32:	68fb      	ldr	r3, [r7, #12]
70002e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002e38:	2b00      	cmp	r3, #0
70002e3a:	d009      	beq.n	70002e50 <FLASH_OB_UserConfig+0x164>
  {
    /* ITCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_ITCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE));

    /* Set value and mask for ITCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE);
70002e3c:	687b      	ldr	r3, [r7, #4]
70002e3e:	f003 0307 	and.w	r3, r3, #7
70002e42:	697a      	ldr	r2, [r7, #20]
70002e44:	4313      	orrs	r3, r2
70002e46:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ITCM_AXI_SHARE;
70002e48:	693b      	ldr	r3, [r7, #16]
70002e4a:	f043 0307 	orr.w	r3, r3, #7
70002e4e:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_DTCM_AXI_SHARE) != 0U)
70002e50:	68fb      	ldr	r3, [r7, #12]
70002e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70002e56:	2b00      	cmp	r3, #0
70002e58:	d009      	beq.n	70002e6e <FLASH_OB_UserConfig+0x182>
  {
    /* DTCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_DTCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE));

    /* Set value and mask for DTCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE);
70002e5a:	687b      	ldr	r3, [r7, #4]
70002e5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70002e60:	697a      	ldr	r2, [r7, #20]
70002e62:	4313      	orrs	r3, r2
70002e64:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_DTCM_AXI_SHARE;
70002e66:	693b      	ldr	r3, [r7, #16]
70002e68:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
70002e6c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_SRAM_ECC) != 0U)
70002e6e:	68fb      	ldr	r3, [r7, #12]
70002e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70002e74:	2b00      	cmp	r3, #0
70002e76:	d009      	beq.n	70002e8c <FLASH_OB_UserConfig+0x1a0>
  {
    /* SRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_AXISRAM_ECC(UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM));

    /* Set value and mask for SRAM_ECC option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM);
70002e78:	687b      	ldr	r3, [r7, #4]
70002e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002e7e:	697a      	ldr	r2, [r7, #20]
70002e80:	4313      	orrs	r3, r2
70002e82:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ECC_ON_SRAM;
70002e84:	693b      	ldr	r3, [r7, #16]
70002e86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70002e8a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_I2C_NI3C) != 0U)
70002e8c:	68fb      	ldr	r3, [r7, #12]
70002e8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70002e92:	2b00      	cmp	r3, #0
70002e94:	d009      	beq.n	70002eaa <FLASH_OB_UserConfig+0x1be>
  {
    /* I2C_NI3C option byte should be modified */
    assert_param(IS_OB_USER_I2C_NI3C(UserConfig2 & FLASH_OBW2SR_I2C_NI3C));

    /* Set value and mask for I2C_NI3C option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_I2C_NI3C);
70002e96:	687b      	ldr	r3, [r7, #4]
70002e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002e9c:	697a      	ldr	r2, [r7, #20]
70002e9e:	4313      	orrs	r3, r2
70002ea0:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_I2C_NI3C;
70002ea2:	693b      	ldr	r3, [r7, #16]
70002ea4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002ea8:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 2 if necessary */
  if (optr_reg_mask != 0U)
70002eaa:	693b      	ldr	r3, [r7, #16]
70002eac:	2b00      	cmp	r3, #0
70002eae:	d00a      	beq.n	70002ec6 <FLASH_OB_UserConfig+0x1da>
  {
    MODIFY_REG(FLASH->OBW2SRP, optr_reg_mask, optr_reg_val);
70002eb0:	4b08      	ldr	r3, [pc, #32]	@ (70002ed4 <FLASH_OB_UserConfig+0x1e8>)
70002eb2:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
70002eb6:	693b      	ldr	r3, [r7, #16]
70002eb8:	43db      	mvns	r3, r3
70002eba:	401a      	ands	r2, r3
70002ebc:	4905      	ldr	r1, [pc, #20]	@ (70002ed4 <FLASH_OB_UserConfig+0x1e8>)
70002ebe:	697b      	ldr	r3, [r7, #20]
70002ec0:	4313      	orrs	r3, r2
70002ec2:	f8c1 326c 	str.w	r3, [r1, #620]	@ 0x26c
  }
}
70002ec6:	bf00      	nop
70002ec8:	371c      	adds	r7, #28
70002eca:	46bd      	mov	sp, r7
70002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
70002ed0:	4770      	bx	lr
70002ed2:	bf00      	nop
70002ed4:	52002000 	.word	0x52002000

70002ed8 <FLASH_OB_HDPConfig>:
  * @param  HDPEndPage
  *
  * @retval None
  */
static void FLASH_OB_HDPConfig(uint32_t HDPStartPage, uint32_t HDPEndPage)
{
70002ed8:	b480      	push	{r7}
70002eda:	b083      	sub	sp, #12
70002edc:	af00      	add	r7, sp, #0
70002ede:	6078      	str	r0, [r7, #4]
70002ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_HDP_PAGE(HDPStartPage));
  assert_param(IS_OB_HDP_PAGE(HDPEndPage));

  MODIFY_REG(FLASH->HDPSRP, (FLASH_HDPSRP_HDP_AREA_START | FLASH_HDPSRP_HDP_AREA_END), \
70002ee2:	4b09      	ldr	r3, [pc, #36]	@ (70002f08 <FLASH_OB_HDPConfig+0x30>)
70002ee4:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
70002ee8:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
70002eec:	683b      	ldr	r3, [r7, #0]
70002eee:	0419      	lsls	r1, r3, #16
70002ef0:	687b      	ldr	r3, [r7, #4]
70002ef2:	430b      	orrs	r3, r1
70002ef4:	4904      	ldr	r1, [pc, #16]	@ (70002f08 <FLASH_OB_HDPConfig+0x30>)
70002ef6:	4313      	orrs	r3, r2
70002ef8:	f8c1 3234 	str.w	r3, [r1, #564]	@ 0x234
             (HDPStartPage | (HDPEndPage << FLASH_HDPSRP_HDP_AREA_END_Pos)));
}
70002efc:	bf00      	nop
70002efe:	370c      	adds	r7, #12
70002f00:	46bd      	mov	sp, r7
70002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
70002f06:	4770      	bx	lr
70002f08:	52002000 	.word	0x52002000

70002f0c <FLASH_OB_NVConfig>:
  * @param  NVState
  *
  * @retval None
  */
static void FLASH_OB_NVConfig(uint32_t NVState)
{
70002f0c:	b480      	push	{r7}
70002f0e:	b083      	sub	sp, #12
70002f10:	af00      	add	r7, sp, #0
70002f12:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_OB_NVSTATE(NVState));

  MODIFY_REG(FLASH->NVSRP, FLASH_NVSRP_NVSTATE, NVState);
70002f14:	4b07      	ldr	r3, [pc, #28]	@ (70002f34 <FLASH_OB_NVConfig+0x28>)
70002f16:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
70002f1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
70002f1e:	4905      	ldr	r1, [pc, #20]	@ (70002f34 <FLASH_OB_NVConfig+0x28>)
70002f20:	687b      	ldr	r3, [r7, #4]
70002f22:	4313      	orrs	r3, r2
70002f24:	f8c1 3204 	str.w	r3, [r1, #516]	@ 0x204
}
70002f28:	bf00      	nop
70002f2a:	370c      	adds	r7, #12
70002f2c:	46bd      	mov	sp, r7
70002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002f32:	4770      	bx	lr
70002f34:	52002000 	.word	0x52002000

70002f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70002f38:	b480      	push	{r7}
70002f3a:	b087      	sub	sp, #28
70002f3c:	af00      	add	r7, sp, #0
70002f3e:	6078      	str	r0, [r7, #4]
70002f40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70002f42:	2300      	movs	r3, #0
70002f44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70002f46:	e143      	b.n	700031d0 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70002f48:	683b      	ldr	r3, [r7, #0]
70002f4a:	681a      	ldr	r2, [r3, #0]
70002f4c:	2101      	movs	r1, #1
70002f4e:	697b      	ldr	r3, [r7, #20]
70002f50:	fa01 f303 	lsl.w	r3, r1, r3
70002f54:	4013      	ands	r3, r2
70002f56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70002f58:	68fb      	ldr	r3, [r7, #12]
70002f5a:	2b00      	cmp	r3, #0
70002f5c:	f000 8135 	beq.w	700031ca <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70002f60:	683b      	ldr	r3, [r7, #0]
70002f62:	685b      	ldr	r3, [r3, #4]
70002f64:	f003 0303 	and.w	r3, r3, #3
70002f68:	2b01      	cmp	r3, #1
70002f6a:	d005      	beq.n	70002f78 <HAL_GPIO_Init+0x40>
70002f6c:	683b      	ldr	r3, [r7, #0]
70002f6e:	685b      	ldr	r3, [r3, #4]
70002f70:	f003 0303 	and.w	r3, r3, #3
70002f74:	2b02      	cmp	r3, #2
70002f76:	d130      	bne.n	70002fda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70002f78:	687b      	ldr	r3, [r7, #4]
70002f7a:	689b      	ldr	r3, [r3, #8]
70002f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70002f7e:	697b      	ldr	r3, [r7, #20]
70002f80:	005b      	lsls	r3, r3, #1
70002f82:	2203      	movs	r2, #3
70002f84:	fa02 f303 	lsl.w	r3, r2, r3
70002f88:	43db      	mvns	r3, r3
70002f8a:	693a      	ldr	r2, [r7, #16]
70002f8c:	4013      	ands	r3, r2
70002f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70002f90:	683b      	ldr	r3, [r7, #0]
70002f92:	68da      	ldr	r2, [r3, #12]
70002f94:	697b      	ldr	r3, [r7, #20]
70002f96:	005b      	lsls	r3, r3, #1
70002f98:	fa02 f303 	lsl.w	r3, r2, r3
70002f9c:	693a      	ldr	r2, [r7, #16]
70002f9e:	4313      	orrs	r3, r2
70002fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70002fa2:	687b      	ldr	r3, [r7, #4]
70002fa4:	693a      	ldr	r2, [r7, #16]
70002fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70002fa8:	687b      	ldr	r3, [r7, #4]
70002faa:	685b      	ldr	r3, [r3, #4]
70002fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70002fae:	2201      	movs	r2, #1
70002fb0:	697b      	ldr	r3, [r7, #20]
70002fb2:	fa02 f303 	lsl.w	r3, r2, r3
70002fb6:	43db      	mvns	r3, r3
70002fb8:	693a      	ldr	r2, [r7, #16]
70002fba:	4013      	ands	r3, r2
70002fbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70002fbe:	683b      	ldr	r3, [r7, #0]
70002fc0:	685b      	ldr	r3, [r3, #4]
70002fc2:	091b      	lsrs	r3, r3, #4
70002fc4:	f003 0201 	and.w	r2, r3, #1
70002fc8:	697b      	ldr	r3, [r7, #20]
70002fca:	fa02 f303 	lsl.w	r3, r2, r3
70002fce:	693a      	ldr	r2, [r7, #16]
70002fd0:	4313      	orrs	r3, r2
70002fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70002fd4:	687b      	ldr	r3, [r7, #4]
70002fd6:	693a      	ldr	r2, [r7, #16]
70002fd8:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70002fda:	683b      	ldr	r3, [r7, #0]
70002fdc:	685b      	ldr	r3, [r3, #4]
70002fde:	f003 0303 	and.w	r3, r3, #3
70002fe2:	2b03      	cmp	r3, #3
70002fe4:	d109      	bne.n	70002ffa <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70002fe6:	683b      	ldr	r3, [r7, #0]
70002fe8:	685b      	ldr	r3, [r3, #4]
70002fea:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70002fee:	2b03      	cmp	r3, #3
70002ff0:	d11b      	bne.n	7000302a <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70002ff2:	683b      	ldr	r3, [r7, #0]
70002ff4:	689b      	ldr	r3, [r3, #8]
70002ff6:	2b01      	cmp	r3, #1
70002ff8:	d017      	beq.n	7000302a <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70002ffa:	687b      	ldr	r3, [r7, #4]
70002ffc:	68db      	ldr	r3, [r3, #12]
70002ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70003000:	697b      	ldr	r3, [r7, #20]
70003002:	005b      	lsls	r3, r3, #1
70003004:	2203      	movs	r2, #3
70003006:	fa02 f303 	lsl.w	r3, r2, r3
7000300a:	43db      	mvns	r3, r3
7000300c:	693a      	ldr	r2, [r7, #16]
7000300e:	4013      	ands	r3, r2
70003010:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70003012:	683b      	ldr	r3, [r7, #0]
70003014:	689a      	ldr	r2, [r3, #8]
70003016:	697b      	ldr	r3, [r7, #20]
70003018:	005b      	lsls	r3, r3, #1
7000301a:	fa02 f303 	lsl.w	r3, r2, r3
7000301e:	693a      	ldr	r2, [r7, #16]
70003020:	4313      	orrs	r3, r2
70003022:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70003024:	687b      	ldr	r3, [r7, #4]
70003026:	693a      	ldr	r2, [r7, #16]
70003028:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
7000302a:	683b      	ldr	r3, [r7, #0]
7000302c:	685b      	ldr	r3, [r3, #4]
7000302e:	f003 0303 	and.w	r3, r3, #3
70003032:	2b02      	cmp	r3, #2
70003034:	d123      	bne.n	7000307e <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70003036:	697b      	ldr	r3, [r7, #20]
70003038:	08da      	lsrs	r2, r3, #3
7000303a:	687b      	ldr	r3, [r7, #4]
7000303c:	3208      	adds	r2, #8
7000303e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70003042:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70003044:	697b      	ldr	r3, [r7, #20]
70003046:	f003 0307 	and.w	r3, r3, #7
7000304a:	009b      	lsls	r3, r3, #2
7000304c:	220f      	movs	r2, #15
7000304e:	fa02 f303 	lsl.w	r3, r2, r3
70003052:	43db      	mvns	r3, r3
70003054:	693a      	ldr	r2, [r7, #16]
70003056:	4013      	ands	r3, r2
70003058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
7000305a:	683b      	ldr	r3, [r7, #0]
7000305c:	691a      	ldr	r2, [r3, #16]
7000305e:	697b      	ldr	r3, [r7, #20]
70003060:	f003 0307 	and.w	r3, r3, #7
70003064:	009b      	lsls	r3, r3, #2
70003066:	fa02 f303 	lsl.w	r3, r2, r3
7000306a:	693a      	ldr	r2, [r7, #16]
7000306c:	4313      	orrs	r3, r2
7000306e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70003070:	697b      	ldr	r3, [r7, #20]
70003072:	08da      	lsrs	r2, r3, #3
70003074:	687b      	ldr	r3, [r7, #4]
70003076:	3208      	adds	r2, #8
70003078:	6939      	ldr	r1, [r7, #16]
7000307a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
7000307e:	687b      	ldr	r3, [r7, #4]
70003080:	681b      	ldr	r3, [r3, #0]
70003082:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70003084:	697b      	ldr	r3, [r7, #20]
70003086:	005b      	lsls	r3, r3, #1
70003088:	2203      	movs	r2, #3
7000308a:	fa02 f303 	lsl.w	r3, r2, r3
7000308e:	43db      	mvns	r3, r3
70003090:	693a      	ldr	r2, [r7, #16]
70003092:	4013      	ands	r3, r2
70003094:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70003096:	683b      	ldr	r3, [r7, #0]
70003098:	685b      	ldr	r3, [r3, #4]
7000309a:	f003 0203 	and.w	r2, r3, #3
7000309e:	697b      	ldr	r3, [r7, #20]
700030a0:	005b      	lsls	r3, r3, #1
700030a2:	fa02 f303 	lsl.w	r3, r2, r3
700030a6:	693a      	ldr	r2, [r7, #16]
700030a8:	4313      	orrs	r3, r2
700030aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
700030ac:	687b      	ldr	r3, [r7, #4]
700030ae:	693a      	ldr	r2, [r7, #16]
700030b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
700030b2:	683b      	ldr	r3, [r7, #0]
700030b4:	685b      	ldr	r3, [r3, #4]
700030b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
700030ba:	2b00      	cmp	r3, #0
700030bc:	f000 8085 	beq.w	700031ca <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
700030c0:	4a4b      	ldr	r2, [pc, #300]	@ (700031f0 <HAL_GPIO_Init+0x2b8>)
700030c2:	697b      	ldr	r3, [r7, #20]
700030c4:	089b      	lsrs	r3, r3, #2
700030c6:	334c      	adds	r3, #76	@ 0x4c
700030c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
700030cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
700030ce:	697b      	ldr	r3, [r7, #20]
700030d0:	f003 0303 	and.w	r3, r3, #3
700030d4:	009b      	lsls	r3, r3, #2
700030d6:	220f      	movs	r2, #15
700030d8:	fa02 f303 	lsl.w	r3, r2, r3
700030dc:	43db      	mvns	r3, r3
700030de:	693a      	ldr	r2, [r7, #16]
700030e0:	4013      	ands	r3, r2
700030e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
700030e4:	687b      	ldr	r3, [r7, #4]
700030e6:	0a9a      	lsrs	r2, r3, #10
700030e8:	4b42      	ldr	r3, [pc, #264]	@ (700031f4 <HAL_GPIO_Init+0x2bc>)
700030ea:	4013      	ands	r3, r2
700030ec:	697a      	ldr	r2, [r7, #20]
700030ee:	f002 0203 	and.w	r2, r2, #3
700030f2:	0092      	lsls	r2, r2, #2
700030f4:	4093      	lsls	r3, r2
700030f6:	693a      	ldr	r2, [r7, #16]
700030f8:	4313      	orrs	r3, r2
700030fa:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
700030fc:	493c      	ldr	r1, [pc, #240]	@ (700031f0 <HAL_GPIO_Init+0x2b8>)
700030fe:	697b      	ldr	r3, [r7, #20]
70003100:	089b      	lsrs	r3, r3, #2
70003102:	334c      	adds	r3, #76	@ 0x4c
70003104:	693a      	ldr	r2, [r7, #16]
70003106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
7000310a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000310e:	681b      	ldr	r3, [r3, #0]
70003110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003112:	68fb      	ldr	r3, [r7, #12]
70003114:	43db      	mvns	r3, r3
70003116:	693a      	ldr	r2, [r7, #16]
70003118:	4013      	ands	r3, r2
7000311a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
7000311c:	683b      	ldr	r3, [r7, #0]
7000311e:	685b      	ldr	r3, [r3, #4]
70003120:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70003124:	2b00      	cmp	r3, #0
70003126:	d003      	beq.n	70003130 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70003128:	693a      	ldr	r2, [r7, #16]
7000312a:	68fb      	ldr	r3, [r7, #12]
7000312c:	4313      	orrs	r3, r2
7000312e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70003130:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003134:	693b      	ldr	r3, [r7, #16]
70003136:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70003138:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000313c:	685b      	ldr	r3, [r3, #4]
7000313e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003140:	68fb      	ldr	r3, [r7, #12]
70003142:	43db      	mvns	r3, r3
70003144:	693a      	ldr	r2, [r7, #16]
70003146:	4013      	ands	r3, r2
70003148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
7000314a:	683b      	ldr	r3, [r7, #0]
7000314c:	685b      	ldr	r3, [r3, #4]
7000314e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70003152:	2b00      	cmp	r3, #0
70003154:	d003      	beq.n	7000315e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70003156:	693a      	ldr	r2, [r7, #16]
70003158:	68fb      	ldr	r3, [r7, #12]
7000315a:	4313      	orrs	r3, r2
7000315c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
7000315e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003162:	693b      	ldr	r3, [r7, #16]
70003164:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70003166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000316a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
7000316e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003170:	68fb      	ldr	r3, [r7, #12]
70003172:	43db      	mvns	r3, r3
70003174:	693a      	ldr	r2, [r7, #16]
70003176:	4013      	ands	r3, r2
70003178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
7000317a:	683b      	ldr	r3, [r7, #0]
7000317c:	685b      	ldr	r3, [r3, #4]
7000317e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003182:	2b00      	cmp	r3, #0
70003184:	d003      	beq.n	7000318e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70003186:	693a      	ldr	r2, [r7, #16]
70003188:	68fb      	ldr	r3, [r7, #12]
7000318a:	4313      	orrs	r3, r2
7000318c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
7000318e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003192:	693b      	ldr	r3, [r7, #16]
70003194:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70003198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000319c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700031a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
700031a2:	68fb      	ldr	r3, [r7, #12]
700031a4:	43db      	mvns	r3, r3
700031a6:	693a      	ldr	r2, [r7, #16]
700031a8:	4013      	ands	r3, r2
700031aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
700031ac:	683b      	ldr	r3, [r7, #0]
700031ae:	685b      	ldr	r3, [r3, #4]
700031b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700031b4:	2b00      	cmp	r3, #0
700031b6:	d003      	beq.n	700031c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
700031b8:	693a      	ldr	r2, [r7, #16]
700031ba:	68fb      	ldr	r3, [r7, #12]
700031bc:	4313      	orrs	r3, r2
700031be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
700031c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700031c4:	693b      	ldr	r3, [r7, #16]
700031c6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
700031ca:	697b      	ldr	r3, [r7, #20]
700031cc:	3301      	adds	r3, #1
700031ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
700031d0:	683b      	ldr	r3, [r7, #0]
700031d2:	681a      	ldr	r2, [r3, #0]
700031d4:	697b      	ldr	r3, [r7, #20]
700031d6:	fa22 f303 	lsr.w	r3, r2, r3
700031da:	2b00      	cmp	r3, #0
700031dc:	f47f aeb4 	bne.w	70002f48 <HAL_GPIO_Init+0x10>
  }
}
700031e0:	bf00      	nop
700031e2:	bf00      	nop
700031e4:	371c      	adds	r7, #28
700031e6:	46bd      	mov	sp, r7
700031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
700031ec:	4770      	bx	lr
700031ee:	bf00      	nop
700031f0:	58000400 	.word	0x58000400
700031f4:	0029ff7f 	.word	0x0029ff7f

700031f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
700031f8:	b580      	push	{r7, lr}
700031fa:	b082      	sub	sp, #8
700031fc:	af00      	add	r7, sp, #0
700031fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
70003200:	687b      	ldr	r3, [r7, #4]
70003202:	2b00      	cmp	r3, #0
70003204:	d101      	bne.n	7000320a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
70003206:	2301      	movs	r3, #1
70003208:	e08b      	b.n	70003322 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
7000320a:	687b      	ldr	r3, [r7, #4]
7000320c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
70003210:	b2db      	uxtb	r3, r3
70003212:	2b00      	cmp	r3, #0
70003214:	d106      	bne.n	70003224 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
70003216:	687b      	ldr	r3, [r7, #4]
70003218:	2200      	movs	r2, #0
7000321a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
7000321e:	6878      	ldr	r0, [r7, #4]
70003220:	f7fd fd50 	bl	70000cc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
70003224:	687b      	ldr	r3, [r7, #4]
70003226:	2224      	movs	r2, #36	@ 0x24
70003228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
7000322c:	687b      	ldr	r3, [r7, #4]
7000322e:	681b      	ldr	r3, [r3, #0]
70003230:	681a      	ldr	r2, [r3, #0]
70003232:	687b      	ldr	r3, [r7, #4]
70003234:	681b      	ldr	r3, [r3, #0]
70003236:	f022 0201 	bic.w	r2, r2, #1
7000323a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
7000323c:	687b      	ldr	r3, [r7, #4]
7000323e:	685a      	ldr	r2, [r3, #4]
70003240:	687b      	ldr	r3, [r7, #4]
70003242:	681b      	ldr	r3, [r3, #0]
70003244:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
70003248:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
7000324a:	687b      	ldr	r3, [r7, #4]
7000324c:	681b      	ldr	r3, [r3, #0]
7000324e:	689a      	ldr	r2, [r3, #8]
70003250:	687b      	ldr	r3, [r7, #4]
70003252:	681b      	ldr	r3, [r3, #0]
70003254:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
70003258:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
7000325a:	687b      	ldr	r3, [r7, #4]
7000325c:	68db      	ldr	r3, [r3, #12]
7000325e:	2b01      	cmp	r3, #1
70003260:	d107      	bne.n	70003272 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
70003262:	687b      	ldr	r3, [r7, #4]
70003264:	689a      	ldr	r2, [r3, #8]
70003266:	687b      	ldr	r3, [r7, #4]
70003268:	681b      	ldr	r3, [r3, #0]
7000326a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
7000326e:	609a      	str	r2, [r3, #8]
70003270:	e006      	b.n	70003280 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
70003272:	687b      	ldr	r3, [r7, #4]
70003274:	689a      	ldr	r2, [r3, #8]
70003276:	687b      	ldr	r3, [r7, #4]
70003278:	681b      	ldr	r3, [r3, #0]
7000327a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
7000327e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
70003280:	687b      	ldr	r3, [r7, #4]
70003282:	68db      	ldr	r3, [r3, #12]
70003284:	2b02      	cmp	r3, #2
70003286:	d108      	bne.n	7000329a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
70003288:	687b      	ldr	r3, [r7, #4]
7000328a:	681b      	ldr	r3, [r3, #0]
7000328c:	685a      	ldr	r2, [r3, #4]
7000328e:	687b      	ldr	r3, [r7, #4]
70003290:	681b      	ldr	r3, [r3, #0]
70003292:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
70003296:	605a      	str	r2, [r3, #4]
70003298:	e007      	b.n	700032aa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
7000329a:	687b      	ldr	r3, [r7, #4]
7000329c:	681b      	ldr	r3, [r3, #0]
7000329e:	685a      	ldr	r2, [r3, #4]
700032a0:	687b      	ldr	r3, [r7, #4]
700032a2:	681b      	ldr	r3, [r3, #0]
700032a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
700032a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
700032aa:	687b      	ldr	r3, [r7, #4]
700032ac:	681b      	ldr	r3, [r3, #0]
700032ae:	6859      	ldr	r1, [r3, #4]
700032b0:	687b      	ldr	r3, [r7, #4]
700032b2:	681a      	ldr	r2, [r3, #0]
700032b4:	4b1d      	ldr	r3, [pc, #116]	@ (7000332c <HAL_I2C_Init+0x134>)
700032b6:	430b      	orrs	r3, r1
700032b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
700032ba:	687b      	ldr	r3, [r7, #4]
700032bc:	681b      	ldr	r3, [r3, #0]
700032be:	68da      	ldr	r2, [r3, #12]
700032c0:	687b      	ldr	r3, [r7, #4]
700032c2:	681b      	ldr	r3, [r3, #0]
700032c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
700032c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
700032ca:	687b      	ldr	r3, [r7, #4]
700032cc:	691a      	ldr	r2, [r3, #16]
700032ce:	687b      	ldr	r3, [r7, #4]
700032d0:	695b      	ldr	r3, [r3, #20]
700032d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
700032d6:	687b      	ldr	r3, [r7, #4]
700032d8:	699b      	ldr	r3, [r3, #24]
700032da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
700032dc:	687b      	ldr	r3, [r7, #4]
700032de:	681b      	ldr	r3, [r3, #0]
700032e0:	430a      	orrs	r2, r1
700032e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
700032e4:	687b      	ldr	r3, [r7, #4]
700032e6:	69d9      	ldr	r1, [r3, #28]
700032e8:	687b      	ldr	r3, [r7, #4]
700032ea:	6a1a      	ldr	r2, [r3, #32]
700032ec:	687b      	ldr	r3, [r7, #4]
700032ee:	681b      	ldr	r3, [r3, #0]
700032f0:	430a      	orrs	r2, r1
700032f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
700032f4:	687b      	ldr	r3, [r7, #4]
700032f6:	681b      	ldr	r3, [r3, #0]
700032f8:	681a      	ldr	r2, [r3, #0]
700032fa:	687b      	ldr	r3, [r7, #4]
700032fc:	681b      	ldr	r3, [r3, #0]
700032fe:	f042 0201 	orr.w	r2, r2, #1
70003302:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
70003304:	687b      	ldr	r3, [r7, #4]
70003306:	2200      	movs	r2, #0
70003308:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
7000330a:	687b      	ldr	r3, [r7, #4]
7000330c:	2220      	movs	r2, #32
7000330e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
70003312:	687b      	ldr	r3, [r7, #4]
70003314:	2200      	movs	r2, #0
70003316:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
70003318:	687b      	ldr	r3, [r7, #4]
7000331a:	2200      	movs	r2, #0
7000331c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
70003320:	2300      	movs	r3, #0
}
70003322:	4618      	mov	r0, r3
70003324:	3708      	adds	r7, #8
70003326:	46bd      	mov	sp, r7
70003328:	bd80      	pop	{r7, pc}
7000332a:	bf00      	nop
7000332c:	02008000 	.word	0x02008000

70003330 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
70003330:	b480      	push	{r7}
70003332:	b083      	sub	sp, #12
70003334:	af00      	add	r7, sp, #0
70003336:	6078      	str	r0, [r7, #4]
70003338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
7000333a:	687b      	ldr	r3, [r7, #4]
7000333c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
70003340:	b2db      	uxtb	r3, r3
70003342:	2b20      	cmp	r3, #32
70003344:	d138      	bne.n	700033b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
70003346:	687b      	ldr	r3, [r7, #4]
70003348:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
7000334c:	2b01      	cmp	r3, #1
7000334e:	d101      	bne.n	70003354 <HAL_I2CEx_ConfigAnalogFilter+0x24>
70003350:	2302      	movs	r3, #2
70003352:	e032      	b.n	700033ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
70003354:	687b      	ldr	r3, [r7, #4]
70003356:	2201      	movs	r2, #1
70003358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
7000335c:	687b      	ldr	r3, [r7, #4]
7000335e:	2224      	movs	r2, #36	@ 0x24
70003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
70003364:	687b      	ldr	r3, [r7, #4]
70003366:	681b      	ldr	r3, [r3, #0]
70003368:	681a      	ldr	r2, [r3, #0]
7000336a:	687b      	ldr	r3, [r7, #4]
7000336c:	681b      	ldr	r3, [r3, #0]
7000336e:	f022 0201 	bic.w	r2, r2, #1
70003372:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
70003374:	687b      	ldr	r3, [r7, #4]
70003376:	681b      	ldr	r3, [r3, #0]
70003378:	681a      	ldr	r2, [r3, #0]
7000337a:	687b      	ldr	r3, [r7, #4]
7000337c:	681b      	ldr	r3, [r3, #0]
7000337e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
70003382:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
70003384:	687b      	ldr	r3, [r7, #4]
70003386:	681b      	ldr	r3, [r3, #0]
70003388:	6819      	ldr	r1, [r3, #0]
7000338a:	687b      	ldr	r3, [r7, #4]
7000338c:	681b      	ldr	r3, [r3, #0]
7000338e:	683a      	ldr	r2, [r7, #0]
70003390:	430a      	orrs	r2, r1
70003392:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
70003394:	687b      	ldr	r3, [r7, #4]
70003396:	681b      	ldr	r3, [r3, #0]
70003398:	681a      	ldr	r2, [r3, #0]
7000339a:	687b      	ldr	r3, [r7, #4]
7000339c:	681b      	ldr	r3, [r3, #0]
7000339e:	f042 0201 	orr.w	r2, r2, #1
700033a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
700033a4:	687b      	ldr	r3, [r7, #4]
700033a6:	2220      	movs	r2, #32
700033a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
700033ac:	687b      	ldr	r3, [r7, #4]
700033ae:	2200      	movs	r2, #0
700033b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
700033b4:	2300      	movs	r3, #0
700033b6:	e000      	b.n	700033ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
700033b8:	2302      	movs	r3, #2
  }
}
700033ba:	4618      	mov	r0, r3
700033bc:	370c      	adds	r7, #12
700033be:	46bd      	mov	sp, r7
700033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700033c4:	4770      	bx	lr

700033c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
700033c6:	b480      	push	{r7}
700033c8:	b085      	sub	sp, #20
700033ca:	af00      	add	r7, sp, #0
700033cc:	6078      	str	r0, [r7, #4]
700033ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
700033d0:	687b      	ldr	r3, [r7, #4]
700033d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
700033d6:	b2db      	uxtb	r3, r3
700033d8:	2b20      	cmp	r3, #32
700033da:	d139      	bne.n	70003450 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
700033dc:	687b      	ldr	r3, [r7, #4]
700033de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
700033e2:	2b01      	cmp	r3, #1
700033e4:	d101      	bne.n	700033ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
700033e6:	2302      	movs	r3, #2
700033e8:	e033      	b.n	70003452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
700033ea:	687b      	ldr	r3, [r7, #4]
700033ec:	2201      	movs	r2, #1
700033ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
700033f2:	687b      	ldr	r3, [r7, #4]
700033f4:	2224      	movs	r2, #36	@ 0x24
700033f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
700033fa:	687b      	ldr	r3, [r7, #4]
700033fc:	681b      	ldr	r3, [r3, #0]
700033fe:	681a      	ldr	r2, [r3, #0]
70003400:	687b      	ldr	r3, [r7, #4]
70003402:	681b      	ldr	r3, [r3, #0]
70003404:	f022 0201 	bic.w	r2, r2, #1
70003408:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
7000340a:	687b      	ldr	r3, [r7, #4]
7000340c:	681b      	ldr	r3, [r3, #0]
7000340e:	681b      	ldr	r3, [r3, #0]
70003410:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
70003412:	68fb      	ldr	r3, [r7, #12]
70003414:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
70003418:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
7000341a:	683b      	ldr	r3, [r7, #0]
7000341c:	021b      	lsls	r3, r3, #8
7000341e:	68fa      	ldr	r2, [r7, #12]
70003420:	4313      	orrs	r3, r2
70003422:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
70003424:	687b      	ldr	r3, [r7, #4]
70003426:	681b      	ldr	r3, [r3, #0]
70003428:	68fa      	ldr	r2, [r7, #12]
7000342a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
7000342c:	687b      	ldr	r3, [r7, #4]
7000342e:	681b      	ldr	r3, [r3, #0]
70003430:	681a      	ldr	r2, [r3, #0]
70003432:	687b      	ldr	r3, [r7, #4]
70003434:	681b      	ldr	r3, [r3, #0]
70003436:	f042 0201 	orr.w	r2, r2, #1
7000343a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
7000343c:	687b      	ldr	r3, [r7, #4]
7000343e:	2220      	movs	r2, #32
70003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
70003444:	687b      	ldr	r3, [r7, #4]
70003446:	2200      	movs	r2, #0
70003448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
7000344c:	2300      	movs	r3, #0
7000344e:	e000      	b.n	70003452 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
70003450:	2302      	movs	r3, #2
  }
}
70003452:	4618      	mov	r0, r3
70003454:	3714      	adds	r7, #20
70003456:	46bd      	mov	sp, r7
70003458:	f85d 7b04 	ldr.w	r7, [sp], #4
7000345c:	4770      	bx	lr
	...

70003460 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
70003460:	b580      	push	{r7, lr}
70003462:	b084      	sub	sp, #16
70003464:	af00      	add	r7, sp, #0
70003466:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
70003468:	687b      	ldr	r3, [r7, #4]
7000346a:	2b00      	cmp	r3, #0
7000346c:	d101      	bne.n	70003472 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
7000346e:	2301      	movs	r3, #1
70003470:	e0bf      	b.n	700035f2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
70003472:	687b      	ldr	r3, [r7, #4]
70003474:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
70003478:	b2db      	uxtb	r3, r3
7000347a:	2b00      	cmp	r3, #0
7000347c:	d106      	bne.n	7000348c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
7000347e:	687b      	ldr	r3, [r7, #4]
70003480:	2200      	movs	r2, #0
70003482:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
70003486:	6878      	ldr	r0, [r7, #4]
70003488:	f7fd fd78 	bl	70000f7c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
7000348c:	687b      	ldr	r3, [r7, #4]
7000348e:	2202      	movs	r2, #2
70003490:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
70003494:	687b      	ldr	r3, [r7, #4]
70003496:	681b      	ldr	r3, [r3, #0]
70003498:	699a      	ldr	r2, [r3, #24]
7000349a:	687b      	ldr	r3, [r7, #4]
7000349c:	681b      	ldr	r3, [r3, #0]
7000349e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
700034a2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
700034a4:	687b      	ldr	r3, [r7, #4]
700034a6:	681b      	ldr	r3, [r3, #0]
700034a8:	6999      	ldr	r1, [r3, #24]
700034aa:	687b      	ldr	r3, [r7, #4]
700034ac:	685a      	ldr	r2, [r3, #4]
700034ae:	687b      	ldr	r3, [r7, #4]
700034b0:	689b      	ldr	r3, [r3, #8]
700034b2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
700034b4:	687b      	ldr	r3, [r7, #4]
700034b6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
700034b8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
700034ba:	687b      	ldr	r3, [r7, #4]
700034bc:	691b      	ldr	r3, [r3, #16]
700034be:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
700034c0:	687b      	ldr	r3, [r7, #4]
700034c2:	681b      	ldr	r3, [r3, #0]
700034c4:	430a      	orrs	r2, r1
700034c6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
700034c8:	687b      	ldr	r3, [r7, #4]
700034ca:	681b      	ldr	r3, [r3, #0]
700034cc:	6899      	ldr	r1, [r3, #8]
700034ce:	687b      	ldr	r3, [r7, #4]
700034d0:	681a      	ldr	r2, [r3, #0]
700034d2:	4b4a      	ldr	r3, [pc, #296]	@ (700035fc <HAL_LTDC_Init+0x19c>)
700034d4:	400b      	ands	r3, r1
700034d6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
700034d8:	687b      	ldr	r3, [r7, #4]
700034da:	695b      	ldr	r3, [r3, #20]
700034dc:	041b      	lsls	r3, r3, #16
700034de:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
700034e0:	687b      	ldr	r3, [r7, #4]
700034e2:	681b      	ldr	r3, [r3, #0]
700034e4:	6899      	ldr	r1, [r3, #8]
700034e6:	687b      	ldr	r3, [r7, #4]
700034e8:	699a      	ldr	r2, [r3, #24]
700034ea:	68fb      	ldr	r3, [r7, #12]
700034ec:	431a      	orrs	r2, r3
700034ee:	687b      	ldr	r3, [r7, #4]
700034f0:	681b      	ldr	r3, [r3, #0]
700034f2:	430a      	orrs	r2, r1
700034f4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
700034f6:	687b      	ldr	r3, [r7, #4]
700034f8:	681b      	ldr	r3, [r3, #0]
700034fa:	68d9      	ldr	r1, [r3, #12]
700034fc:	687b      	ldr	r3, [r7, #4]
700034fe:	681a      	ldr	r2, [r3, #0]
70003500:	4b3e      	ldr	r3, [pc, #248]	@ (700035fc <HAL_LTDC_Init+0x19c>)
70003502:	400b      	ands	r3, r1
70003504:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
70003506:	687b      	ldr	r3, [r7, #4]
70003508:	69db      	ldr	r3, [r3, #28]
7000350a:	041b      	lsls	r3, r3, #16
7000350c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
7000350e:	687b      	ldr	r3, [r7, #4]
70003510:	681b      	ldr	r3, [r3, #0]
70003512:	68d9      	ldr	r1, [r3, #12]
70003514:	687b      	ldr	r3, [r7, #4]
70003516:	6a1a      	ldr	r2, [r3, #32]
70003518:	68fb      	ldr	r3, [r7, #12]
7000351a:	431a      	orrs	r2, r3
7000351c:	687b      	ldr	r3, [r7, #4]
7000351e:	681b      	ldr	r3, [r3, #0]
70003520:	430a      	orrs	r2, r1
70003522:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
70003524:	687b      	ldr	r3, [r7, #4]
70003526:	681b      	ldr	r3, [r3, #0]
70003528:	6919      	ldr	r1, [r3, #16]
7000352a:	687b      	ldr	r3, [r7, #4]
7000352c:	681a      	ldr	r2, [r3, #0]
7000352e:	4b33      	ldr	r3, [pc, #204]	@ (700035fc <HAL_LTDC_Init+0x19c>)
70003530:	400b      	ands	r3, r1
70003532:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
70003534:	687b      	ldr	r3, [r7, #4]
70003536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003538:	041b      	lsls	r3, r3, #16
7000353a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
7000353c:	687b      	ldr	r3, [r7, #4]
7000353e:	681b      	ldr	r3, [r3, #0]
70003540:	6919      	ldr	r1, [r3, #16]
70003542:	687b      	ldr	r3, [r7, #4]
70003544:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70003546:	68fb      	ldr	r3, [r7, #12]
70003548:	431a      	orrs	r2, r3
7000354a:	687b      	ldr	r3, [r7, #4]
7000354c:	681b      	ldr	r3, [r3, #0]
7000354e:	430a      	orrs	r2, r1
70003550:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
70003552:	687b      	ldr	r3, [r7, #4]
70003554:	681b      	ldr	r3, [r3, #0]
70003556:	6959      	ldr	r1, [r3, #20]
70003558:	687b      	ldr	r3, [r7, #4]
7000355a:	681a      	ldr	r2, [r3, #0]
7000355c:	4b27      	ldr	r3, [pc, #156]	@ (700035fc <HAL_LTDC_Init+0x19c>)
7000355e:	400b      	ands	r3, r1
70003560:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
70003562:	687b      	ldr	r3, [r7, #4]
70003564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003566:	041b      	lsls	r3, r3, #16
70003568:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
7000356a:	687b      	ldr	r3, [r7, #4]
7000356c:	681b      	ldr	r3, [r3, #0]
7000356e:	6959      	ldr	r1, [r3, #20]
70003570:	687b      	ldr	r3, [r7, #4]
70003572:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
70003574:	68fb      	ldr	r3, [r7, #12]
70003576:	431a      	orrs	r2, r3
70003578:	687b      	ldr	r3, [r7, #4]
7000357a:	681b      	ldr	r3, [r3, #0]
7000357c:	430a      	orrs	r2, r1
7000357e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
70003580:	687b      	ldr	r3, [r7, #4]
70003582:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
70003586:	021b      	lsls	r3, r3, #8
70003588:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
7000358a:	687b      	ldr	r3, [r7, #4]
7000358c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
70003590:	041b      	lsls	r3, r3, #16
70003592:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
70003594:	687b      	ldr	r3, [r7, #4]
70003596:	681b      	ldr	r3, [r3, #0]
70003598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
7000359a:	687b      	ldr	r3, [r7, #4]
7000359c:	681b      	ldr	r3, [r3, #0]
7000359e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
700035a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
700035a4:	687b      	ldr	r3, [r7, #4]
700035a6:	681b      	ldr	r3, [r3, #0]
700035a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700035aa:	68ba      	ldr	r2, [r7, #8]
700035ac:	68fb      	ldr	r3, [r7, #12]
700035ae:	4313      	orrs	r3, r2
700035b0:	687a      	ldr	r2, [r7, #4]
700035b2:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
700035b6:	431a      	orrs	r2, r3
700035b8:	687b      	ldr	r3, [r7, #4]
700035ba:	681b      	ldr	r3, [r3, #0]
700035bc:	430a      	orrs	r2, r1
700035be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
700035c0:	687b      	ldr	r3, [r7, #4]
700035c2:	681b      	ldr	r3, [r3, #0]
700035c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700035c6:	687b      	ldr	r3, [r7, #4]
700035c8:	681b      	ldr	r3, [r3, #0]
700035ca:	f042 0206 	orr.w	r2, r2, #6
700035ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
700035d0:	687b      	ldr	r3, [r7, #4]
700035d2:	681b      	ldr	r3, [r3, #0]
700035d4:	699a      	ldr	r2, [r3, #24]
700035d6:	687b      	ldr	r3, [r7, #4]
700035d8:	681b      	ldr	r3, [r3, #0]
700035da:	f042 0201 	orr.w	r2, r2, #1
700035de:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
700035e0:	687b      	ldr	r3, [r7, #4]
700035e2:	2200      	movs	r2, #0
700035e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
700035e8:	687b      	ldr	r3, [r7, #4]
700035ea:	2201      	movs	r2, #1
700035ec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
700035f0:	2300      	movs	r3, #0
}
700035f2:	4618      	mov	r0, r3
700035f4:	3710      	adds	r7, #16
700035f6:	46bd      	mov	sp, r7
700035f8:	bd80      	pop	{r7, pc}
700035fa:	bf00      	nop
700035fc:	f000f800 	.word	0xf000f800

70003600 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
70003600:	b5b0      	push	{r4, r5, r7, lr}
70003602:	b084      	sub	sp, #16
70003604:	af00      	add	r7, sp, #0
70003606:	60f8      	str	r0, [r7, #12]
70003608:	60b9      	str	r1, [r7, #8]
7000360a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
7000360c:	68fb      	ldr	r3, [r7, #12]
7000360e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
70003612:	2b01      	cmp	r3, #1
70003614:	d101      	bne.n	7000361a <HAL_LTDC_ConfigLayer+0x1a>
70003616:	2302      	movs	r3, #2
70003618:	e02c      	b.n	70003674 <HAL_LTDC_ConfigLayer+0x74>
7000361a:	68fb      	ldr	r3, [r7, #12]
7000361c:	2201      	movs	r2, #1
7000361e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
70003622:	68fb      	ldr	r3, [r7, #12]
70003624:	2202      	movs	r2, #2
70003626:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
7000362a:	68fa      	ldr	r2, [r7, #12]
7000362c:	687b      	ldr	r3, [r7, #4]
7000362e:	2134      	movs	r1, #52	@ 0x34
70003630:	fb01 f303 	mul.w	r3, r1, r3
70003634:	4413      	add	r3, r2
70003636:	f103 0238 	add.w	r2, r3, #56	@ 0x38
7000363a:	68bb      	ldr	r3, [r7, #8]
7000363c:	4614      	mov	r4, r2
7000363e:	461d      	mov	r5, r3
70003640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
70003642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
70003644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
70003646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
70003648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
7000364a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
7000364c:	682b      	ldr	r3, [r5, #0]
7000364e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
70003650:	687a      	ldr	r2, [r7, #4]
70003652:	68b9      	ldr	r1, [r7, #8]
70003654:	68f8      	ldr	r0, [r7, #12]
70003656:	f000 f811 	bl	7000367c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
7000365a:	68fb      	ldr	r3, [r7, #12]
7000365c:	681b      	ldr	r3, [r3, #0]
7000365e:	2201      	movs	r2, #1
70003660:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
70003662:	68fb      	ldr	r3, [r7, #12]
70003664:	2201      	movs	r2, #1
70003666:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
7000366a:	68fb      	ldr	r3, [r7, #12]
7000366c:	2200      	movs	r2, #0
7000366e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
70003672:	2300      	movs	r3, #0
}
70003674:	4618      	mov	r0, r3
70003676:	3710      	adds	r7, #16
70003678:	46bd      	mov	sp, r7
7000367a:	bdb0      	pop	{r4, r5, r7, pc}

7000367c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
7000367c:	b480      	push	{r7}
7000367e:	b089      	sub	sp, #36	@ 0x24
70003680:	af00      	add	r7, sp, #0
70003682:	60f8      	str	r0, [r7, #12]
70003684:	60b9      	str	r1, [r7, #8]
70003686:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
70003688:	68bb      	ldr	r3, [r7, #8]
7000368a:	685a      	ldr	r2, [r3, #4]
7000368c:	68fb      	ldr	r3, [r7, #12]
7000368e:	681b      	ldr	r3, [r3, #0]
70003690:	68db      	ldr	r3, [r3, #12]
70003692:	0c1b      	lsrs	r3, r3, #16
70003694:	f3c3 030b 	ubfx	r3, r3, #0, #12
70003698:	4413      	add	r3, r2
7000369a:	041b      	lsls	r3, r3, #16
7000369c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
7000369e:	68fb      	ldr	r3, [r7, #12]
700036a0:	681b      	ldr	r3, [r3, #0]
700036a2:	461a      	mov	r2, r3
700036a4:	687b      	ldr	r3, [r7, #4]
700036a6:	01db      	lsls	r3, r3, #7
700036a8:	4413      	add	r3, r2
700036aa:	3384      	adds	r3, #132	@ 0x84
700036ac:	685b      	ldr	r3, [r3, #4]
700036ae:	68fa      	ldr	r2, [r7, #12]
700036b0:	6812      	ldr	r2, [r2, #0]
700036b2:	4611      	mov	r1, r2
700036b4:	687a      	ldr	r2, [r7, #4]
700036b6:	01d2      	lsls	r2, r2, #7
700036b8:	440a      	add	r2, r1
700036ba:	3284      	adds	r2, #132	@ 0x84
700036bc:	f003 23f0 	and.w	r3, r3, #4026593280	@ 0xf000f000
700036c0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
700036c2:	68bb      	ldr	r3, [r7, #8]
700036c4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
700036c6:	68fb      	ldr	r3, [r7, #12]
700036c8:	681b      	ldr	r3, [r3, #0]
700036ca:	68db      	ldr	r3, [r3, #12]
700036cc:	0c1b      	lsrs	r3, r3, #16
700036ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
700036d2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
700036d4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
700036d6:	68fb      	ldr	r3, [r7, #12]
700036d8:	681b      	ldr	r3, [r3, #0]
700036da:	4619      	mov	r1, r3
700036dc:	687b      	ldr	r3, [r7, #4]
700036de:	01db      	lsls	r3, r3, #7
700036e0:	440b      	add	r3, r1
700036e2:	3384      	adds	r3, #132	@ 0x84
700036e4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
700036e6:	69fb      	ldr	r3, [r7, #28]
700036e8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
700036ea:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
700036ec:	68bb      	ldr	r3, [r7, #8]
700036ee:	68da      	ldr	r2, [r3, #12]
700036f0:	68fb      	ldr	r3, [r7, #12]
700036f2:	681b      	ldr	r3, [r3, #0]
700036f4:	68db      	ldr	r3, [r3, #12]
700036f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
700036fa:	4413      	add	r3, r2
700036fc:	041b      	lsls	r3, r3, #16
700036fe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
70003700:	68fb      	ldr	r3, [r7, #12]
70003702:	681b      	ldr	r3, [r3, #0]
70003704:	461a      	mov	r2, r3
70003706:	687b      	ldr	r3, [r7, #4]
70003708:	01db      	lsls	r3, r3, #7
7000370a:	4413      	add	r3, r2
7000370c:	3384      	adds	r3, #132	@ 0x84
7000370e:	689b      	ldr	r3, [r3, #8]
70003710:	68fa      	ldr	r2, [r7, #12]
70003712:	6812      	ldr	r2, [r2, #0]
70003714:	4611      	mov	r1, r2
70003716:	687a      	ldr	r2, [r7, #4]
70003718:	01d2      	lsls	r2, r2, #7
7000371a:	440a      	add	r2, r1
7000371c:	3284      	adds	r2, #132	@ 0x84
7000371e:	f003 23f8 	and.w	r3, r3, #4160813056	@ 0xf800f800
70003722:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
70003724:	68bb      	ldr	r3, [r7, #8]
70003726:	689a      	ldr	r2, [r3, #8]
70003728:	68fb      	ldr	r3, [r7, #12]
7000372a:	681b      	ldr	r3, [r3, #0]
7000372c:	68db      	ldr	r3, [r3, #12]
7000372e:	f3c3 030a 	ubfx	r3, r3, #0, #11
70003732:	4413      	add	r3, r2
70003734:	1c5a      	adds	r2, r3, #1
70003736:	68fb      	ldr	r3, [r7, #12]
70003738:	681b      	ldr	r3, [r3, #0]
7000373a:	4619      	mov	r1, r3
7000373c:	687b      	ldr	r3, [r7, #4]
7000373e:	01db      	lsls	r3, r3, #7
70003740:	440b      	add	r3, r1
70003742:	3384      	adds	r3, #132	@ 0x84
70003744:	4619      	mov	r1, r3
70003746:	69fb      	ldr	r3, [r7, #28]
70003748:	4313      	orrs	r3, r2
7000374a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
7000374c:	68fb      	ldr	r3, [r7, #12]
7000374e:	681b      	ldr	r3, [r3, #0]
70003750:	461a      	mov	r2, r3
70003752:	687b      	ldr	r3, [r7, #4]
70003754:	01db      	lsls	r3, r3, #7
70003756:	4413      	add	r3, r2
70003758:	3384      	adds	r3, #132	@ 0x84
7000375a:	691b      	ldr	r3, [r3, #16]
7000375c:	68fa      	ldr	r2, [r7, #12]
7000375e:	6812      	ldr	r2, [r2, #0]
70003760:	4611      	mov	r1, r2
70003762:	687a      	ldr	r2, [r7, #4]
70003764:	01d2      	lsls	r2, r2, #7
70003766:	440a      	add	r2, r1
70003768:	3284      	adds	r2, #132	@ 0x84
7000376a:	f023 0307 	bic.w	r3, r3, #7
7000376e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
70003770:	68fb      	ldr	r3, [r7, #12]
70003772:	681b      	ldr	r3, [r3, #0]
70003774:	461a      	mov	r2, r3
70003776:	687b      	ldr	r3, [r7, #4]
70003778:	01db      	lsls	r3, r3, #7
7000377a:	4413      	add	r3, r2
7000377c:	3384      	adds	r3, #132	@ 0x84
7000377e:	461a      	mov	r2, r3
70003780:	68bb      	ldr	r3, [r7, #8]
70003782:	691b      	ldr	r3, [r3, #16]
70003784:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
70003786:	68bb      	ldr	r3, [r7, #8]
70003788:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
7000378c:	021b      	lsls	r3, r3, #8
7000378e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
70003790:	68bb      	ldr	r3, [r7, #8]
70003792:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
70003796:	041b      	lsls	r3, r3, #16
70003798:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
7000379a:	68bb      	ldr	r3, [r7, #8]
7000379c:	699b      	ldr	r3, [r3, #24]
7000379e:	061b      	lsls	r3, r3, #24
700037a0:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
700037a2:	68bb      	ldr	r3, [r7, #8]
700037a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
700037a8:	461a      	mov	r2, r3
700037aa:	69fb      	ldr	r3, [r7, #28]
700037ac:	431a      	orrs	r2, r3
700037ae:	69bb      	ldr	r3, [r7, #24]
700037b0:	431a      	orrs	r2, r3
700037b2:	68fb      	ldr	r3, [r7, #12]
700037b4:	681b      	ldr	r3, [r3, #0]
700037b6:	4619      	mov	r1, r3
700037b8:	687b      	ldr	r3, [r7, #4]
700037ba:	01db      	lsls	r3, r3, #7
700037bc:	440b      	add	r3, r1
700037be:	3384      	adds	r3, #132	@ 0x84
700037c0:	4619      	mov	r1, r3
700037c2:	697b      	ldr	r3, [r7, #20]
700037c4:	4313      	orrs	r3, r2
700037c6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
700037c8:	68fb      	ldr	r3, [r7, #12]
700037ca:	681b      	ldr	r3, [r3, #0]
700037cc:	461a      	mov	r2, r3
700037ce:	687b      	ldr	r3, [r7, #4]
700037d0:	01db      	lsls	r3, r3, #7
700037d2:	4413      	add	r3, r2
700037d4:	3384      	adds	r3, #132	@ 0x84
700037d6:	695b      	ldr	r3, [r3, #20]
700037d8:	68fa      	ldr	r2, [r7, #12]
700037da:	6812      	ldr	r2, [r2, #0]
700037dc:	4611      	mov	r1, r2
700037de:	687a      	ldr	r2, [r7, #4]
700037e0:	01d2      	lsls	r2, r2, #7
700037e2:	440a      	add	r2, r1
700037e4:	3284      	adds	r2, #132	@ 0x84
700037e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
700037ea:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
700037ec:	68fb      	ldr	r3, [r7, #12]
700037ee:	681b      	ldr	r3, [r3, #0]
700037f0:	461a      	mov	r2, r3
700037f2:	687b      	ldr	r3, [r7, #4]
700037f4:	01db      	lsls	r3, r3, #7
700037f6:	4413      	add	r3, r2
700037f8:	3384      	adds	r3, #132	@ 0x84
700037fa:	461a      	mov	r2, r3
700037fc:	68bb      	ldr	r3, [r7, #8]
700037fe:	695b      	ldr	r3, [r3, #20]
70003800:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
70003802:	68fb      	ldr	r3, [r7, #12]
70003804:	681b      	ldr	r3, [r3, #0]
70003806:	461a      	mov	r2, r3
70003808:	687b      	ldr	r3, [r7, #4]
7000380a:	01db      	lsls	r3, r3, #7
7000380c:	4413      	add	r3, r2
7000380e:	3384      	adds	r3, #132	@ 0x84
70003810:	69da      	ldr	r2, [r3, #28]
70003812:	68fb      	ldr	r3, [r7, #12]
70003814:	681b      	ldr	r3, [r3, #0]
70003816:	4619      	mov	r1, r3
70003818:	687b      	ldr	r3, [r7, #4]
7000381a:	01db      	lsls	r3, r3, #7
7000381c:	440b      	add	r3, r1
7000381e:	3384      	adds	r3, #132	@ 0x84
70003820:	4619      	mov	r1, r3
70003822:	4b4f      	ldr	r3, [pc, #316]	@ (70003960 <LTDC_SetConfig+0x2e4>)
70003824:	4013      	ands	r3, r2
70003826:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
70003828:	68bb      	ldr	r3, [r7, #8]
7000382a:	69da      	ldr	r2, [r3, #28]
7000382c:	68bb      	ldr	r3, [r7, #8]
7000382e:	6a1b      	ldr	r3, [r3, #32]
70003830:	68f9      	ldr	r1, [r7, #12]
70003832:	6809      	ldr	r1, [r1, #0]
70003834:	4608      	mov	r0, r1
70003836:	6879      	ldr	r1, [r7, #4]
70003838:	01c9      	lsls	r1, r1, #7
7000383a:	4401      	add	r1, r0
7000383c:	3184      	adds	r1, #132	@ 0x84
7000383e:	4313      	orrs	r3, r2
70003840:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
70003842:	68fb      	ldr	r3, [r7, #12]
70003844:	681b      	ldr	r3, [r3, #0]
70003846:	461a      	mov	r2, r3
70003848:	687b      	ldr	r3, [r7, #4]
7000384a:	01db      	lsls	r3, r3, #7
7000384c:	4413      	add	r3, r2
7000384e:	3384      	adds	r3, #132	@ 0x84
70003850:	461a      	mov	r2, r3
70003852:	68bb      	ldr	r3, [r7, #8]
70003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003856:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
70003858:	68bb      	ldr	r3, [r7, #8]
7000385a:	691b      	ldr	r3, [r3, #16]
7000385c:	2b00      	cmp	r3, #0
7000385e:	d102      	bne.n	70003866 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
70003860:	2304      	movs	r3, #4
70003862:	61fb      	str	r3, [r7, #28]
70003864:	e01b      	b.n	7000389e <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
70003866:	68bb      	ldr	r3, [r7, #8]
70003868:	691b      	ldr	r3, [r3, #16]
7000386a:	2b01      	cmp	r3, #1
7000386c:	d102      	bne.n	70003874 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
7000386e:	2303      	movs	r3, #3
70003870:	61fb      	str	r3, [r7, #28]
70003872:	e014      	b.n	7000389e <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
70003874:	68bb      	ldr	r3, [r7, #8]
70003876:	691b      	ldr	r3, [r3, #16]
70003878:	2b04      	cmp	r3, #4
7000387a:	d00b      	beq.n	70003894 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
7000387c:	68bb      	ldr	r3, [r7, #8]
7000387e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
70003880:	2b02      	cmp	r3, #2
70003882:	d007      	beq.n	70003894 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
70003884:	68bb      	ldr	r3, [r7, #8]
70003886:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
70003888:	2b03      	cmp	r3, #3
7000388a:	d003      	beq.n	70003894 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
7000388c:	68bb      	ldr	r3, [r7, #8]
7000388e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
70003890:	2b07      	cmp	r3, #7
70003892:	d102      	bne.n	7000389a <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
70003894:	2302      	movs	r3, #2
70003896:	61fb      	str	r3, [r7, #28]
70003898:	e001      	b.n	7000389e <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
7000389a:	2301      	movs	r3, #1
7000389c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
7000389e:	68fb      	ldr	r3, [r7, #12]
700038a0:	681b      	ldr	r3, [r3, #0]
700038a2:	461a      	mov	r2, r3
700038a4:	687b      	ldr	r3, [r7, #4]
700038a6:	01db      	lsls	r3, r3, #7
700038a8:	4413      	add	r3, r2
700038aa:	3384      	adds	r3, #132	@ 0x84
700038ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700038ae:	68fa      	ldr	r2, [r7, #12]
700038b0:	6812      	ldr	r2, [r2, #0]
700038b2:	4611      	mov	r1, r2
700038b4:	687a      	ldr	r2, [r7, #4]
700038b6:	01d2      	lsls	r2, r2, #7
700038b8:	440a      	add	r2, r1
700038ba:	3284      	adds	r2, #132	@ 0x84
700038bc:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
700038c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
700038c2:	68bb      	ldr	r3, [r7, #8]
700038c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700038c6:	69fa      	ldr	r2, [r7, #28]
700038c8:	fb02 f303 	mul.w	r3, r2, r3
700038cc:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
700038ce:	68bb      	ldr	r3, [r7, #8]
700038d0:	6859      	ldr	r1, [r3, #4]
700038d2:	68bb      	ldr	r3, [r7, #8]
700038d4:	681b      	ldr	r3, [r3, #0]
700038d6:	1acb      	subs	r3, r1, r3
700038d8:	69f9      	ldr	r1, [r7, #28]
700038da:	fb01 f303 	mul.w	r3, r1, r3
700038de:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
700038e0:	68f9      	ldr	r1, [r7, #12]
700038e2:	6809      	ldr	r1, [r1, #0]
700038e4:	4608      	mov	r0, r1
700038e6:	6879      	ldr	r1, [r7, #4]
700038e8:	01c9      	lsls	r1, r1, #7
700038ea:	4401      	add	r1, r0
700038ec:	3184      	adds	r1, #132	@ 0x84
700038ee:	4313      	orrs	r3, r2
700038f0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
700038f2:	68fb      	ldr	r3, [r7, #12]
700038f4:	681b      	ldr	r3, [r3, #0]
700038f6:	461a      	mov	r2, r3
700038f8:	687b      	ldr	r3, [r7, #4]
700038fa:	01db      	lsls	r3, r3, #7
700038fc:	4413      	add	r3, r2
700038fe:	3384      	adds	r3, #132	@ 0x84
70003900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
70003902:	68fb      	ldr	r3, [r7, #12]
70003904:	681b      	ldr	r3, [r3, #0]
70003906:	4619      	mov	r1, r3
70003908:	687b      	ldr	r3, [r7, #4]
7000390a:	01db      	lsls	r3, r3, #7
7000390c:	440b      	add	r3, r1
7000390e:	3384      	adds	r3, #132	@ 0x84
70003910:	4619      	mov	r1, r3
70003912:	4b14      	ldr	r3, [pc, #80]	@ (70003964 <LTDC_SetConfig+0x2e8>)
70003914:	4013      	ands	r3, r2
70003916:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
70003918:	68fb      	ldr	r3, [r7, #12]
7000391a:	681b      	ldr	r3, [r3, #0]
7000391c:	461a      	mov	r2, r3
7000391e:	687b      	ldr	r3, [r7, #4]
70003920:	01db      	lsls	r3, r3, #7
70003922:	4413      	add	r3, r2
70003924:	3384      	adds	r3, #132	@ 0x84
70003926:	461a      	mov	r2, r3
70003928:	68bb      	ldr	r3, [r7, #8]
7000392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000392c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
7000392e:	68fb      	ldr	r3, [r7, #12]
70003930:	681b      	ldr	r3, [r3, #0]
70003932:	461a      	mov	r2, r3
70003934:	687b      	ldr	r3, [r7, #4]
70003936:	01db      	lsls	r3, r3, #7
70003938:	4413      	add	r3, r2
7000393a:	3384      	adds	r3, #132	@ 0x84
7000393c:	681b      	ldr	r3, [r3, #0]
7000393e:	68fa      	ldr	r2, [r7, #12]
70003940:	6812      	ldr	r2, [r2, #0]
70003942:	4611      	mov	r1, r2
70003944:	687a      	ldr	r2, [r7, #4]
70003946:	01d2      	lsls	r2, r2, #7
70003948:	440a      	add	r2, r1
7000394a:	3284      	adds	r2, #132	@ 0x84
7000394c:	f043 0301 	orr.w	r3, r3, #1
70003950:	6013      	str	r3, [r2, #0]
}
70003952:	bf00      	nop
70003954:	3724      	adds	r7, #36	@ 0x24
70003956:	46bd      	mov	sp, r7
70003958:	f85d 7b04 	ldr.w	r7, [sp], #4
7000395c:	4770      	bx	lr
7000395e:	bf00      	nop
70003960:	fffff8f8 	.word	0xfffff8f8
70003964:	fffff800 	.word	0xfffff800

70003968 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
70003968:	b580      	push	{r7, lr}
7000396a:	b082      	sub	sp, #8
7000396c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
7000396e:	4b0f      	ldr	r3, [pc, #60]	@ (700039ac <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003970:	68db      	ldr	r3, [r3, #12]
70003972:	4a0e      	ldr	r2, [pc, #56]	@ (700039ac <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003974:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
70003978:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
7000397a:	f7fe fdcb 	bl	70002514 <HAL_GetTick>
7000397e:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003980:	e009      	b.n	70003996 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
70003982:	f7fe fdc7 	bl	70002514 <HAL_GetTick>
70003986:	4602      	mov	r2, r0
70003988:	687b      	ldr	r3, [r7, #4]
7000398a:	1ad3      	subs	r3, r2, r3
7000398c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003990:	d901      	bls.n	70003996 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
70003992:	2301      	movs	r3, #1
70003994:	e006      	b.n	700039a4 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003996:	4b05      	ldr	r3, [pc, #20]	@ (700039ac <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003998:	68db      	ldr	r3, [r3, #12]
7000399a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000399e:	2b00      	cmp	r3, #0
700039a0:	d0ef      	beq.n	70003982 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
700039a2:	2300      	movs	r3, #0
}
700039a4:	4618      	mov	r0, r3
700039a6:	3708      	adds	r7, #8
700039a8:	46bd      	mov	sp, r7
700039aa:	bd80      	pop	{r7, pc}
700039ac:	58024800 	.word	0x58024800

700039b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
700039b0:	b580      	push	{r7, lr}
700039b2:	b088      	sub	sp, #32
700039b4:	af00      	add	r7, sp, #0
700039b6:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
700039b8:	687b      	ldr	r3, [r7, #4]
700039ba:	2b00      	cmp	r3, #0
700039bc:	d101      	bne.n	700039c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
700039be:	2301      	movs	r3, #1
700039c0:	e328      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
700039c2:	4b97      	ldr	r3, [pc, #604]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
700039c4:	691b      	ldr	r3, [r3, #16]
700039c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
700039ca:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
700039cc:	4b94      	ldr	r3, [pc, #592]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
700039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700039d0:	f003 0303 	and.w	r3, r3, #3
700039d4:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
700039d6:	4b92      	ldr	r3, [pc, #584]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
700039d8:	681b      	ldr	r3, [r3, #0]
700039da:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
700039de:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
700039e0:	687b      	ldr	r3, [r7, #4]
700039e2:	681b      	ldr	r3, [r3, #0]
700039e4:	f003 0301 	and.w	r3, r3, #1
700039e8:	2b00      	cmp	r3, #0
700039ea:	f000 809c 	beq.w	70003b26 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
700039ee:	69fb      	ldr	r3, [r7, #28]
700039f0:	2b10      	cmp	r3, #16
700039f2:	d005      	beq.n	70003a00 <HAL_RCC_OscConfig+0x50>
700039f4:	697b      	ldr	r3, [r7, #20]
700039f6:	2b00      	cmp	r3, #0
700039f8:	d009      	beq.n	70003a0e <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
700039fa:	69bb      	ldr	r3, [r7, #24]
700039fc:	2b02      	cmp	r3, #2
700039fe:	d106      	bne.n	70003a0e <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70003a00:	687b      	ldr	r3, [r7, #4]
70003a02:	685b      	ldr	r3, [r3, #4]
70003a04:	2b00      	cmp	r3, #0
70003a06:	f040 808e 	bne.w	70003b26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
70003a0a:	2301      	movs	r3, #1
70003a0c:	e302      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
70003a0e:	687b      	ldr	r3, [r7, #4]
70003a10:	685b      	ldr	r3, [r3, #4]
70003a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70003a16:	d106      	bne.n	70003a26 <HAL_RCC_OscConfig+0x76>
70003a18:	4b81      	ldr	r3, [pc, #516]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a1a:	681b      	ldr	r3, [r3, #0]
70003a1c:	4a80      	ldr	r2, [pc, #512]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003a22:	6013      	str	r3, [r2, #0]
70003a24:	e058      	b.n	70003ad8 <HAL_RCC_OscConfig+0x128>
70003a26:	687b      	ldr	r3, [r7, #4]
70003a28:	685b      	ldr	r3, [r3, #4]
70003a2a:	2b00      	cmp	r3, #0
70003a2c:	d112      	bne.n	70003a54 <HAL_RCC_OscConfig+0xa4>
70003a2e:	4b7c      	ldr	r3, [pc, #496]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a30:	681b      	ldr	r3, [r3, #0]
70003a32:	4a7b      	ldr	r2, [pc, #492]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003a38:	6013      	str	r3, [r2, #0]
70003a3a:	4b79      	ldr	r3, [pc, #484]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a3c:	681b      	ldr	r3, [r3, #0]
70003a3e:	4a78      	ldr	r2, [pc, #480]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a40:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003a44:	6013      	str	r3, [r2, #0]
70003a46:	4b76      	ldr	r3, [pc, #472]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a48:	681b      	ldr	r3, [r3, #0]
70003a4a:	4a75      	ldr	r2, [pc, #468]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003a50:	6013      	str	r3, [r2, #0]
70003a52:	e041      	b.n	70003ad8 <HAL_RCC_OscConfig+0x128>
70003a54:	687b      	ldr	r3, [r7, #4]
70003a56:	685b      	ldr	r3, [r3, #4]
70003a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70003a5c:	d112      	bne.n	70003a84 <HAL_RCC_OscConfig+0xd4>
70003a5e:	4b70      	ldr	r3, [pc, #448]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a60:	681b      	ldr	r3, [r3, #0]
70003a62:	4a6f      	ldr	r2, [pc, #444]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003a68:	6013      	str	r3, [r2, #0]
70003a6a:	4b6d      	ldr	r3, [pc, #436]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a6c:	681b      	ldr	r3, [r3, #0]
70003a6e:	4a6c      	ldr	r2, [pc, #432]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a70:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003a74:	6013      	str	r3, [r2, #0]
70003a76:	4b6a      	ldr	r3, [pc, #424]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a78:	681b      	ldr	r3, [r3, #0]
70003a7a:	4a69      	ldr	r2, [pc, #420]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003a80:	6013      	str	r3, [r2, #0]
70003a82:	e029      	b.n	70003ad8 <HAL_RCC_OscConfig+0x128>
70003a84:	687b      	ldr	r3, [r7, #4]
70003a86:	685b      	ldr	r3, [r3, #4]
70003a88:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
70003a8c:	d112      	bne.n	70003ab4 <HAL_RCC_OscConfig+0x104>
70003a8e:	4b64      	ldr	r3, [pc, #400]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a90:	681b      	ldr	r3, [r3, #0]
70003a92:	4a63      	ldr	r2, [pc, #396]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003a98:	6013      	str	r3, [r2, #0]
70003a9a:	4b61      	ldr	r3, [pc, #388]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003a9c:	681b      	ldr	r3, [r3, #0]
70003a9e:	4a60      	ldr	r2, [pc, #384]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003aa0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70003aa4:	6013      	str	r3, [r2, #0]
70003aa6:	4b5e      	ldr	r3, [pc, #376]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003aa8:	681b      	ldr	r3, [r3, #0]
70003aaa:	4a5d      	ldr	r2, [pc, #372]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003ab0:	6013      	str	r3, [r2, #0]
70003ab2:	e011      	b.n	70003ad8 <HAL_RCC_OscConfig+0x128>
70003ab4:	4b5a      	ldr	r3, [pc, #360]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003ab6:	681b      	ldr	r3, [r3, #0]
70003ab8:	4a59      	ldr	r2, [pc, #356]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003abe:	6013      	str	r3, [r2, #0]
70003ac0:	4b57      	ldr	r3, [pc, #348]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003ac2:	681b      	ldr	r3, [r3, #0]
70003ac4:	4a56      	ldr	r2, [pc, #344]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003ac6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003aca:	6013      	str	r3, [r2, #0]
70003acc:	4b54      	ldr	r3, [pc, #336]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003ace:	681b      	ldr	r3, [r3, #0]
70003ad0:	4a53      	ldr	r2, [pc, #332]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003ad2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003ad6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003ad8:	f7fe fd1c 	bl	70002514 <HAL_GetTick>
70003adc:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
70003ade:	687b      	ldr	r3, [r7, #4]
70003ae0:	685b      	ldr	r3, [r3, #4]
70003ae2:	2b00      	cmp	r3, #0
70003ae4:	d019      	beq.n	70003b1a <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003ae6:	e008      	b.n	70003afa <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003ae8:	f7fe fd14 	bl	70002514 <HAL_GetTick>
70003aec:	4602      	mov	r2, r0
70003aee:	693b      	ldr	r3, [r7, #16]
70003af0:	1ad3      	subs	r3, r2, r3
70003af2:	2b64      	cmp	r3, #100	@ 0x64
70003af4:	d901      	bls.n	70003afa <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
70003af6:	2303      	movs	r3, #3
70003af8:	e28c      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003afa:	4b49      	ldr	r3, [pc, #292]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003afc:	681b      	ldr	r3, [r3, #0]
70003afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003b02:	2b00      	cmp	r3, #0
70003b04:	d0f0      	beq.n	70003ae8 <HAL_RCC_OscConfig+0x138>
70003b06:	e00e      	b.n	70003b26 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003b08:	f7fe fd04 	bl	70002514 <HAL_GetTick>
70003b0c:	4602      	mov	r2, r0
70003b0e:	693b      	ldr	r3, [r7, #16]
70003b10:	1ad3      	subs	r3, r2, r3
70003b12:	2b64      	cmp	r3, #100	@ 0x64
70003b14:	d901      	bls.n	70003b1a <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
70003b16:	2303      	movs	r3, #3
70003b18:	e27c      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70003b1a:	4b41      	ldr	r3, [pc, #260]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003b1c:	681b      	ldr	r3, [r3, #0]
70003b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003b22:	2b00      	cmp	r3, #0
70003b24:	d1f0      	bne.n	70003b08 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
70003b26:	687b      	ldr	r3, [r7, #4]
70003b28:	681b      	ldr	r3, [r3, #0]
70003b2a:	f003 0302 	and.w	r3, r3, #2
70003b2e:	2b00      	cmp	r3, #0
70003b30:	f000 809e 	beq.w	70003c70 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
70003b34:	69fb      	ldr	r3, [r7, #28]
70003b36:	2b00      	cmp	r3, #0
70003b38:	d005      	beq.n	70003b46 <HAL_RCC_OscConfig+0x196>
70003b3a:	697b      	ldr	r3, [r7, #20]
70003b3c:	2b00      	cmp	r3, #0
70003b3e:	d047      	beq.n	70003bd0 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
70003b40:	69bb      	ldr	r3, [r7, #24]
70003b42:	2b00      	cmp	r3, #0
70003b44:	d144      	bne.n	70003bd0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
70003b46:	687b      	ldr	r3, [r7, #4]
70003b48:	68db      	ldr	r3, [r3, #12]
70003b4a:	2b00      	cmp	r3, #0
70003b4c:	d101      	bne.n	70003b52 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
70003b4e:	2301      	movs	r3, #1
70003b50:	e260      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
70003b52:	4b33      	ldr	r3, [pc, #204]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003b54:	681b      	ldr	r3, [r3, #0]
70003b56:	f003 0318 	and.w	r3, r3, #24
70003b5a:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003b5c:	69bb      	ldr	r3, [r7, #24]
70003b5e:	2b00      	cmp	r3, #0
70003b60:	d109      	bne.n	70003b76 <HAL_RCC_OscConfig+0x1c6>
70003b62:	697b      	ldr	r3, [r7, #20]
70003b64:	2b00      	cmp	r3, #0
70003b66:	d006      	beq.n	70003b76 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
70003b68:	687b      	ldr	r3, [r7, #4]
70003b6a:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003b6c:	68fa      	ldr	r2, [r7, #12]
70003b6e:	429a      	cmp	r2, r3
70003b70:	d001      	beq.n	70003b76 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70003b72:	2301      	movs	r3, #1
70003b74:	e24e      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
70003b76:	4b2a      	ldr	r3, [pc, #168]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003b78:	681b      	ldr	r3, [r3, #0]
70003b7a:	f023 0219 	bic.w	r2, r3, #25
70003b7e:	687b      	ldr	r3, [r7, #4]
70003b80:	691b      	ldr	r3, [r3, #16]
70003b82:	4313      	orrs	r3, r2
70003b84:	4a26      	ldr	r2, [pc, #152]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003b86:	f043 0301 	orr.w	r3, r3, #1
70003b8a:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
70003b8c:	69fb      	ldr	r3, [r7, #28]
70003b8e:	2b00      	cmp	r3, #0
70003b90:	d109      	bne.n	70003ba6 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003b92:	4b23      	ldr	r3, [pc, #140]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003b94:	681b      	ldr	r3, [r3, #0]
70003b96:	08db      	lsrs	r3, r3, #3
70003b98:	f003 0303 	and.w	r3, r3, #3
70003b9c:	4a21      	ldr	r2, [pc, #132]	@ (70003c24 <HAL_RCC_OscConfig+0x274>)
70003b9e:	fa22 f303 	lsr.w	r3, r2, r3
70003ba2:	4a21      	ldr	r2, [pc, #132]	@ (70003c28 <HAL_RCC_OscConfig+0x278>)
70003ba4:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
70003ba6:	4b21      	ldr	r3, [pc, #132]	@ (70003c2c <HAL_RCC_OscConfig+0x27c>)
70003ba8:	681b      	ldr	r3, [r3, #0]
70003baa:	4618      	mov	r0, r3
70003bac:	f7fe fc62 	bl	70002474 <HAL_InitTick>
70003bb0:	4603      	mov	r3, r0
70003bb2:	2b00      	cmp	r3, #0
70003bb4:	d001      	beq.n	70003bba <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
70003bb6:	2301      	movs	r3, #1
70003bb8:	e22c      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003bba:	4b19      	ldr	r3, [pc, #100]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003bbc:	685b      	ldr	r3, [r3, #4]
70003bbe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003bc2:	687b      	ldr	r3, [r7, #4]
70003bc4:	695b      	ldr	r3, [r3, #20]
70003bc6:	061b      	lsls	r3, r3, #24
70003bc8:	4915      	ldr	r1, [pc, #84]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003bca:	4313      	orrs	r3, r2
70003bcc:	604b      	str	r3, [r1, #4]
70003bce:	e04f      	b.n	70003c70 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003bd0:	687b      	ldr	r3, [r7, #4]
70003bd2:	68db      	ldr	r3, [r3, #12]
70003bd4:	2b00      	cmp	r3, #0
70003bd6:	d032      	beq.n	70003c3e <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
70003bd8:	4b11      	ldr	r3, [pc, #68]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003bda:	681b      	ldr	r3, [r3, #0]
70003bdc:	f023 0219 	bic.w	r2, r3, #25
70003be0:	687b      	ldr	r3, [r7, #4]
70003be2:	68d9      	ldr	r1, [r3, #12]
70003be4:	687b      	ldr	r3, [r7, #4]
70003be6:	691b      	ldr	r3, [r3, #16]
70003be8:	430b      	orrs	r3, r1
70003bea:	490d      	ldr	r1, [pc, #52]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003bec:	4313      	orrs	r3, r2
70003bee:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003bf0:	4b0b      	ldr	r3, [pc, #44]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003bf2:	685b      	ldr	r3, [r3, #4]
70003bf4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003bf8:	687b      	ldr	r3, [r7, #4]
70003bfa:	695b      	ldr	r3, [r3, #20]
70003bfc:	061b      	lsls	r3, r3, #24
70003bfe:	4908      	ldr	r1, [pc, #32]	@ (70003c20 <HAL_RCC_OscConfig+0x270>)
70003c00:	4313      	orrs	r3, r2
70003c02:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003c04:	f7fe fc86 	bl	70002514 <HAL_GetTick>
70003c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003c0a:	e011      	b.n	70003c30 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003c0c:	f7fe fc82 	bl	70002514 <HAL_GetTick>
70003c10:	4602      	mov	r2, r0
70003c12:	693b      	ldr	r3, [r7, #16]
70003c14:	1ad3      	subs	r3, r2, r3
70003c16:	2b01      	cmp	r3, #1
70003c18:	d90a      	bls.n	70003c30 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
70003c1a:	2303      	movs	r3, #3
70003c1c:	e1fa      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
70003c1e:	bf00      	nop
70003c20:	58024400 	.word	0x58024400
70003c24:	03d09000 	.word	0x03d09000
70003c28:	24000000 	.word	0x24000000
70003c2c:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003c30:	4b95      	ldr	r3, [pc, #596]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003c32:	681b      	ldr	r3, [r3, #0]
70003c34:	f003 0304 	and.w	r3, r3, #4
70003c38:	2b00      	cmp	r3, #0
70003c3a:	d0e7      	beq.n	70003c0c <HAL_RCC_OscConfig+0x25c>
70003c3c:	e018      	b.n	70003c70 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
70003c3e:	4b92      	ldr	r3, [pc, #584]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003c40:	681b      	ldr	r3, [r3, #0]
70003c42:	4a91      	ldr	r2, [pc, #580]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003c44:	f023 0301 	bic.w	r3, r3, #1
70003c48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003c4a:	f7fe fc63 	bl	70002514 <HAL_GetTick>
70003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003c50:	e008      	b.n	70003c64 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003c52:	f7fe fc5f 	bl	70002514 <HAL_GetTick>
70003c56:	4602      	mov	r2, r0
70003c58:	693b      	ldr	r3, [r7, #16]
70003c5a:	1ad3      	subs	r3, r2, r3
70003c5c:	2b01      	cmp	r3, #1
70003c5e:	d901      	bls.n	70003c64 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
70003c60:	2303      	movs	r3, #3
70003c62:	e1d7      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003c64:	4b88      	ldr	r3, [pc, #544]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003c66:	681b      	ldr	r3, [r3, #0]
70003c68:	f003 0304 	and.w	r3, r3, #4
70003c6c:	2b00      	cmp	r3, #0
70003c6e:	d1f0      	bne.n	70003c52 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70003c70:	687b      	ldr	r3, [r7, #4]
70003c72:	681b      	ldr	r3, [r3, #0]
70003c74:	f003 0310 	and.w	r3, r3, #16
70003c78:	2b00      	cmp	r3, #0
70003c7a:	d045      	beq.n	70003d08 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
70003c7c:	69fb      	ldr	r3, [r7, #28]
70003c7e:	2b08      	cmp	r3, #8
70003c80:	d005      	beq.n	70003c8e <HAL_RCC_OscConfig+0x2de>
70003c82:	697b      	ldr	r3, [r7, #20]
70003c84:	2b00      	cmp	r3, #0
70003c86:	d008      	beq.n	70003c9a <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
70003c88:	69bb      	ldr	r3, [r7, #24]
70003c8a:	2b01      	cmp	r3, #1
70003c8c:	d105      	bne.n	70003c9a <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
70003c8e:	687b      	ldr	r3, [r7, #4]
70003c90:	6a1b      	ldr	r3, [r3, #32]
70003c92:	2b00      	cmp	r3, #0
70003c94:	d138      	bne.n	70003d08 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
70003c96:	2301      	movs	r3, #1
70003c98:	e1bc      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
70003c9a:	687b      	ldr	r3, [r7, #4]
70003c9c:	6a1b      	ldr	r3, [r3, #32]
70003c9e:	2b00      	cmp	r3, #0
70003ca0:	d019      	beq.n	70003cd6 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
70003ca2:	4b79      	ldr	r3, [pc, #484]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003ca4:	681b      	ldr	r3, [r3, #0]
70003ca6:	4a78      	ldr	r2, [pc, #480]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003cae:	f7fe fc31 	bl	70002514 <HAL_GetTick>
70003cb2:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003cb4:	e008      	b.n	70003cc8 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003cb6:	f7fe fc2d 	bl	70002514 <HAL_GetTick>
70003cba:	4602      	mov	r2, r0
70003cbc:	693b      	ldr	r3, [r7, #16]
70003cbe:	1ad3      	subs	r3, r2, r3
70003cc0:	2b01      	cmp	r3, #1
70003cc2:	d901      	bls.n	70003cc8 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
70003cc4:	2303      	movs	r3, #3
70003cc6:	e1a5      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003cc8:	4b6f      	ldr	r3, [pc, #444]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003cca:	681b      	ldr	r3, [r3, #0]
70003ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003cd0:	2b00      	cmp	r3, #0
70003cd2:	d0f0      	beq.n	70003cb6 <HAL_RCC_OscConfig+0x306>
70003cd4:	e018      	b.n	70003d08 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
70003cd6:	4b6c      	ldr	r3, [pc, #432]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003cd8:	681b      	ldr	r3, [r3, #0]
70003cda:	4a6b      	ldr	r2, [pc, #428]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003cdc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003ce0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003ce2:	f7fe fc17 	bl	70002514 <HAL_GetTick>
70003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003ce8:	e008      	b.n	70003cfc <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003cea:	f7fe fc13 	bl	70002514 <HAL_GetTick>
70003cee:	4602      	mov	r2, r0
70003cf0:	693b      	ldr	r3, [r7, #16]
70003cf2:	1ad3      	subs	r3, r2, r3
70003cf4:	2b01      	cmp	r3, #1
70003cf6:	d901      	bls.n	70003cfc <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
70003cf8:	2303      	movs	r3, #3
70003cfa:	e18b      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003cfc:	4b62      	ldr	r3, [pc, #392]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003cfe:	681b      	ldr	r3, [r3, #0]
70003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003d04:	2b00      	cmp	r3, #0
70003d06:	d1f0      	bne.n	70003cea <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
70003d08:	687b      	ldr	r3, [r7, #4]
70003d0a:	681b      	ldr	r3, [r3, #0]
70003d0c:	f003 0308 	and.w	r3, r3, #8
70003d10:	2b00      	cmp	r3, #0
70003d12:	d036      	beq.n	70003d82 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70003d14:	687b      	ldr	r3, [r7, #4]
70003d16:	699b      	ldr	r3, [r3, #24]
70003d18:	2b00      	cmp	r3, #0
70003d1a:	d019      	beq.n	70003d50 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70003d1c:	4b5a      	ldr	r3, [pc, #360]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d20:	4a59      	ldr	r2, [pc, #356]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d22:	f043 0301 	orr.w	r3, r3, #1
70003d26:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003d28:	f7fe fbf4 	bl	70002514 <HAL_GetTick>
70003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003d2e:	e008      	b.n	70003d42 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003d30:	f7fe fbf0 	bl	70002514 <HAL_GetTick>
70003d34:	4602      	mov	r2, r0
70003d36:	693b      	ldr	r3, [r7, #16]
70003d38:	1ad3      	subs	r3, r2, r3
70003d3a:	2b01      	cmp	r3, #1
70003d3c:	d901      	bls.n	70003d42 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70003d3e:	2303      	movs	r3, #3
70003d40:	e168      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003d42:	4b51      	ldr	r3, [pc, #324]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d46:	f003 0302 	and.w	r3, r3, #2
70003d4a:	2b00      	cmp	r3, #0
70003d4c:	d0f0      	beq.n	70003d30 <HAL_RCC_OscConfig+0x380>
70003d4e:	e018      	b.n	70003d82 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70003d50:	4b4d      	ldr	r3, [pc, #308]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d54:	4a4c      	ldr	r2, [pc, #304]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d56:	f023 0301 	bic.w	r3, r3, #1
70003d5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003d5c:	f7fe fbda 	bl	70002514 <HAL_GetTick>
70003d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003d62:	e008      	b.n	70003d76 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003d64:	f7fe fbd6 	bl	70002514 <HAL_GetTick>
70003d68:	4602      	mov	r2, r0
70003d6a:	693b      	ldr	r3, [r7, #16]
70003d6c:	1ad3      	subs	r3, r2, r3
70003d6e:	2b01      	cmp	r3, #1
70003d70:	d901      	bls.n	70003d76 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70003d72:	2303      	movs	r3, #3
70003d74:	e14e      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003d76:	4b44      	ldr	r3, [pc, #272]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d7a:	f003 0302 	and.w	r3, r3, #2
70003d7e:	2b00      	cmp	r3, #0
70003d80:	d1f0      	bne.n	70003d64 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003d82:	687b      	ldr	r3, [r7, #4]
70003d84:	681b      	ldr	r3, [r3, #0]
70003d86:	f003 0320 	and.w	r3, r3, #32
70003d8a:	2b00      	cmp	r3, #0
70003d8c:	d036      	beq.n	70003dfc <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
70003d8e:	687b      	ldr	r3, [r7, #4]
70003d90:	69db      	ldr	r3, [r3, #28]
70003d92:	2b00      	cmp	r3, #0
70003d94:	d019      	beq.n	70003dca <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
70003d96:	4b3c      	ldr	r3, [pc, #240]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d98:	681b      	ldr	r3, [r3, #0]
70003d9a:	4a3b      	ldr	r2, [pc, #236]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003d9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70003da0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003da2:	f7fe fbb7 	bl	70002514 <HAL_GetTick>
70003da6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003da8:	e008      	b.n	70003dbc <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003daa:	f7fe fbb3 	bl	70002514 <HAL_GetTick>
70003dae:	4602      	mov	r2, r0
70003db0:	693b      	ldr	r3, [r7, #16]
70003db2:	1ad3      	subs	r3, r2, r3
70003db4:	2b01      	cmp	r3, #1
70003db6:	d901      	bls.n	70003dbc <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003db8:	2303      	movs	r3, #3
70003dba:	e12b      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003dbc:	4b32      	ldr	r3, [pc, #200]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003dbe:	681b      	ldr	r3, [r3, #0]
70003dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003dc4:	2b00      	cmp	r3, #0
70003dc6:	d0f0      	beq.n	70003daa <HAL_RCC_OscConfig+0x3fa>
70003dc8:	e018      	b.n	70003dfc <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
70003dca:	4b2f      	ldr	r3, [pc, #188]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003dcc:	681b      	ldr	r3, [r3, #0]
70003dce:	4a2e      	ldr	r2, [pc, #184]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003dd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
70003dd4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003dd6:	f7fe fb9d 	bl	70002514 <HAL_GetTick>
70003dda:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003ddc:	e008      	b.n	70003df0 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003dde:	f7fe fb99 	bl	70002514 <HAL_GetTick>
70003de2:	4602      	mov	r2, r0
70003de4:	693b      	ldr	r3, [r7, #16]
70003de6:	1ad3      	subs	r3, r2, r3
70003de8:	2b01      	cmp	r3, #1
70003dea:	d901      	bls.n	70003df0 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
70003dec:	2303      	movs	r3, #3
70003dee:	e111      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003df0:	4b25      	ldr	r3, [pc, #148]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003df2:	681b      	ldr	r3, [r3, #0]
70003df4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003df8:	2b00      	cmp	r3, #0
70003dfa:	d1f0      	bne.n	70003dde <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70003dfc:	687b      	ldr	r3, [r7, #4]
70003dfe:	681b      	ldr	r3, [r3, #0]
70003e00:	f003 0304 	and.w	r3, r3, #4
70003e04:	2b00      	cmp	r3, #0
70003e06:	f000 809b 	beq.w	70003f40 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
70003e0a:	4b20      	ldr	r3, [pc, #128]	@ (70003e8c <HAL_RCC_OscConfig+0x4dc>)
70003e0c:	681b      	ldr	r3, [r3, #0]
70003e0e:	4a1f      	ldr	r2, [pc, #124]	@ (70003e8c <HAL_RCC_OscConfig+0x4dc>)
70003e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003e14:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
70003e16:	687b      	ldr	r3, [r7, #4]
70003e18:	689b      	ldr	r3, [r3, #8]
70003e1a:	2b01      	cmp	r3, #1
70003e1c:	d106      	bne.n	70003e2c <HAL_RCC_OscConfig+0x47c>
70003e1e:	4b1a      	ldr	r3, [pc, #104]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e22:	4a19      	ldr	r2, [pc, #100]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e24:	f043 0301 	orr.w	r3, r3, #1
70003e28:	6713      	str	r3, [r2, #112]	@ 0x70
70003e2a:	e05a      	b.n	70003ee2 <HAL_RCC_OscConfig+0x532>
70003e2c:	687b      	ldr	r3, [r7, #4]
70003e2e:	689b      	ldr	r3, [r3, #8]
70003e30:	2b00      	cmp	r3, #0
70003e32:	d112      	bne.n	70003e5a <HAL_RCC_OscConfig+0x4aa>
70003e34:	4b14      	ldr	r3, [pc, #80]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e38:	4a13      	ldr	r2, [pc, #76]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e3a:	f023 0301 	bic.w	r3, r3, #1
70003e3e:	6713      	str	r3, [r2, #112]	@ 0x70
70003e40:	4b11      	ldr	r3, [pc, #68]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e44:	4a10      	ldr	r2, [pc, #64]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003e4a:	6713      	str	r3, [r2, #112]	@ 0x70
70003e4c:	4b0e      	ldr	r3, [pc, #56]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e50:	4a0d      	ldr	r2, [pc, #52]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e52:	f023 0304 	bic.w	r3, r3, #4
70003e56:	6713      	str	r3, [r2, #112]	@ 0x70
70003e58:	e043      	b.n	70003ee2 <HAL_RCC_OscConfig+0x532>
70003e5a:	687b      	ldr	r3, [r7, #4]
70003e5c:	689b      	ldr	r3, [r3, #8]
70003e5e:	2b05      	cmp	r3, #5
70003e60:	d116      	bne.n	70003e90 <HAL_RCC_OscConfig+0x4e0>
70003e62:	4b09      	ldr	r3, [pc, #36]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e66:	4a08      	ldr	r2, [pc, #32]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e68:	f043 0304 	orr.w	r3, r3, #4
70003e6c:	6713      	str	r3, [r2, #112]	@ 0x70
70003e6e:	4b06      	ldr	r3, [pc, #24]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e72:	4a05      	ldr	r2, [pc, #20]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003e78:	6713      	str	r3, [r2, #112]	@ 0x70
70003e7a:	4b03      	ldr	r3, [pc, #12]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e7e:	4a02      	ldr	r2, [pc, #8]	@ (70003e88 <HAL_RCC_OscConfig+0x4d8>)
70003e80:	f043 0301 	orr.w	r3, r3, #1
70003e84:	6713      	str	r3, [r2, #112]	@ 0x70
70003e86:	e02c      	b.n	70003ee2 <HAL_RCC_OscConfig+0x532>
70003e88:	58024400 	.word	0x58024400
70003e8c:	58024800 	.word	0x58024800
70003e90:	687b      	ldr	r3, [r7, #4]
70003e92:	689b      	ldr	r3, [r3, #8]
70003e94:	2b85      	cmp	r3, #133	@ 0x85
70003e96:	d112      	bne.n	70003ebe <HAL_RCC_OscConfig+0x50e>
70003e98:	4b60      	ldr	r3, [pc, #384]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e9c:	4a5f      	ldr	r2, [pc, #380]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003e9e:	f043 0304 	orr.w	r3, r3, #4
70003ea2:	6713      	str	r3, [r2, #112]	@ 0x70
70003ea4:	4b5d      	ldr	r3, [pc, #372]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ea6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ea8:	4a5c      	ldr	r2, [pc, #368]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003eaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003eae:	6713      	str	r3, [r2, #112]	@ 0x70
70003eb0:	4b5a      	ldr	r3, [pc, #360]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003eb4:	4a59      	ldr	r2, [pc, #356]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003eb6:	f043 0301 	orr.w	r3, r3, #1
70003eba:	6713      	str	r3, [r2, #112]	@ 0x70
70003ebc:	e011      	b.n	70003ee2 <HAL_RCC_OscConfig+0x532>
70003ebe:	4b57      	ldr	r3, [pc, #348]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ec2:	4a56      	ldr	r2, [pc, #344]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ec4:	f023 0301 	bic.w	r3, r3, #1
70003ec8:	6713      	str	r3, [r2, #112]	@ 0x70
70003eca:	4b54      	ldr	r3, [pc, #336]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ecc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ece:	4a53      	ldr	r2, [pc, #332]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ed0:	f023 0304 	bic.w	r3, r3, #4
70003ed4:	6713      	str	r3, [r2, #112]	@ 0x70
70003ed6:	4b51      	ldr	r3, [pc, #324]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003eda:	4a50      	ldr	r2, [pc, #320]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003ee0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
70003ee2:	687b      	ldr	r3, [r7, #4]
70003ee4:	689b      	ldr	r3, [r3, #8]
70003ee6:	2b00      	cmp	r3, #0
70003ee8:	d015      	beq.n	70003f16 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003eea:	f7fe fb13 	bl	70002514 <HAL_GetTick>
70003eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003ef0:	e00a      	b.n	70003f08 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003ef2:	f7fe fb0f 	bl	70002514 <HAL_GetTick>
70003ef6:	4602      	mov	r2, r0
70003ef8:	693b      	ldr	r3, [r7, #16]
70003efa:	1ad3      	subs	r3, r2, r3
70003efc:	f241 3288 	movw	r2, #5000	@ 0x1388
70003f00:	4293      	cmp	r3, r2
70003f02:	d901      	bls.n	70003f08 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70003f04:	2303      	movs	r3, #3
70003f06:	e085      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003f08:	4b44      	ldr	r3, [pc, #272]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003f0c:	f003 0302 	and.w	r3, r3, #2
70003f10:	2b00      	cmp	r3, #0
70003f12:	d0ee      	beq.n	70003ef2 <HAL_RCC_OscConfig+0x542>
70003f14:	e014      	b.n	70003f40 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003f16:	f7fe fafd 	bl	70002514 <HAL_GetTick>
70003f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003f1c:	e00a      	b.n	70003f34 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003f1e:	f7fe faf9 	bl	70002514 <HAL_GetTick>
70003f22:	4602      	mov	r2, r0
70003f24:	693b      	ldr	r3, [r7, #16]
70003f26:	1ad3      	subs	r3, r2, r3
70003f28:	f241 3288 	movw	r2, #5000	@ 0x1388
70003f2c:	4293      	cmp	r3, r2
70003f2e:	d901      	bls.n	70003f34 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70003f30:	2303      	movs	r3, #3
70003f32:	e06f      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003f34:	4b39      	ldr	r3, [pc, #228]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003f38:	f003 0302 	and.w	r3, r3, #2
70003f3c:	2b00      	cmp	r3, #0
70003f3e:	d1ee      	bne.n	70003f1e <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70003f40:	687b      	ldr	r3, [r7, #4]
70003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003f44:	2b00      	cmp	r3, #0
70003f46:	d042      	beq.n	70003fce <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
70003f48:	69fb      	ldr	r3, [r7, #28]
70003f4a:	2b18      	cmp	r3, #24
70003f4c:	d131      	bne.n	70003fb2 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
70003f4e:	687b      	ldr	r3, [r7, #4]
70003f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003f52:	2b01      	cmp	r3, #1
70003f54:	d101      	bne.n	70003f5a <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
70003f56:	2301      	movs	r3, #1
70003f58:	e05c      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
70003f5a:	4b30      	ldr	r3, [pc, #192]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003f5e:	08db      	lsrs	r3, r3, #3
70003f60:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003f64:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
70003f66:	687b      	ldr	r3, [r7, #4]
70003f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70003f6a:	68fa      	ldr	r2, [r7, #12]
70003f6c:	429a      	cmp	r2, r3
70003f6e:	d02e      	beq.n	70003fce <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70003f70:	4b2a      	ldr	r3, [pc, #168]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003f74:	4a29      	ldr	r2, [pc, #164]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f76:	f023 0301 	bic.w	r3, r3, #1
70003f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70003f7c:	f7fe faca 	bl	70002514 <HAL_GetTick>
70003f80:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003f82:	bf00      	nop
70003f84:	f7fe fac6 	bl	70002514 <HAL_GetTick>
70003f88:	4602      	mov	r2, r0
70003f8a:	693b      	ldr	r3, [r7, #16]
70003f8c:	4293      	cmp	r3, r2
70003f8e:	d0f9      	beq.n	70003f84 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003f90:	4b22      	ldr	r3, [pc, #136]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003f94:	4b22      	ldr	r3, [pc, #136]	@ (70004020 <HAL_RCC_OscConfig+0x670>)
70003f96:	4013      	ands	r3, r2
70003f98:	687a      	ldr	r2, [r7, #4]
70003f9a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70003f9c:	00d2      	lsls	r2, r2, #3
70003f9e:	491f      	ldr	r1, [pc, #124]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003fa0:	4313      	orrs	r3, r2
70003fa2:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003fa4:	4b1d      	ldr	r3, [pc, #116]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003fa8:	4a1c      	ldr	r2, [pc, #112]	@ (7000401c <HAL_RCC_OscConfig+0x66c>)
70003faa:	f043 0301 	orr.w	r3, r3, #1
70003fae:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003fb0:	e00d      	b.n	70003fce <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003fb2:	687b      	ldr	r3, [r7, #4]
70003fb4:	2201      	movs	r2, #1
70003fb6:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003fb8:	687b      	ldr	r3, [r7, #4]
70003fba:	3324      	adds	r3, #36	@ 0x24
70003fbc:	4619      	mov	r1, r3
70003fbe:	2000      	movs	r0, #0
70003fc0:	f000 fa3e 	bl	70004440 <RCC_PLL_Config>
70003fc4:	4603      	mov	r3, r0
70003fc6:	2b00      	cmp	r3, #0
70003fc8:	d001      	beq.n	70003fce <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003fca:	2301      	movs	r3, #1
70003fcc:	e022      	b.n	70004014 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003fce:	687b      	ldr	r3, [r7, #4]
70003fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003fd2:	2b00      	cmp	r3, #0
70003fd4:	d00a      	beq.n	70003fec <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003fd6:	687b      	ldr	r3, [r7, #4]
70003fd8:	334c      	adds	r3, #76	@ 0x4c
70003fda:	4619      	mov	r1, r3
70003fdc:	2001      	movs	r0, #1
70003fde:	f000 fa2f 	bl	70004440 <RCC_PLL_Config>
70003fe2:	4603      	mov	r3, r0
70003fe4:	2b00      	cmp	r3, #0
70003fe6:	d001      	beq.n	70003fec <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003fe8:	2301      	movs	r3, #1
70003fea:	e013      	b.n	70004014 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003fec:	687b      	ldr	r3, [r7, #4]
70003fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003ff0:	2b00      	cmp	r3, #0
70003ff2:	d00e      	beq.n	70004012 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003ff4:	687b      	ldr	r3, [r7, #4]
70003ff6:	2201      	movs	r2, #1
70003ff8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003ffc:	687b      	ldr	r3, [r7, #4]
70003ffe:	3374      	adds	r3, #116	@ 0x74
70004000:	4619      	mov	r1, r3
70004002:	2002      	movs	r0, #2
70004004:	f000 fa1c 	bl	70004440 <RCC_PLL_Config>
70004008:	4603      	mov	r3, r0
7000400a:	2b00      	cmp	r3, #0
7000400c:	d001      	beq.n	70004012 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
7000400e:	2301      	movs	r3, #1
70004010:	e000      	b.n	70004014 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70004012:	2300      	movs	r3, #0
}
70004014:	4618      	mov	r0, r3
70004016:	3720      	adds	r7, #32
70004018:	46bd      	mov	sp, r7
7000401a:	bd80      	pop	{r7, pc}
7000401c:	58024400 	.word	0x58024400
70004020:	ffff0007 	.word	0xffff0007

70004024 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70004024:	b480      	push	{r7}
70004026:	b08b      	sub	sp, #44	@ 0x2c
70004028:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
7000402a:	4baa      	ldr	r3, [pc, #680]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000402c:	691b      	ldr	r3, [r3, #16]
7000402e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70004032:	2b18      	cmp	r3, #24
70004034:	f200 8136 	bhi.w	700042a4 <HAL_RCC_GetSysClockFreq+0x280>
70004038:	a201      	add	r2, pc, #4	@ (adr r2, 70004040 <HAL_RCC_GetSysClockFreq+0x1c>)
7000403a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000403e:	bf00      	nop
70004040:	700040a5 	.word	0x700040a5
70004044:	700042a5 	.word	0x700042a5
70004048:	700042a5 	.word	0x700042a5
7000404c:	700042a5 	.word	0x700042a5
70004050:	700042a5 	.word	0x700042a5
70004054:	700042a5 	.word	0x700042a5
70004058:	700042a5 	.word	0x700042a5
7000405c:	700042a5 	.word	0x700042a5
70004060:	700040cb 	.word	0x700040cb
70004064:	700042a5 	.word	0x700042a5
70004068:	700042a5 	.word	0x700042a5
7000406c:	700042a5 	.word	0x700042a5
70004070:	700042a5 	.word	0x700042a5
70004074:	700042a5 	.word	0x700042a5
70004078:	700042a5 	.word	0x700042a5
7000407c:	700042a5 	.word	0x700042a5
70004080:	700040d1 	.word	0x700040d1
70004084:	700042a5 	.word	0x700042a5
70004088:	700042a5 	.word	0x700042a5
7000408c:	700042a5 	.word	0x700042a5
70004090:	700042a5 	.word	0x700042a5
70004094:	700042a5 	.word	0x700042a5
70004098:	700042a5 	.word	0x700042a5
7000409c:	700042a5 	.word	0x700042a5
700040a0:	700040d7 	.word	0x700040d7
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700040a4:	4b8b      	ldr	r3, [pc, #556]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040a6:	681b      	ldr	r3, [r3, #0]
700040a8:	f003 0320 	and.w	r3, r3, #32
700040ac:	2b00      	cmp	r3, #0
700040ae:	d009      	beq.n	700040c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700040b0:	4b88      	ldr	r3, [pc, #544]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040b2:	681b      	ldr	r3, [r3, #0]
700040b4:	08db      	lsrs	r3, r3, #3
700040b6:	f003 0303 	and.w	r3, r3, #3
700040ba:	4a87      	ldr	r2, [pc, #540]	@ (700042d8 <HAL_RCC_GetSysClockFreq+0x2b4>)
700040bc:	fa22 f303 	lsr.w	r3, r2, r3
700040c0:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
700040c2:	e0f2      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
700040c4:	2300      	movs	r3, #0
700040c6:	623b      	str	r3, [r7, #32]
      break;
700040c8:	e0ef      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
700040ca:	4b84      	ldr	r3, [pc, #528]	@ (700042dc <HAL_RCC_GetSysClockFreq+0x2b8>)
700040cc:	623b      	str	r3, [r7, #32]
      break;
700040ce:	e0ec      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
700040d0:	4b83      	ldr	r3, [pc, #524]	@ (700042e0 <HAL_RCC_GetSysClockFreq+0x2bc>)
700040d2:	623b      	str	r3, [r7, #32]
      break;
700040d4:	e0e9      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
700040d6:	4b7f      	ldr	r3, [pc, #508]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700040da:	f003 0303 	and.w	r3, r3, #3
700040de:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
700040e0:	4b7c      	ldr	r3, [pc, #496]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700040e4:	091b      	lsrs	r3, r3, #4
700040e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700040ea:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
700040ec:	4b79      	ldr	r3, [pc, #484]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700040f0:	f003 0301 	and.w	r3, r3, #1
700040f4:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
700040f6:	4b77      	ldr	r3, [pc, #476]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700040fa:	08db      	lsrs	r3, r3, #3
700040fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004100:	697a      	ldr	r2, [r7, #20]
70004102:	fb02 f303 	mul.w	r3, r2, r3
70004106:	ee07 3a90 	vmov	s15, r3
7000410a:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000410e:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70004112:	69bb      	ldr	r3, [r7, #24]
70004114:	2b00      	cmp	r3, #0
70004116:	f000 80c2 	beq.w	7000429e <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
7000411a:	69fb      	ldr	r3, [r7, #28]
7000411c:	2b02      	cmp	r3, #2
7000411e:	d064      	beq.n	700041ea <HAL_RCC_GetSysClockFreq+0x1c6>
70004120:	69fb      	ldr	r3, [r7, #28]
70004122:	2b02      	cmp	r3, #2
70004124:	f200 8083 	bhi.w	7000422e <HAL_RCC_GetSysClockFreq+0x20a>
70004128:	69fb      	ldr	r3, [r7, #28]
7000412a:	2b00      	cmp	r3, #0
7000412c:	d003      	beq.n	70004136 <HAL_RCC_GetSysClockFreq+0x112>
7000412e:	69fb      	ldr	r3, [r7, #28]
70004130:	2b01      	cmp	r3, #1
70004132:	d038      	beq.n	700041a6 <HAL_RCC_GetSysClockFreq+0x182>
70004134:	e07b      	b.n	7000422e <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004136:	4b67      	ldr	r3, [pc, #412]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004138:	681b      	ldr	r3, [r3, #0]
7000413a:	f003 0320 	and.w	r3, r3, #32
7000413e:	2b00      	cmp	r3, #0
70004140:	d02d      	beq.n	7000419e <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70004142:	4b64      	ldr	r3, [pc, #400]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004144:	681b      	ldr	r3, [r3, #0]
70004146:	08db      	lsrs	r3, r3, #3
70004148:	f003 0303 	and.w	r3, r3, #3
7000414c:	4a62      	ldr	r2, [pc, #392]	@ (700042d8 <HAL_RCC_GetSysClockFreq+0x2b4>)
7000414e:	fa22 f303 	lsr.w	r3, r2, r3
70004152:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004154:	68fb      	ldr	r3, [r7, #12]
70004156:	ee07 3a90 	vmov	s15, r3
7000415a:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000415e:	69bb      	ldr	r3, [r7, #24]
70004160:	ee07 3a90 	vmov	s15, r3
70004164:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004168:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000416c:	4b59      	ldr	r3, [pc, #356]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000416e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004170:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004174:	ee07 3a90 	vmov	s15, r3
70004178:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000417c:	ed97 6a04 	vldr	s12, [r7, #16]
70004180:	eddf 5a58 	vldr	s11, [pc, #352]	@ 700042e4 <HAL_RCC_GetSysClockFreq+0x2c0>
70004184:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004188:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000418c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004190:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004194:	ee67 7a27 	vmul.f32	s15, s14, s15
70004198:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
7000419c:	e069      	b.n	70004272 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
7000419e:	f04f 0300 	mov.w	r3, #0
700041a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
700041a4:	e065      	b.n	70004272 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700041a6:	69bb      	ldr	r3, [r7, #24]
700041a8:	ee07 3a90 	vmov	s15, r3
700041ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
700041b0:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 700042e8 <HAL_RCC_GetSysClockFreq+0x2c4>
700041b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700041b8:	4b46      	ldr	r3, [pc, #280]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700041bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
700041c0:	ee07 3a90 	vmov	s15, r3
700041c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
700041c8:	ed97 6a04 	vldr	s12, [r7, #16]
700041cc:	eddf 5a45 	vldr	s11, [pc, #276]	@ 700042e4 <HAL_RCC_GetSysClockFreq+0x2c0>
700041d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
700041d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
700041d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700041dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
700041e0:	ee67 7a27 	vmul.f32	s15, s14, s15
700041e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700041e8:	e043      	b.n	70004272 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700041ea:	69bb      	ldr	r3, [r7, #24]
700041ec:	ee07 3a90 	vmov	s15, r3
700041f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
700041f4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 700042ec <HAL_RCC_GetSysClockFreq+0x2c8>
700041f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700041fc:	4b35      	ldr	r3, [pc, #212]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004200:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004204:	ee07 3a90 	vmov	s15, r3
70004208:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000420c:	ed97 6a04 	vldr	s12, [r7, #16]
70004210:	eddf 5a34 	vldr	s11, [pc, #208]	@ 700042e4 <HAL_RCC_GetSysClockFreq+0x2c0>
70004214:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004218:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000421c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004220:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004224:	ee67 7a27 	vmul.f32	s15, s14, s15
70004228:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
7000422c:	e021      	b.n	70004272 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
7000422e:	69bb      	ldr	r3, [r7, #24]
70004230:	ee07 3a90 	vmov	s15, r3
70004234:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004238:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 700042e8 <HAL_RCC_GetSysClockFreq+0x2c4>
7000423c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004240:	4b24      	ldr	r3, [pc, #144]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004244:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004248:	ee07 3a90 	vmov	s15, r3
7000424c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004250:	ed97 6a04 	vldr	s12, [r7, #16]
70004254:	eddf 5a23 	vldr	s11, [pc, #140]	@ 700042e4 <HAL_RCC_GetSysClockFreq+0x2c0>
70004258:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000425c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004260:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004264:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004268:	ee67 7a27 	vmul.f32	s15, s14, s15
7000426c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004270:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70004272:	4b18      	ldr	r3, [pc, #96]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004276:	0a5b      	lsrs	r3, r3, #9
70004278:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
7000427c:	3301      	adds	r3, #1
7000427e:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004280:	68bb      	ldr	r3, [r7, #8]
70004282:	ee07 3a90 	vmov	s15, r3
70004286:	eeb8 7a67 	vcvt.f32.u32	s14, s15
7000428a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
7000428e:	eec6 7a87 	vdiv.f32	s15, s13, s14
70004292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70004296:	ee17 3a90 	vmov	r3, s15
7000429a:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
7000429c:	e005      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
7000429e:	2300      	movs	r3, #0
700042a0:	623b      	str	r3, [r7, #32]
      break;
700042a2:	e002      	b.n	700042aa <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
700042a4:	4b0d      	ldr	r3, [pc, #52]	@ (700042dc <HAL_RCC_GetSysClockFreq+0x2b8>)
700042a6:	623b      	str	r3, [r7, #32]
      break;
700042a8:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
700042aa:	4b0a      	ldr	r3, [pc, #40]	@ (700042d4 <HAL_RCC_GetSysClockFreq+0x2b0>)
700042ac:	699b      	ldr	r3, [r3, #24]
700042ae:	f003 030f 	and.w	r3, r3, #15
700042b2:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
700042b4:	687b      	ldr	r3, [r7, #4]
700042b6:	2b07      	cmp	r3, #7
700042b8:	d905      	bls.n	700042c6 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
700042ba:	687b      	ldr	r3, [r7, #4]
700042bc:	3b07      	subs	r3, #7
700042be:	6a3a      	ldr	r2, [r7, #32]
700042c0:	fa22 f303 	lsr.w	r3, r2, r3
700042c4:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
700042c6:	6a3b      	ldr	r3, [r7, #32]
}
700042c8:	4618      	mov	r0, r3
700042ca:	372c      	adds	r7, #44	@ 0x2c
700042cc:	46bd      	mov	sp, r7
700042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
700042d2:	4770      	bx	lr
700042d4:	58024400 	.word	0x58024400
700042d8:	03d09000 	.word	0x03d09000
700042dc:	003d0900 	.word	0x003d0900
700042e0:	016e3600 	.word	0x016e3600
700042e4:	46000000 	.word	0x46000000
700042e8:	4a742400 	.word	0x4a742400
700042ec:	4bb71b00 	.word	0x4bb71b00

700042f0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
700042f0:	b580      	push	{r7, lr}
700042f2:	b084      	sub	sp, #16
700042f4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
700042f6:	4a10      	ldr	r2, [pc, #64]	@ (70004338 <HAL_RCC_GetHCLKFreq+0x48>)
700042f8:	463b      	mov	r3, r7
700042fa:	e892 0003 	ldmia.w	r2, {r0, r1}
700042fe:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
70004302:	f7ff fe8f 	bl	70004024 <HAL_RCC_GetSysClockFreq>
70004306:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
70004308:	4b0c      	ldr	r3, [pc, #48]	@ (7000433c <HAL_RCC_GetHCLKFreq+0x4c>)
7000430a:	69db      	ldr	r3, [r3, #28]
7000430c:	f003 030f 	and.w	r3, r3, #15
70004310:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
70004312:	68bb      	ldr	r3, [r7, #8]
70004314:	2b07      	cmp	r3, #7
70004316:	d909      	bls.n	7000432c <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
70004318:	68bb      	ldr	r3, [r7, #8]
7000431a:	3b08      	subs	r3, #8
7000431c:	3310      	adds	r3, #16
7000431e:	443b      	add	r3, r7
70004320:	f813 3c10 	ldrb.w	r3, [r3, #-16]
70004324:	461a      	mov	r2, r3
70004326:	68fb      	ldr	r3, [r7, #12]
70004328:	40d3      	lsrs	r3, r2
7000432a:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
7000432c:	68fb      	ldr	r3, [r7, #12]
}
7000432e:	4618      	mov	r0, r3
70004330:	3710      	adds	r7, #16
70004332:	46bd      	mov	sp, r7
70004334:	bd80      	pop	{r7, pc}
70004336:	bf00      	nop
70004338:	7000bccc 	.word	0x7000bccc
7000433c:	58024400 	.word	0x58024400

70004340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
70004340:	b580      	push	{r7, lr}
70004342:	b082      	sub	sp, #8
70004344:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
70004346:	f7ff ffd3 	bl	700042f0 <HAL_RCC_GetHCLKFreq>
7000434a:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
7000434c:	4b09      	ldr	r3, [pc, #36]	@ (70004374 <HAL_RCC_GetPCLK1Freq+0x34>)
7000434e:	6a1b      	ldr	r3, [r3, #32]
70004350:	f003 0307 	and.w	r3, r3, #7
70004354:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
70004356:	683b      	ldr	r3, [r7, #0]
70004358:	2b03      	cmp	r3, #3
7000435a:	d905      	bls.n	70004368 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
7000435c:	683b      	ldr	r3, [r7, #0]
7000435e:	3b03      	subs	r3, #3
70004360:	687a      	ldr	r2, [r7, #4]
70004362:	fa22 f303 	lsr.w	r3, r2, r3
70004366:	607b      	str	r3, [r7, #4]
  }
  return (clock);
70004368:	687b      	ldr	r3, [r7, #4]
}
7000436a:	4618      	mov	r0, r3
7000436c:	3708      	adds	r7, #8
7000436e:	46bd      	mov	sp, r7
70004370:	bd80      	pop	{r7, pc}
70004372:	bf00      	nop
70004374:	58024400 	.word	0x58024400

70004378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
70004378:	b580      	push	{r7, lr}
7000437a:	b082      	sub	sp, #8
7000437c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
7000437e:	f7ff ffb7 	bl	700042f0 <HAL_RCC_GetHCLKFreq>
70004382:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
70004384:	4b09      	ldr	r3, [pc, #36]	@ (700043ac <HAL_RCC_GetPCLK2Freq+0x34>)
70004386:	6a1b      	ldr	r3, [r3, #32]
70004388:	091b      	lsrs	r3, r3, #4
7000438a:	f003 0307 	and.w	r3, r3, #7
7000438e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
70004390:	683b      	ldr	r3, [r7, #0]
70004392:	2b03      	cmp	r3, #3
70004394:	d905      	bls.n	700043a2 <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
70004396:	683b      	ldr	r3, [r7, #0]
70004398:	3b03      	subs	r3, #3
7000439a:	687a      	ldr	r2, [r7, #4]
7000439c:	fa22 f303 	lsr.w	r3, r2, r3
700043a0:	607b      	str	r3, [r7, #4]
  }
  return (clock);
700043a2:	687b      	ldr	r3, [r7, #4]
}
700043a4:	4618      	mov	r0, r3
700043a6:	3708      	adds	r7, #8
700043a8:	46bd      	mov	sp, r7
700043aa:	bd80      	pop	{r7, pc}
700043ac:	58024400 	.word	0x58024400

700043b0 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
700043b0:	b580      	push	{r7, lr}
700043b2:	b082      	sub	sp, #8
700043b4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
700043b6:	f7ff ff9b 	bl	700042f0 <HAL_RCC_GetHCLKFreq>
700043ba:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
700043bc:	4b09      	ldr	r3, [pc, #36]	@ (700043e4 <HAL_RCC_GetPCLK4Freq+0x34>)
700043be:	6a1b      	ldr	r3, [r3, #32]
700043c0:	0a1b      	lsrs	r3, r3, #8
700043c2:	f003 0307 	and.w	r3, r3, #7
700043c6:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
700043c8:	683b      	ldr	r3, [r7, #0]
700043ca:	2b03      	cmp	r3, #3
700043cc:	d905      	bls.n	700043da <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
700043ce:	683b      	ldr	r3, [r7, #0]
700043d0:	3b03      	subs	r3, #3
700043d2:	687a      	ldr	r2, [r7, #4]
700043d4:	fa22 f303 	lsr.w	r3, r2, r3
700043d8:	607b      	str	r3, [r7, #4]
  }
  return (clock);
700043da:	687b      	ldr	r3, [r7, #4]
}
700043dc:	4618      	mov	r0, r3
700043de:	3708      	adds	r7, #8
700043e0:	46bd      	mov	sp, r7
700043e2:	bd80      	pop	{r7, pc}
700043e4:	58024400 	.word	0x58024400

700043e8 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
700043e8:	b580      	push	{r7, lr}
700043ea:	b082      	sub	sp, #8
700043ec:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
700043ee:	4b08      	ldr	r3, [pc, #32]	@ (70004410 <HAL_RCC_GetPLL2QFreq+0x28>)
700043f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700043f2:	0c1b      	lsrs	r3, r3, #16
700043f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700043f8:	3301      	adds	r3, #1
700043fa:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
700043fc:	f000 f976 	bl	700046ec <RCC_PLL2_GetVCOOutputFreq>
70004400:	4602      	mov	r2, r0
70004402:	687b      	ldr	r3, [r7, #4]
70004404:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004408:	4618      	mov	r0, r3
7000440a:	3708      	adds	r7, #8
7000440c:	46bd      	mov	sp, r7
7000440e:	bd80      	pop	{r7, pc}
70004410:	58024400 	.word	0x58024400

70004414 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
70004414:	b580      	push	{r7, lr}
70004416:	b082      	sub	sp, #8
70004418:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
7000441a:	4b08      	ldr	r3, [pc, #32]	@ (7000443c <HAL_RCC_GetPLL3QFreq+0x28>)
7000441c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
7000441e:	0c1b      	lsrs	r3, r3, #16
70004420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004424:	3301      	adds	r3, #1
70004426:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
70004428:	f000 f9e6 	bl	700047f8 <RCC_PLL3_GetVCOOutputFreq>
7000442c:	4602      	mov	r2, r0
7000442e:	687b      	ldr	r3, [r7, #4]
70004430:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004434:	4618      	mov	r0, r3
70004436:	3708      	adds	r7, #8
70004438:	46bd      	mov	sp, r7
7000443a:	bd80      	pop	{r7, pc}
7000443c:	58024400 	.word	0x58024400

70004440 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70004440:	b580      	push	{r7, lr}
70004442:	b08a      	sub	sp, #40	@ 0x28
70004444:	af00      	add	r7, sp, #0
70004446:	6078      	str	r0, [r7, #4]
70004448:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
7000444a:	2300      	movs	r3, #0
7000444c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004450:	687b      	ldr	r3, [r7, #4]
70004452:	00da      	lsls	r2, r3, #3
70004454:	4b9a      	ldr	r3, [pc, #616]	@ (700046c0 <RCC_PLL_Config+0x280>)
70004456:	4413      	add	r3, r2
70004458:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
7000445a:	687b      	ldr	r3, [r7, #4]
7000445c:	009a      	lsls	r2, r3, #2
7000445e:	4b99      	ldr	r3, [pc, #612]	@ (700046c4 <RCC_PLL_Config+0x284>)
70004460:	4413      	add	r3, r2
70004462:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004464:	4b98      	ldr	r3, [pc, #608]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004466:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004468:	687a      	ldr	r2, [r7, #4]
7000446a:	4613      	mov	r3, r2
7000446c:	009b      	lsls	r3, r3, #2
7000446e:	4413      	add	r3, r2
70004470:	005b      	lsls	r3, r3, #1
70004472:	4413      	add	r3, r2
70004474:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004478:	fa02 f303 	lsl.w	r3, r2, r3
7000447c:	43db      	mvns	r3, r3
7000447e:	4a92      	ldr	r2, [pc, #584]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004480:	400b      	ands	r3, r1
70004482:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004484:	4b90      	ldr	r3, [pc, #576]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004486:	681a      	ldr	r2, [r3, #0]
70004488:	687b      	ldr	r3, [r7, #4]
7000448a:	005b      	lsls	r3, r3, #1
7000448c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004490:	fa01 f303 	lsl.w	r3, r1, r3
70004494:	43db      	mvns	r3, r3
70004496:	498c      	ldr	r1, [pc, #560]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004498:	4013      	ands	r3, r2
7000449a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
7000449c:	f7fe f83a 	bl	70002514 <HAL_GetTick>
700044a0:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700044a2:	e008      	b.n	700044b6 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
700044a4:	f7fe f836 	bl	70002514 <HAL_GetTick>
700044a8:	4602      	mov	r2, r0
700044aa:	697b      	ldr	r3, [r7, #20]
700044ac:	1ad3      	subs	r3, r2, r3
700044ae:	2b32      	cmp	r3, #50	@ 0x32
700044b0:	d901      	bls.n	700044b6 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
700044b2:	2303      	movs	r3, #3
700044b4:	e0ff      	b.n	700046b6 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700044b6:	4b84      	ldr	r3, [pc, #528]	@ (700046c8 <RCC_PLL_Config+0x288>)
700044b8:	681a      	ldr	r2, [r3, #0]
700044ba:	687b      	ldr	r3, [r7, #4]
700044bc:	005b      	lsls	r3, r3, #1
700044be:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
700044c2:	fa01 f303 	lsl.w	r3, r1, r3
700044c6:	4013      	ands	r3, r2
700044c8:	2b00      	cmp	r3, #0
700044ca:	d1eb      	bne.n	700044a4 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
700044cc:	683b      	ldr	r3, [r7, #0]
700044ce:	681b      	ldr	r3, [r3, #0]
700044d0:	2b02      	cmp	r3, #2
700044d2:	f040 80dd 	bne.w	70004690 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
700044d6:	683b      	ldr	r3, [r7, #0]
700044d8:	685b      	ldr	r3, [r3, #4]
700044da:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
700044dc:	693b      	ldr	r3, [r7, #16]
700044de:	2b00      	cmp	r3, #0
700044e0:	d109      	bne.n	700044f6 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
700044e2:	4b79      	ldr	r3, [pc, #484]	@ (700046c8 <RCC_PLL_Config+0x288>)
700044e4:	681b      	ldr	r3, [r3, #0]
700044e6:	08db      	lsrs	r3, r3, #3
700044e8:	f003 0303 	and.w	r3, r3, #3
700044ec:	4a77      	ldr	r2, [pc, #476]	@ (700046cc <RCC_PLL_Config+0x28c>)
700044ee:	fa22 f303 	lsr.w	r3, r2, r3
700044f2:	627b      	str	r3, [r7, #36]	@ 0x24
700044f4:	e007      	b.n	70004506 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
700044f6:	693b      	ldr	r3, [r7, #16]
700044f8:	2b02      	cmp	r3, #2
700044fa:	d102      	bne.n	70004502 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
700044fc:	4b74      	ldr	r3, [pc, #464]	@ (700046d0 <RCC_PLL_Config+0x290>)
700044fe:	627b      	str	r3, [r7, #36]	@ 0x24
70004500:	e001      	b.n	70004506 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
70004502:	4b74      	ldr	r3, [pc, #464]	@ (700046d4 <RCC_PLL_Config+0x294>)
70004504:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
70004506:	683b      	ldr	r3, [r7, #0]
70004508:	689b      	ldr	r3, [r3, #8]
7000450a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000450c:	fbb2 f3f3 	udiv	r3, r2, r3
70004510:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
70004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004514:	4a70      	ldr	r2, [pc, #448]	@ (700046d8 <RCC_PLL_Config+0x298>)
70004516:	4293      	cmp	r3, r2
70004518:	d302      	bcc.n	70004520 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
7000451a:	2318      	movs	r3, #24
7000451c:	627b      	str	r3, [r7, #36]	@ 0x24
7000451e:	e00f      	b.n	70004540 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
70004520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004522:	4a6e      	ldr	r2, [pc, #440]	@ (700046dc <RCC_PLL_Config+0x29c>)
70004524:	4293      	cmp	r3, r2
70004526:	d902      	bls.n	7000452e <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
70004528:	2310      	movs	r3, #16
7000452a:	627b      	str	r3, [r7, #36]	@ 0x24
7000452c:	e008      	b.n	70004540 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
7000452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004530:	4a6b      	ldr	r2, [pc, #428]	@ (700046e0 <RCC_PLL_Config+0x2a0>)
70004532:	4293      	cmp	r3, r2
70004534:	d902      	bls.n	7000453c <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
70004536:	2308      	movs	r3, #8
70004538:	627b      	str	r3, [r7, #36]	@ 0x24
7000453a:	e001      	b.n	70004540 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
7000453c:	2302      	movs	r3, #2
7000453e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
70004540:	687a      	ldr	r2, [r7, #4]
70004542:	4613      	mov	r3, r2
70004544:	009b      	lsls	r3, r3, #2
70004546:	4413      	add	r3, r2
70004548:	005b      	lsls	r3, r3, #1
7000454a:	4413      	add	r3, r2
7000454c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000454e:	fa02 f303 	lsl.w	r3, r2, r3
70004552:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004554:	4b5c      	ldr	r3, [pc, #368]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004556:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004558:	687b      	ldr	r3, [r7, #4]
7000455a:	00db      	lsls	r3, r3, #3
7000455c:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004560:	fa01 f303 	lsl.w	r3, r1, r3
70004564:	f043 0303 	orr.w	r3, r3, #3
70004568:	43db      	mvns	r3, r3
7000456a:	401a      	ands	r2, r3
7000456c:	683b      	ldr	r3, [r7, #0]
7000456e:	6899      	ldr	r1, [r3, #8]
70004570:	687b      	ldr	r3, [r7, #4]
70004572:	00db      	lsls	r3, r3, #3
70004574:	3304      	adds	r3, #4
70004576:	4099      	lsls	r1, r3
70004578:	693b      	ldr	r3, [r7, #16]
7000457a:	430b      	orrs	r3, r1
7000457c:	4952      	ldr	r1, [pc, #328]	@ (700046c8 <RCC_PLL_Config+0x288>)
7000457e:	4313      	orrs	r3, r2
70004580:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
70004582:	4b51      	ldr	r3, [pc, #324]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004586:	f003 0303 	and.w	r3, r3, #3
7000458a:	693a      	ldr	r2, [r7, #16]
7000458c:	429a      	cmp	r2, r3
7000458e:	d001      	beq.n	70004594 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004590:	2301      	movs	r3, #1
70004592:	e090      	b.n	700046b6 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
70004594:	4b4c      	ldr	r3, [pc, #304]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004596:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004598:	687a      	ldr	r2, [r7, #4]
7000459a:	4613      	mov	r3, r2
7000459c:	009b      	lsls	r3, r3, #2
7000459e:	4413      	add	r3, r2
700045a0:	005b      	lsls	r3, r3, #1
700045a2:	4413      	add	r3, r2
700045a4:	221b      	movs	r2, #27
700045a6:	fa02 f303 	lsl.w	r3, r2, r3
700045aa:	43db      	mvns	r3, r3
700045ac:	ea01 0203 	and.w	r2, r1, r3
700045b0:	4945      	ldr	r1, [pc, #276]	@ (700046c8 <RCC_PLL_Config+0x288>)
700045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700045b4:	4313      	orrs	r3, r2
700045b6:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
700045b8:	683b      	ldr	r3, [r7, #0]
700045ba:	68db      	ldr	r3, [r3, #12]
700045bc:	1e5a      	subs	r2, r3, #1
700045be:	683b      	ldr	r3, [r7, #0]
700045c0:	691b      	ldr	r3, [r3, #16]
700045c2:	3b01      	subs	r3, #1
700045c4:	025b      	lsls	r3, r3, #9
700045c6:	431a      	orrs	r2, r3
700045c8:	683b      	ldr	r3, [r7, #0]
700045ca:	695b      	ldr	r3, [r3, #20]
700045cc:	3b01      	subs	r3, #1
700045ce:	041b      	lsls	r3, r3, #16
700045d0:	431a      	orrs	r2, r3
700045d2:	683b      	ldr	r3, [r7, #0]
700045d4:	699b      	ldr	r3, [r3, #24]
700045d6:	3b01      	subs	r3, #1
700045d8:	061b      	lsls	r3, r3, #24
700045da:	431a      	orrs	r2, r3
700045dc:	69fb      	ldr	r3, [r7, #28]
700045de:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
700045e0:	683b      	ldr	r3, [r7, #0]
700045e2:	69db      	ldr	r3, [r3, #28]
700045e4:	1e5a      	subs	r2, r3, #1
700045e6:	683b      	ldr	r3, [r7, #0]
700045e8:	6a1b      	ldr	r3, [r3, #32]
700045ea:	3b01      	subs	r3, #1
700045ec:	021b      	lsls	r3, r3, #8
700045ee:	431a      	orrs	r2, r3
700045f0:	69bb      	ldr	r3, [r7, #24]
700045f2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
700045f4:	687b      	ldr	r3, [r7, #4]
700045f6:	2b00      	cmp	r3, #0
700045f8:	d105      	bne.n	70004606 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
700045fa:	4b33      	ldr	r3, [pc, #204]	@ (700046c8 <RCC_PLL_Config+0x288>)
700045fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045fe:	4a32      	ldr	r2, [pc, #200]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004600:	f043 0320 	orr.w	r3, r3, #32
70004604:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
70004606:	683b      	ldr	r3, [r7, #0]
70004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000460a:	2b00      	cmp	r3, #0
7000460c:	d01c      	beq.n	70004648 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
7000460e:	687b      	ldr	r3, [r7, #4]
70004610:	00da      	lsls	r2, r3, #3
70004612:	4b34      	ldr	r3, [pc, #208]	@ (700046e4 <RCC_PLL_Config+0x2a4>)
70004614:	4413      	add	r3, r2
70004616:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
70004618:	68fb      	ldr	r3, [r7, #12]
7000461a:	681a      	ldr	r2, [r3, #0]
7000461c:	4b32      	ldr	r3, [pc, #200]	@ (700046e8 <RCC_PLL_Config+0x2a8>)
7000461e:	4013      	ands	r3, r2
70004620:	683a      	ldr	r2, [r7, #0]
70004622:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70004624:	00d2      	lsls	r2, r2, #3
70004626:	431a      	orrs	r2, r3
70004628:	68fb      	ldr	r3, [r7, #12]
7000462a:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
7000462c:	4b26      	ldr	r3, [pc, #152]	@ (700046c8 <RCC_PLL_Config+0x288>)
7000462e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004630:	687a      	ldr	r2, [r7, #4]
70004632:	4613      	mov	r3, r2
70004634:	009b      	lsls	r3, r3, #2
70004636:	4413      	add	r3, r2
70004638:	005b      	lsls	r3, r3, #1
7000463a:	4413      	add	r3, r2
7000463c:	2201      	movs	r2, #1
7000463e:	fa02 f303 	lsl.w	r3, r2, r3
70004642:	4a21      	ldr	r2, [pc, #132]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004644:	430b      	orrs	r3, r1
70004646:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004648:	4b1f      	ldr	r3, [pc, #124]	@ (700046c8 <RCC_PLL_Config+0x288>)
7000464a:	681a      	ldr	r2, [r3, #0]
7000464c:	687b      	ldr	r3, [r7, #4]
7000464e:	005b      	lsls	r3, r3, #1
70004650:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004654:	fa01 f303 	lsl.w	r3, r1, r3
70004658:	491b      	ldr	r1, [pc, #108]	@ (700046c8 <RCC_PLL_Config+0x288>)
7000465a:	4313      	orrs	r3, r2
7000465c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
7000465e:	f7fd ff59 	bl	70002514 <HAL_GetTick>
70004662:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004664:	e008      	b.n	70004678 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004666:	f7fd ff55 	bl	70002514 <HAL_GetTick>
7000466a:	4602      	mov	r2, r0
7000466c:	697b      	ldr	r3, [r7, #20]
7000466e:	1ad3      	subs	r3, r2, r3
70004670:	2b32      	cmp	r3, #50	@ 0x32
70004672:	d901      	bls.n	70004678 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004674:	2303      	movs	r3, #3
70004676:	e01e      	b.n	700046b6 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004678:	4b13      	ldr	r3, [pc, #76]	@ (700046c8 <RCC_PLL_Config+0x288>)
7000467a:	681a      	ldr	r2, [r3, #0]
7000467c:	687b      	ldr	r3, [r7, #4]
7000467e:	005b      	lsls	r3, r3, #1
70004680:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004684:	fa01 f303 	lsl.w	r3, r1, r3
70004688:	4013      	ands	r3, r2
7000468a:	2b00      	cmp	r3, #0
7000468c:	d0eb      	beq.n	70004666 <RCC_PLL_Config+0x226>
7000468e:	e010      	b.n	700046b2 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004690:	4b0d      	ldr	r3, [pc, #52]	@ (700046c8 <RCC_PLL_Config+0x288>)
70004692:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004694:	687b      	ldr	r3, [r7, #4]
70004696:	00db      	lsls	r3, r3, #3
70004698:	3304      	adds	r3, #4
7000469a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
7000469e:	fa01 f303 	lsl.w	r3, r1, r3
700046a2:	f043 0303 	orr.w	r3, r3, #3
700046a6:	43db      	mvns	r3, r3
700046a8:	4013      	ands	r3, r2
700046aa:	4a07      	ldr	r2, [pc, #28]	@ (700046c8 <RCC_PLL_Config+0x288>)
700046ac:	f043 0303 	orr.w	r3, r3, #3
700046b0:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
700046b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
700046b6:	4618      	mov	r0, r3
700046b8:	3728      	adds	r7, #40	@ 0x28
700046ba:	46bd      	mov	sp, r7
700046bc:	bd80      	pop	{r7, pc}
700046be:	bf00      	nop
700046c0:	58024430 	.word	0x58024430
700046c4:	580244c0 	.word	0x580244c0
700046c8:	58024400 	.word	0x58024400
700046cc:	03d09000 	.word	0x03d09000
700046d0:	016e3600 	.word	0x016e3600
700046d4:	003d0900 	.word	0x003d0900
700046d8:	007a1200 	.word	0x007a1200
700046dc:	003d08ff 	.word	0x003d08ff
700046e0:	001e847f 	.word	0x001e847f
700046e4:	58024434 	.word	0x58024434
700046e8:	ffff0007 	.word	0xffff0007

700046ec <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
700046ec:	b480      	push	{r7}
700046ee:	b089      	sub	sp, #36	@ 0x24
700046f0:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
700046f2:	4b3c      	ldr	r3, [pc, #240]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
700046f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700046f6:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
700046f8:	4b3a      	ldr	r3, [pc, #232]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
700046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700046fc:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
700046fe:	697b      	ldr	r3, [r7, #20]
70004700:	0b1b      	lsrs	r3, r3, #12
70004702:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004706:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
70004708:	693b      	ldr	r3, [r7, #16]
7000470a:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000470e:	3301      	adds	r3, #1
70004710:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
70004712:	68fb      	ldr	r3, [r7, #12]
70004714:	2b00      	cmp	r3, #0
70004716:	d101      	bne.n	7000471c <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004718:	2300      	movs	r3, #0
7000471a:	e05c      	b.n	700047d6 <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
7000471c:	4b31      	ldr	r3, [pc, #196]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
7000471e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004724:	2b00      	cmp	r3, #0
70004726:	d006      	beq.n	70004736 <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
70004728:	4b2e      	ldr	r3, [pc, #184]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
7000472a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
7000472c:	08db      	lsrs	r3, r3, #3
7000472e:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004732:	61bb      	str	r3, [r7, #24]
70004734:	e001      	b.n	7000473a <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004736:	2300      	movs	r3, #0
70004738:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
7000473a:	697b      	ldr	r3, [r7, #20]
7000473c:	f003 0303 	and.w	r3, r3, #3
70004740:	2b02      	cmp	r3, #2
70004742:	d019      	beq.n	70004778 <RCC_PLL2_GetVCOOutputFreq+0x8c>
70004744:	2b02      	cmp	r3, #2
70004746:	d81d      	bhi.n	70004784 <RCC_PLL2_GetVCOOutputFreq+0x98>
70004748:	2b00      	cmp	r3, #0
7000474a:	d002      	beq.n	70004752 <RCC_PLL2_GetVCOOutputFreq+0x66>
7000474c:	2b01      	cmp	r3, #1
7000474e:	d016      	beq.n	7000477e <RCC_PLL2_GetVCOOutputFreq+0x92>
70004750:	e018      	b.n	70004784 <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004752:	4b24      	ldr	r3, [pc, #144]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004754:	681b      	ldr	r3, [r3, #0]
70004756:	f003 0320 	and.w	r3, r3, #32
7000475a:	2b00      	cmp	r3, #0
7000475c:	d009      	beq.n	70004772 <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
7000475e:	4b21      	ldr	r3, [pc, #132]	@ (700047e4 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004760:	681b      	ldr	r3, [r3, #0]
70004762:	08db      	lsrs	r3, r3, #3
70004764:	f003 0303 	and.w	r3, r3, #3
70004768:	4a1f      	ldr	r2, [pc, #124]	@ (700047e8 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
7000476a:	fa22 f303 	lsr.w	r3, r2, r3
7000476e:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
70004770:	e00b      	b.n	7000478a <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
70004772:	2300      	movs	r3, #0
70004774:	61fb      	str	r3, [r7, #28]
      break;
70004776:	e008      	b.n	7000478a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004778:	4b1c      	ldr	r3, [pc, #112]	@ (700047ec <RCC_PLL2_GetVCOOutputFreq+0x100>)
7000477a:	61fb      	str	r3, [r7, #28]
      break;
7000477c:	e005      	b.n	7000478a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
7000477e:	4b1c      	ldr	r3, [pc, #112]	@ (700047f0 <RCC_PLL2_GetVCOOutputFreq+0x104>)
70004780:	61fb      	str	r3, [r7, #28]
      break;
70004782:	e002      	b.n	7000478a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004784:	2300      	movs	r3, #0
70004786:	61fb      	str	r3, [r7, #28]
      break;
70004788:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
7000478a:	69fb      	ldr	r3, [r7, #28]
7000478c:	ee07 3a90 	vmov	s15, r3
70004790:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004794:	68fb      	ldr	r3, [r7, #12]
70004796:	ee07 3a90 	vmov	s15, r3
7000479a:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000479e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700047a2:	68bb      	ldr	r3, [r7, #8]
700047a4:	ee07 3a90 	vmov	s15, r3
700047a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
700047ac:	69bb      	ldr	r3, [r7, #24]
700047ae:	ee07 3a90 	vmov	s15, r3
700047b2:	eeb8 6a67 	vcvt.f32.u32	s12, s15
700047b6:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 700047f4 <RCC_PLL2_GetVCOOutputFreq+0x108>
700047ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
700047be:	ee76 7aa7 	vadd.f32	s15, s13, s15
700047c2:	ee67 7a27 	vmul.f32	s15, s14, s15
700047c6:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
700047ca:	edd7 7a01 	vldr	s15, [r7, #4]
700047ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700047d2:	ee17 3a90 	vmov	r3, s15
}
700047d6:	4618      	mov	r0, r3
700047d8:	3724      	adds	r7, #36	@ 0x24
700047da:	46bd      	mov	sp, r7
700047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
700047e0:	4770      	bx	lr
700047e2:	bf00      	nop
700047e4:	58024400 	.word	0x58024400
700047e8:	03d09000 	.word	0x03d09000
700047ec:	016e3600 	.word	0x016e3600
700047f0:	003d0900 	.word	0x003d0900
700047f4:	46000000 	.word	0x46000000

700047f8 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
700047f8:	b480      	push	{r7}
700047fa:	b089      	sub	sp, #36	@ 0x24
700047fc:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
700047fe:	4b3c      	ldr	r3, [pc, #240]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004802:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
70004804:	4b3a      	ldr	r3, [pc, #232]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004808:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
7000480a:	697b      	ldr	r3, [r7, #20]
7000480c:	0d1b      	lsrs	r3, r3, #20
7000480e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004812:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
70004814:	693b      	ldr	r3, [r7, #16]
70004816:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000481a:	3301      	adds	r3, #1
7000481c:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
7000481e:	68fb      	ldr	r3, [r7, #12]
70004820:	2b00      	cmp	r3, #0
70004822:	d101      	bne.n	70004828 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004824:	2300      	movs	r3, #0
70004826:	e05c      	b.n	700048e2 <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
70004828:	4b31      	ldr	r3, [pc, #196]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
7000482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000482c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004830:	2b00      	cmp	r3, #0
70004832:	d006      	beq.n	70004842 <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
70004834:	4b2e      	ldr	r3, [pc, #184]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70004838:	08db      	lsrs	r3, r3, #3
7000483a:	f3c3 030c 	ubfx	r3, r3, #0, #13
7000483e:	61bb      	str	r3, [r7, #24]
70004840:	e001      	b.n	70004846 <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004842:	2300      	movs	r3, #0
70004844:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004846:	697b      	ldr	r3, [r7, #20]
70004848:	f003 0303 	and.w	r3, r3, #3
7000484c:	2b02      	cmp	r3, #2
7000484e:	d019      	beq.n	70004884 <RCC_PLL3_GetVCOOutputFreq+0x8c>
70004850:	2b02      	cmp	r3, #2
70004852:	d81d      	bhi.n	70004890 <RCC_PLL3_GetVCOOutputFreq+0x98>
70004854:	2b00      	cmp	r3, #0
70004856:	d002      	beq.n	7000485e <RCC_PLL3_GetVCOOutputFreq+0x66>
70004858:	2b01      	cmp	r3, #1
7000485a:	d016      	beq.n	7000488a <RCC_PLL3_GetVCOOutputFreq+0x92>
7000485c:	e018      	b.n	70004890 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000485e:	4b24      	ldr	r3, [pc, #144]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004860:	681b      	ldr	r3, [r3, #0]
70004862:	f003 0320 	and.w	r3, r3, #32
70004866:	2b00      	cmp	r3, #0
70004868:	d009      	beq.n	7000487e <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
7000486a:	4b21      	ldr	r3, [pc, #132]	@ (700048f0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
7000486c:	681b      	ldr	r3, [r3, #0]
7000486e:	08db      	lsrs	r3, r3, #3
70004870:	f003 0303 	and.w	r3, r3, #3
70004874:	4a1f      	ldr	r2, [pc, #124]	@ (700048f4 <RCC_PLL3_GetVCOOutputFreq+0xfc>)
70004876:	fa22 f303 	lsr.w	r3, r2, r3
7000487a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
7000487c:	e00b      	b.n	70004896 <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
7000487e:	2300      	movs	r3, #0
70004880:	61fb      	str	r3, [r7, #28]
      break;
70004882:	e008      	b.n	70004896 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004884:	4b1c      	ldr	r3, [pc, #112]	@ (700048f8 <RCC_PLL3_GetVCOOutputFreq+0x100>)
70004886:	61fb      	str	r3, [r7, #28]
      break;
70004888:	e005      	b.n	70004896 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
7000488a:	4b1c      	ldr	r3, [pc, #112]	@ (700048fc <RCC_PLL3_GetVCOOutputFreq+0x104>)
7000488c:	61fb      	str	r3, [r7, #28]
      break;
7000488e:	e002      	b.n	70004896 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004890:	2300      	movs	r3, #0
70004892:	61fb      	str	r3, [r7, #28]
      break;
70004894:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
70004896:	69fb      	ldr	r3, [r7, #28]
70004898:	ee07 3a90 	vmov	s15, r3
7000489c:	eef8 6a67 	vcvt.f32.u32	s13, s15
700048a0:	68fb      	ldr	r3, [r7, #12]
700048a2:	ee07 3a90 	vmov	s15, r3
700048a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
700048aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700048ae:	68bb      	ldr	r3, [r7, #8]
700048b0:	ee07 3a90 	vmov	s15, r3
700048b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
700048b8:	69bb      	ldr	r3, [r7, #24]
700048ba:	ee07 3a90 	vmov	s15, r3
700048be:	eeb8 6a67 	vcvt.f32.u32	s12, s15
700048c2:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70004900 <RCC_PLL3_GetVCOOutputFreq+0x108>
700048c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
700048ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
700048ce:	ee67 7a27 	vmul.f32	s15, s14, s15
700048d2:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
700048d6:	edd7 7a01 	vldr	s15, [r7, #4]
700048da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700048de:	ee17 3a90 	vmov	r3, s15
}
700048e2:	4618      	mov	r0, r3
700048e4:	3724      	adds	r7, #36	@ 0x24
700048e6:	46bd      	mov	sp, r7
700048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
700048ec:	4770      	bx	lr
700048ee:	bf00      	nop
700048f0:	58024400 	.word	0x58024400
700048f4:	03d09000 	.word	0x03d09000
700048f8:	016e3600 	.word	0x016e3600
700048fc:	003d0900 	.word	0x003d0900
70004900:	46000000 	.word	0x46000000

70004904 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
70004904:	b580      	push	{r7, lr}
70004906:	b086      	sub	sp, #24
70004908:	af00      	add	r7, sp, #0
7000490a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
7000490c:	2300      	movs	r3, #0
7000490e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
70004910:	2300      	movs	r3, #0
70004912:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
70004914:	687b      	ldr	r3, [r7, #4]
70004916:	681b      	ldr	r3, [r3, #0]
70004918:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
7000491c:	2b00      	cmp	r3, #0
7000491e:	f000 8081 	beq.w	70004a24 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
70004922:	4b8c      	ldr	r3, [pc, #560]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000492a:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
7000492c:	693b      	ldr	r3, [r7, #16]
7000492e:	2b00      	cmp	r3, #0
70004930:	d029      	beq.n	70004986 <HAL_RCCEx_PeriphCLKConfig+0x82>
70004932:	687b      	ldr	r3, [r7, #4]
70004934:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004936:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000493a:	693a      	ldr	r2, [r7, #16]
7000493c:	429a      	cmp	r2, r3
7000493e:	d022      	beq.n	70004986 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
70004940:	4b85      	ldr	r3, [pc, #532]	@ (70004b58 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004942:	681b      	ldr	r3, [r3, #0]
70004944:	4a84      	ldr	r2, [pc, #528]	@ (70004b58 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
7000494a:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
7000494c:	4b82      	ldr	r3, [pc, #520]	@ (70004b58 <HAL_RCCEx_PeriphCLKConfig+0x254>)
7000494e:	681b      	ldr	r3, [r3, #0]
70004950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004954:	2b00      	cmp	r3, #0
70004956:	d102      	bne.n	7000495e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
70004958:	2301      	movs	r3, #1
7000495a:	75fb      	strb	r3, [r7, #23]
7000495c:	e013      	b.n	70004986 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
7000495e:	4b7d      	ldr	r3, [pc, #500]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004962:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
70004966:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004968:	4b7a      	ldr	r3, [pc, #488]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000496a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000496c:	4a79      	ldr	r2, [pc, #484]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000496e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004972:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
70004974:	4b77      	ldr	r3, [pc, #476]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004978:	4a76      	ldr	r2, [pc, #472]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000497a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000497e:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
70004980:	4a74      	ldr	r2, [pc, #464]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004982:	693b      	ldr	r3, [r7, #16]
70004984:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
70004986:	7dfb      	ldrb	r3, [r7, #23]
70004988:	2b00      	cmp	r3, #0
7000498a:	d149      	bne.n	70004a20 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
7000498c:	687b      	ldr	r3, [r7, #4]
7000498e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004990:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004994:	d115      	bne.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70004996:	f7fd fdbd 	bl	70002514 <HAL_GetTick>
7000499a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000499c:	e00b      	b.n	700049b6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
7000499e:	f7fd fdb9 	bl	70002514 <HAL_GetTick>
700049a2:	4602      	mov	r2, r0
700049a4:	68fb      	ldr	r3, [r7, #12]
700049a6:	1ad3      	subs	r3, r2, r3
700049a8:	f241 3288 	movw	r2, #5000	@ 0x1388
700049ac:	4293      	cmp	r3, r2
700049ae:	d902      	bls.n	700049b6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
700049b0:	2303      	movs	r3, #3
700049b2:	75fb      	strb	r3, [r7, #23]
            break;
700049b4:	e005      	b.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
700049b6:	4b67      	ldr	r3, [pc, #412]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700049ba:	f003 0302 	and.w	r3, r3, #2
700049be:	2b00      	cmp	r3, #0
700049c0:	d0ed      	beq.n	7000499e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
700049c2:	7dfb      	ldrb	r3, [r7, #23]
700049c4:	2b00      	cmp	r3, #0
700049c6:	d128      	bne.n	70004a1a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
700049c8:	687b      	ldr	r3, [r7, #4]
700049ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700049cc:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
700049d0:	2b00      	cmp	r3, #0
700049d2:	d00c      	beq.n	700049ee <HAL_RCCEx_PeriphCLKConfig+0xea>
700049d4:	4b5f      	ldr	r3, [pc, #380]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049d6:	691b      	ldr	r3, [r3, #16]
700049d8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
700049dc:	687b      	ldr	r3, [r7, #4]
700049de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700049e0:	0919      	lsrs	r1, r3, #4
700049e2:	4b5e      	ldr	r3, [pc, #376]	@ (70004b5c <HAL_RCCEx_PeriphCLKConfig+0x258>)
700049e4:	400b      	ands	r3, r1
700049e6:	495b      	ldr	r1, [pc, #364]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049e8:	4313      	orrs	r3, r2
700049ea:	610b      	str	r3, [r1, #16]
700049ec:	e005      	b.n	700049fa <HAL_RCCEx_PeriphCLKConfig+0xf6>
700049ee:	4b59      	ldr	r3, [pc, #356]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049f0:	691b      	ldr	r3, [r3, #16]
700049f2:	4a58      	ldr	r2, [pc, #352]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
700049f8:	6113      	str	r3, [r2, #16]
700049fa:	4b56      	ldr	r3, [pc, #344]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700049fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
700049fe:	687b      	ldr	r3, [r7, #4]
70004a00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004a06:	4953      	ldr	r1, [pc, #332]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a08:	4313      	orrs	r3, r2
70004a0a:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
70004a0c:	4b51      	ldr	r3, [pc, #324]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004a10:	4a50      	ldr	r2, [pc, #320]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
70004a16:	6713      	str	r3, [r2, #112]	@ 0x70
70004a18:	e004      	b.n	70004a24 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
70004a1a:	7dfb      	ldrb	r3, [r7, #23]
70004a1c:	75bb      	strb	r3, [r7, #22]
70004a1e:	e001      	b.n	70004a24 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a20:	7dfb      	ldrb	r3, [r7, #23]
70004a22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
70004a24:	687b      	ldr	r3, [r7, #4]
70004a26:	681b      	ldr	r3, [r3, #0]
70004a28:	f003 0301 	and.w	r3, r3, #1
70004a2c:	2b00      	cmp	r3, #0
70004a2e:	d030      	beq.n	70004a92 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
70004a30:	687b      	ldr	r3, [r7, #4]
70004a32:	685b      	ldr	r3, [r3, #4]
70004a34:	2b03      	cmp	r3, #3
70004a36:	d819      	bhi.n	70004a6c <HAL_RCCEx_PeriphCLKConfig+0x168>
70004a38:	a201      	add	r2, pc, #4	@ (adr r2, 70004a40 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
70004a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004a3e:	bf00      	nop
70004a40:	70004a73 	.word	0x70004a73
70004a44:	70004a51 	.word	0x70004a51
70004a48:	70004a5f 	.word	0x70004a5f
70004a4c:	70004a73 	.word	0x70004a73
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004a50:	4b40      	ldr	r3, [pc, #256]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a54:	4a3f      	ldr	r2, [pc, #252]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004a5c:	e00a      	b.n	70004a74 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004a5e:	4b3d      	ldr	r3, [pc, #244]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a62:	4a3c      	ldr	r2, [pc, #240]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004a68:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004a6a:	e003      	b.n	70004a74 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a6c:	2301      	movs	r3, #1
70004a6e:	75fb      	strb	r3, [r7, #23]
        break;
70004a70:	e000      	b.n	70004a74 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
70004a72:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a74:	7dfb      	ldrb	r3, [r7, #23]
70004a76:	2b00      	cmp	r3, #0
70004a78:	d109      	bne.n	70004a8e <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004a7a:	4b36      	ldr	r3, [pc, #216]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004a7e:	f023 0203 	bic.w	r2, r3, #3
70004a82:	687b      	ldr	r3, [r7, #4]
70004a84:	685b      	ldr	r3, [r3, #4]
70004a86:	4933      	ldr	r1, [pc, #204]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004a88:	4313      	orrs	r3, r2
70004a8a:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004a8c:	e001      	b.n	70004a92 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a8e:	7dfb      	ldrb	r3, [r7, #23]
70004a90:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
70004a92:	687b      	ldr	r3, [r7, #4]
70004a94:	681b      	ldr	r3, [r3, #0]
70004a96:	f003 0302 	and.w	r3, r3, #2
70004a9a:	2b00      	cmp	r3, #0
70004a9c:	d02a      	beq.n	70004af4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
70004a9e:	687b      	ldr	r3, [r7, #4]
70004aa0:	689b      	ldr	r3, [r3, #8]
70004aa2:	2b20      	cmp	r3, #32
70004aa4:	d00c      	beq.n	70004ac0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
70004aa6:	2b20      	cmp	r3, #32
70004aa8:	d811      	bhi.n	70004ace <HAL_RCCEx_PeriphCLKConfig+0x1ca>
70004aaa:	2b00      	cmp	r3, #0
70004aac:	d012      	beq.n	70004ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
70004aae:	2b10      	cmp	r3, #16
70004ab0:	d10d      	bne.n	70004ace <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004ab2:	4b28      	ldr	r3, [pc, #160]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ab6:	4a27      	ldr	r2, [pc, #156]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ab8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004abc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004abe:	e00a      	b.n	70004ad6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004ac0:	4b24      	ldr	r3, [pc, #144]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ac4:	4a23      	ldr	r2, [pc, #140]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004aca:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004acc:	e003      	b.n	70004ad6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
70004ace:	2301      	movs	r3, #1
70004ad0:	75fb      	strb	r3, [r7, #23]
        break;
70004ad2:	e000      	b.n	70004ad6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
70004ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ad6:	7dfb      	ldrb	r3, [r7, #23]
70004ad8:	2b00      	cmp	r3, #0
70004ada:	d109      	bne.n	70004af0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
70004adc:	4b1d      	ldr	r3, [pc, #116]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ae0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70004ae4:	687b      	ldr	r3, [r7, #4]
70004ae6:	689b      	ldr	r3, [r3, #8]
70004ae8:	491a      	ldr	r1, [pc, #104]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004aea:	4313      	orrs	r3, r2
70004aec:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004aee:	e001      	b.n	70004af4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004af0:	7dfb      	ldrb	r3, [r7, #23]
70004af2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
70004af4:	687b      	ldr	r3, [r7, #4]
70004af6:	681b      	ldr	r3, [r3, #0]
70004af8:	f003 0304 	and.w	r3, r3, #4
70004afc:	2b00      	cmp	r3, #0
70004afe:	d031      	beq.n	70004b64 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
70004b00:	687b      	ldr	r3, [r7, #4]
70004b02:	68db      	ldr	r3, [r3, #12]
70004b04:	2b80      	cmp	r3, #128	@ 0x80
70004b06:	d00c      	beq.n	70004b22 <HAL_RCCEx_PeriphCLKConfig+0x21e>
70004b08:	2b80      	cmp	r3, #128	@ 0x80
70004b0a:	d811      	bhi.n	70004b30 <HAL_RCCEx_PeriphCLKConfig+0x22c>
70004b0c:	2b00      	cmp	r3, #0
70004b0e:	d012      	beq.n	70004b36 <HAL_RCCEx_PeriphCLKConfig+0x232>
70004b10:	2b40      	cmp	r3, #64	@ 0x40
70004b12:	d10d      	bne.n	70004b30 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004b14:	4b0f      	ldr	r3, [pc, #60]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b18:	4a0e      	ldr	r2, [pc, #56]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004b1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70004b20:	e00a      	b.n	70004b38 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004b22:	4b0c      	ldr	r3, [pc, #48]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b26:	4a0b      	ldr	r2, [pc, #44]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70004b2e:	e003      	b.n	70004b38 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
70004b30:	2301      	movs	r3, #1
70004b32:	75fb      	strb	r3, [r7, #23]
        break;
70004b34:	e000      	b.n	70004b38 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
70004b36:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b38:	7dfb      	ldrb	r3, [r7, #23]
70004b3a:	2b00      	cmp	r3, #0
70004b3c:	d110      	bne.n	70004b60 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
70004b3e:	4b05      	ldr	r3, [pc, #20]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004b42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
70004b46:	687b      	ldr	r3, [r7, #4]
70004b48:	68db      	ldr	r3, [r3, #12]
70004b4a:	4902      	ldr	r1, [pc, #8]	@ (70004b54 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b4c:	4313      	orrs	r3, r2
70004b4e:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004b50:	e008      	b.n	70004b64 <HAL_RCCEx_PeriphCLKConfig+0x260>
70004b52:	bf00      	nop
70004b54:	58024400 	.word	0x58024400
70004b58:	58024800 	.word	0x58024800
70004b5c:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b60:	7dfb      	ldrb	r3, [r7, #23]
70004b62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
70004b64:	687b      	ldr	r3, [r7, #4]
70004b66:	681b      	ldr	r3, [r3, #0]
70004b68:	f003 0308 	and.w	r3, r3, #8
70004b6c:	2b00      	cmp	r3, #0
70004b6e:	d008      	beq.n	70004b82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
70004b70:	4b93      	ldr	r3, [pc, #588]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004b74:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004b78:	687b      	ldr	r3, [r7, #4]
70004b7a:	691b      	ldr	r3, [r3, #16]
70004b7c:	4990      	ldr	r1, [pc, #576]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b7e:	4313      	orrs	r3, r2
70004b80:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
70004b82:	687b      	ldr	r3, [r7, #4]
70004b84:	681b      	ldr	r3, [r3, #0]
70004b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70004b8a:	2b00      	cmp	r3, #0
70004b8c:	d026      	beq.n	70004bdc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
70004b8e:	687b      	ldr	r3, [r7, #4]
70004b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004b92:	2b00      	cmp	r3, #0
70004b94:	d002      	beq.n	70004b9c <HAL_RCCEx_PeriphCLKConfig+0x298>
70004b96:	2b04      	cmp	r3, #4
70004b98:	d007      	beq.n	70004baa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
70004b9a:	e00d      	b.n	70004bb8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004b9c:	4b88      	ldr	r3, [pc, #544]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ba0:	4a87      	ldr	r2, [pc, #540]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ba2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004ba6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004ba8:	e009      	b.n	70004bbe <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004baa:	4b85      	ldr	r3, [pc, #532]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bae:	4a84      	ldr	r2, [pc, #528]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004bb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004bb6:	e002      	b.n	70004bbe <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004bb8:	2301      	movs	r3, #1
70004bba:	75fb      	strb	r3, [r7, #23]
        break;
70004bbc:	bf00      	nop
    }

    if (ret == HAL_OK)
70004bbe:	7dfb      	ldrb	r3, [r7, #23]
70004bc0:	2b00      	cmp	r3, #0
70004bc2:	d109      	bne.n	70004bd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
70004bc4:	4b7e      	ldr	r3, [pc, #504]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004bc8:	f023 0204 	bic.w	r2, r3, #4
70004bcc:	687b      	ldr	r3, [r7, #4]
70004bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004bd0:	497b      	ldr	r1, [pc, #492]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004bd2:	4313      	orrs	r3, r2
70004bd4:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004bd6:	e001      	b.n	70004bdc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004bd8:	7dfb      	ldrb	r3, [r7, #23]
70004bda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
70004bdc:	687b      	ldr	r3, [r7, #4]
70004bde:	681b      	ldr	r3, [r3, #0]
70004be0:	f003 0310 	and.w	r3, r3, #16
70004be4:	2b00      	cmp	r3, #0
70004be6:	d02e      	beq.n	70004c46 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004be8:	687b      	ldr	r3, [r7, #4]
70004bea:	695b      	ldr	r3, [r3, #20]
70004bec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004bf0:	d019      	beq.n	70004c26 <HAL_RCCEx_PeriphCLKConfig+0x322>
70004bf2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004bf6:	d813      	bhi.n	70004c20 <HAL_RCCEx_PeriphCLKConfig+0x31c>
70004bf8:	2b00      	cmp	r3, #0
70004bfa:	d003      	beq.n	70004c04 <HAL_RCCEx_PeriphCLKConfig+0x300>
70004bfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004c00:	d007      	beq.n	70004c12 <HAL_RCCEx_PeriphCLKConfig+0x30e>
70004c02:	e00d      	b.n	70004c20 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c04:	4b6e      	ldr	r3, [pc, #440]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c08:	4a6d      	ldr	r2, [pc, #436]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004c0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70004c10:	e00a      	b.n	70004c28 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c12:	4b6b      	ldr	r3, [pc, #428]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c16:	4a6a      	ldr	r2, [pc, #424]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c18:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70004c1e:	e003      	b.n	70004c28 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c20:	2301      	movs	r3, #1
70004c22:	75fb      	strb	r3, [r7, #23]
        break;
70004c24:	e000      	b.n	70004c28 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
70004c26:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c28:	7dfb      	ldrb	r3, [r7, #23]
70004c2a:	2b00      	cmp	r3, #0
70004c2c:	d109      	bne.n	70004c42 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
70004c2e:	4b64      	ldr	r3, [pc, #400]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c32:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004c36:	687b      	ldr	r3, [r7, #4]
70004c38:	695b      	ldr	r3, [r3, #20]
70004c3a:	4961      	ldr	r1, [pc, #388]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c3c:	4313      	orrs	r3, r2
70004c3e:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004c40:	e001      	b.n	70004c46 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c42:	7dfb      	ldrb	r3, [r7, #23]
70004c44:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
70004c46:	687b      	ldr	r3, [r7, #4]
70004c48:	681b      	ldr	r3, [r3, #0]
70004c4a:	f003 0320 	and.w	r3, r3, #32
70004c4e:	2b00      	cmp	r3, #0
70004c50:	d03f      	beq.n	70004cd2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
70004c52:	687b      	ldr	r3, [r7, #4]
70004c54:	699b      	ldr	r3, [r3, #24]
70004c56:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004c5a:	d02a      	beq.n	70004cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004c5c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004c60:	d824      	bhi.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004c66:	d024      	beq.n	70004cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004c6c:	d81e      	bhi.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004c6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004c72:	d01e      	beq.n	70004cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004c74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004c78:	d818      	bhi.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004c7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004c7e:	d00e      	beq.n	70004c9e <HAL_RCCEx_PeriphCLKConfig+0x39a>
70004c80:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004c84:	d812      	bhi.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004c86:	2b00      	cmp	r3, #0
70004c88:	d013      	beq.n	70004cb2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004c8e:	d10d      	bne.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c90:	4b4b      	ldr	r3, [pc, #300]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c94:	4a4a      	ldr	r2, [pc, #296]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004c9c:	e00a      	b.n	70004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c9e:	4b48      	ldr	r3, [pc, #288]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ca2:	4a47      	ldr	r2, [pc, #284]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ca4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004ca8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004caa:	e003      	b.n	70004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004cac:	2301      	movs	r3, #1
70004cae:	75fb      	strb	r3, [r7, #23]
        break;
70004cb0:	e000      	b.n	70004cb4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
70004cb2:	bf00      	nop
    }

    if (ret == HAL_OK)
70004cb4:	7dfb      	ldrb	r3, [r7, #23]
70004cb6:	2b00      	cmp	r3, #0
70004cb8:	d109      	bne.n	70004cce <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
70004cba:	4b41      	ldr	r3, [pc, #260]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004cbe:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004cc2:	687b      	ldr	r3, [r7, #4]
70004cc4:	699b      	ldr	r3, [r3, #24]
70004cc6:	493e      	ldr	r1, [pc, #248]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004cc8:	4313      	orrs	r3, r2
70004cca:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ccc:	e001      	b.n	70004cd2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004cce:	7dfb      	ldrb	r3, [r7, #23]
70004cd0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
70004cd2:	687b      	ldr	r3, [r7, #4]
70004cd4:	681b      	ldr	r3, [r3, #0]
70004cd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70004cda:	2b00      	cmp	r3, #0
70004cdc:	d008      	beq.n	70004cf0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
70004cde:	4b38      	ldr	r3, [pc, #224]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004ce2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004ce6:	687b      	ldr	r3, [r7, #4]
70004ce8:	69db      	ldr	r3, [r3, #28]
70004cea:	4935      	ldr	r1, [pc, #212]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004cec:	4313      	orrs	r3, r2
70004cee:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70004cf0:	687b      	ldr	r3, [r7, #4]
70004cf2:	681b      	ldr	r3, [r3, #0]
70004cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004cf8:	2b00      	cmp	r3, #0
70004cfa:	d008      	beq.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70004cfc:	4b30      	ldr	r3, [pc, #192]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004cfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004d00:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70004d04:	687b      	ldr	r3, [r7, #4]
70004d06:	6a1b      	ldr	r3, [r3, #32]
70004d08:	492d      	ldr	r1, [pc, #180]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d0a:	4313      	orrs	r3, r2
70004d0c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
70004d0e:	687b      	ldr	r3, [r7, #4]
70004d10:	681b      	ldr	r3, [r3, #0]
70004d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004d16:	2b00      	cmp	r3, #0
70004d18:	d020      	beq.n	70004d5c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
70004d1a:	687b      	ldr	r3, [r7, #4]
70004d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004d1e:	2b00      	cmp	r3, #0
70004d20:	d00c      	beq.n	70004d3c <HAL_RCCEx_PeriphCLKConfig+0x438>
70004d22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004d26:	d106      	bne.n	70004d36 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
70004d28:	4b25      	ldr	r3, [pc, #148]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d2c:	4a24      	ldr	r2, [pc, #144]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70004d32:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
70004d34:	e003      	b.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
70004d36:	2301      	movs	r3, #1
70004d38:	75fb      	strb	r3, [r7, #23]
        break;
70004d3a:	e000      	b.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
70004d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d3e:	7dfb      	ldrb	r3, [r7, #23]
70004d40:	2b00      	cmp	r3, #0
70004d42:	d109      	bne.n	70004d58 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
70004d44:	4b1e      	ldr	r3, [pc, #120]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004d48:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
70004d4c:	687b      	ldr	r3, [r7, #4]
70004d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004d50:	491b      	ldr	r1, [pc, #108]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d52:	4313      	orrs	r3, r2
70004d54:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004d56:	e001      	b.n	70004d5c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d58:	7dfb      	ldrb	r3, [r7, #23]
70004d5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
70004d5c:	687b      	ldr	r3, [r7, #4]
70004d5e:	681b      	ldr	r3, [r3, #0]
70004d60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70004d64:	2b00      	cmp	r3, #0
70004d66:	d02f      	beq.n	70004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004d68:	687b      	ldr	r3, [r7, #4]
70004d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004d6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004d70:	d00e      	beq.n	70004d90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
70004d72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004d76:	d812      	bhi.n	70004d9e <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004d78:	2b00      	cmp	r3, #0
70004d7a:	d013      	beq.n	70004da4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004d7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004d80:	d10d      	bne.n	70004d9e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004d82:	4b0f      	ldr	r3, [pc, #60]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d86:	4a0e      	ldr	r2, [pc, #56]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004d8e:	e00a      	b.n	70004da6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d90:	4b0b      	ldr	r3, [pc, #44]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d94:	4a0a      	ldr	r2, [pc, #40]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004d9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004d9c:	e003      	b.n	70004da6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d9e:	2301      	movs	r3, #1
70004da0:	75fb      	strb	r3, [r7, #23]
        break;
70004da2:	e000      	b.n	70004da6 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
70004da4:	bf00      	nop
    }

    if (ret == HAL_OK)
70004da6:	7dfb      	ldrb	r3, [r7, #23]
70004da8:	2b00      	cmp	r3, #0
70004daa:	d10b      	bne.n	70004dc4 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70004dac:	4b04      	ldr	r3, [pc, #16]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004db0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
70004db4:	687b      	ldr	r3, [r7, #4]
70004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004db8:	4901      	ldr	r1, [pc, #4]	@ (70004dc0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dba:	4313      	orrs	r3, r2
70004dbc:	650b      	str	r3, [r1, #80]	@ 0x50
70004dbe:	e003      	b.n	70004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004dc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004dc4:	7dfb      	ldrb	r3, [r7, #23]
70004dc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004dc8:	687b      	ldr	r3, [r7, #4]
70004dca:	681b      	ldr	r3, [r3, #0]
70004dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004dd0:	2b00      	cmp	r3, #0
70004dd2:	d02c      	beq.n	70004e2e <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
70004dd4:	687b      	ldr	r3, [r7, #4]
70004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ddc:	d017      	beq.n	70004e0e <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004dde:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004de2:	d811      	bhi.n	70004e08 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004de4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004de8:	d011      	beq.n	70004e0e <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004dea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004dee:	d80b      	bhi.n	70004e08 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004df0:	2b00      	cmp	r3, #0
70004df2:	d00c      	beq.n	70004e0e <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004df4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004df8:	d106      	bne.n	70004e08 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004dfa:	4b97      	ldr	r3, [pc, #604]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dfe:	4a96      	ldr	r2, [pc, #600]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004e04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
70004e06:	e003      	b.n	70004e10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e08:	2301      	movs	r3, #1
70004e0a:	75fb      	strb	r3, [r7, #23]
        break;
70004e0c:	e000      	b.n	70004e10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
70004e0e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e10:	7dfb      	ldrb	r3, [r7, #23]
70004e12:	2b00      	cmp	r3, #0
70004e14:	d109      	bne.n	70004e2a <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
70004e16:	4b90      	ldr	r3, [pc, #576]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004e1a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70004e1e:	687b      	ldr	r3, [r7, #4]
70004e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e22:	498d      	ldr	r1, [pc, #564]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e24:	4313      	orrs	r3, r2
70004e26:	650b      	str	r3, [r1, #80]	@ 0x50
70004e28:	e001      	b.n	70004e2e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e2a:	7dfb      	ldrb	r3, [r7, #23]
70004e2c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
70004e2e:	687b      	ldr	r3, [r7, #4]
70004e30:	681b      	ldr	r3, [r3, #0]
70004e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70004e36:	2b00      	cmp	r3, #0
70004e38:	d02c      	beq.n	70004e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
70004e3a:	687b      	ldr	r3, [r7, #4]
70004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004e3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004e42:	d017      	beq.n	70004e74 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004e44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004e48:	d811      	bhi.n	70004e6e <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004e4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004e4e:	d011      	beq.n	70004e74 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004e50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004e54:	d80b      	bhi.n	70004e6e <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004e56:	2b00      	cmp	r3, #0
70004e58:	d00c      	beq.n	70004e74 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004e5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004e5e:	d106      	bne.n	70004e6e <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004e60:	4b7d      	ldr	r3, [pc, #500]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e64:	4a7c      	ldr	r2, [pc, #496]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e66:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004e6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70004e6c:	e003      	b.n	70004e76 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e6e:	2301      	movs	r3, #1
70004e70:	75fb      	strb	r3, [r7, #23]
        break;
70004e72:	e000      	b.n	70004e76 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
70004e74:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e76:	7dfb      	ldrb	r3, [r7, #23]
70004e78:	2b00      	cmp	r3, #0
70004e7a:	d109      	bne.n	70004e90 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70004e7c:	4b76      	ldr	r3, [pc, #472]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004e80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
70004e84:	687b      	ldr	r3, [r7, #4]
70004e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004e88:	4973      	ldr	r1, [pc, #460]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004e8a:	4313      	orrs	r3, r2
70004e8c:	650b      	str	r3, [r1, #80]	@ 0x50
70004e8e:	e001      	b.n	70004e94 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e90:	7dfb      	ldrb	r3, [r7, #23]
70004e92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
70004e94:	687b      	ldr	r3, [r7, #4]
70004e96:	681b      	ldr	r3, [r3, #0]
70004e98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70004e9c:	2b00      	cmp	r3, #0
70004e9e:	d045      	beq.n	70004f2c <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70004ea0:	687b      	ldr	r3, [r7, #4]
70004ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004ea4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004ea8:	d02a      	beq.n	70004f00 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
70004eaa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004eae:	d824      	bhi.n	70004efa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004eb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004eb4:	d026      	beq.n	70004f04 <HAL_RCCEx_PeriphCLKConfig+0x600>
70004eb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004eba:	d81e      	bhi.n	70004efa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004ebc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004ec0:	d022      	beq.n	70004f08 <HAL_RCCEx_PeriphCLKConfig+0x604>
70004ec2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004ec6:	d818      	bhi.n	70004efa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004ec8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004ecc:	d00e      	beq.n	70004eec <HAL_RCCEx_PeriphCLKConfig+0x5e8>
70004ece:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004ed2:	d812      	bhi.n	70004efa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004ed4:	2b00      	cmp	r3, #0
70004ed6:	d019      	beq.n	70004f0c <HAL_RCCEx_PeriphCLKConfig+0x608>
70004ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004edc:	d10d      	bne.n	70004efa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ede:	4b5e      	ldr	r3, [pc, #376]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ee2:	4a5d      	ldr	r2, [pc, #372]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004ee8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004eea:	e010      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004eec:	4b5a      	ldr	r3, [pc, #360]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ef0:	4a59      	ldr	r2, [pc, #356]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ef2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004ef6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004ef8:	e009      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004efa:	2301      	movs	r3, #1
70004efc:	75fb      	strb	r3, [r7, #23]
        break;
70004efe:	e006      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004f00:	bf00      	nop
70004f02:	e004      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004f04:	bf00      	nop
70004f06:	e002      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004f08:	bf00      	nop
70004f0a:	e000      	b.n	70004f0e <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f0e:	7dfb      	ldrb	r3, [r7, #23]
70004f10:	2b00      	cmp	r3, #0
70004f12:	d109      	bne.n	70004f28 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
70004f14:	4b50      	ldr	r3, [pc, #320]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004f18:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004f1c:	687b      	ldr	r3, [r7, #4]
70004f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004f20:	494d      	ldr	r1, [pc, #308]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f22:	4313      	orrs	r3, r2
70004f24:	650b      	str	r3, [r1, #80]	@ 0x50
70004f26:	e001      	b.n	70004f2c <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f28:	7dfb      	ldrb	r3, [r7, #23]
70004f2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
70004f2c:	687b      	ldr	r3, [r7, #4]
70004f2e:	681b      	ldr	r3, [r3, #0]
70004f30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70004f34:	2b00      	cmp	r3, #0
70004f36:	d045      	beq.n	70004fc4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
70004f38:	687b      	ldr	r3, [r7, #4]
70004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004f3c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004f40:	d02a      	beq.n	70004f98 <HAL_RCCEx_PeriphCLKConfig+0x694>
70004f42:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004f46:	d824      	bhi.n	70004f92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004f48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004f4c:	d026      	beq.n	70004f9c <HAL_RCCEx_PeriphCLKConfig+0x698>
70004f4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004f52:	d81e      	bhi.n	70004f92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004f54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004f58:	d022      	beq.n	70004fa0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
70004f5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004f5e:	d818      	bhi.n	70004f92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004f64:	d00e      	beq.n	70004f84 <HAL_RCCEx_PeriphCLKConfig+0x680>
70004f66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004f6a:	d812      	bhi.n	70004f92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004f6c:	2b00      	cmp	r3, #0
70004f6e:	d019      	beq.n	70004fa4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70004f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004f74:	d10d      	bne.n	70004f92 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004f76:	4b38      	ldr	r3, [pc, #224]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f7a:	4a37      	ldr	r2, [pc, #220]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004f80:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004f82:	e010      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004f84:	4b34      	ldr	r3, [pc, #208]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f88:	4a33      	ldr	r2, [pc, #204]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004f8a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004f90:	e009      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f92:	2301      	movs	r3, #1
70004f94:	75fb      	strb	r3, [r7, #23]
        break;
70004f96:	e006      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004f98:	bf00      	nop
70004f9a:	e004      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004f9c:	bf00      	nop
70004f9e:	e002      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004fa0:	bf00      	nop
70004fa2:	e000      	b.n	70004fa6 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004fa4:	bf00      	nop
    }

    if (ret == HAL_OK)
70004fa6:	7dfb      	ldrb	r3, [r7, #23]
70004fa8:	2b00      	cmp	r3, #0
70004faa:	d109      	bne.n	70004fc0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004fac:	4b2a      	ldr	r3, [pc, #168]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004fb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004fb4:	687b      	ldr	r3, [r7, #4]
70004fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004fb8:	4927      	ldr	r1, [pc, #156]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004fba:	4313      	orrs	r3, r2
70004fbc:	658b      	str	r3, [r1, #88]	@ 0x58
70004fbe:	e001      	b.n	70004fc4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004fc0:	7dfb      	ldrb	r3, [r7, #23]
70004fc2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70004fc4:	687b      	ldr	r3, [r7, #4]
70004fc6:	681b      	ldr	r3, [r3, #0]
70004fc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004fcc:	2b00      	cmp	r3, #0
70004fce:	d047      	beq.n	70005060 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004fd0:	687b      	ldr	r3, [r7, #4]
70004fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004fd4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004fd8:	d02a      	beq.n	70005030 <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004fda:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004fde:	d824      	bhi.n	7000502a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004fe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004fe4:	d026      	beq.n	70005034 <HAL_RCCEx_PeriphCLKConfig+0x730>
70004fe6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004fea:	d81e      	bhi.n	7000502a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004fec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ff0:	d022      	beq.n	70005038 <HAL_RCCEx_PeriphCLKConfig+0x734>
70004ff2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ff6:	d818      	bhi.n	7000502a <HAL_RCCEx_PeriphCLKConfig+0x726>
70004ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004ffc:	d00e      	beq.n	7000501c <HAL_RCCEx_PeriphCLKConfig+0x718>
70004ffe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005002:	d812      	bhi.n	7000502a <HAL_RCCEx_PeriphCLKConfig+0x726>
70005004:	2b00      	cmp	r3, #0
70005006:	d019      	beq.n	7000503c <HAL_RCCEx_PeriphCLKConfig+0x738>
70005008:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
7000500c:	d10d      	bne.n	7000502a <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000500e:	4b12      	ldr	r3, [pc, #72]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005012:	4a11      	ldr	r2, [pc, #68]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005018:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
7000501a:	e010      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000501c:	4b0e      	ldr	r3, [pc, #56]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000501e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005020:	4a0d      	ldr	r2, [pc, #52]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005022:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005026:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70005028:	e009      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000502a:	2301      	movs	r3, #1
7000502c:	75fb      	strb	r3, [r7, #23]
        break;
7000502e:	e006      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005030:	bf00      	nop
70005032:	e004      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005034:	bf00      	nop
70005036:	e002      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005038:	bf00      	nop
7000503a:	e000      	b.n	7000503e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
7000503c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000503e:	7dfb      	ldrb	r3, [r7, #23]
70005040:	2b00      	cmp	r3, #0
70005042:	d10b      	bne.n	7000505c <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
70005044:	4b04      	ldr	r3, [pc, #16]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005048:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
7000504c:	687b      	ldr	r3, [r7, #4]
7000504e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70005050:	4901      	ldr	r1, [pc, #4]	@ (70005058 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005052:	4313      	orrs	r3, r2
70005054:	658b      	str	r3, [r1, #88]	@ 0x58
70005056:	e003      	b.n	70005060 <HAL_RCCEx_PeriphCLKConfig+0x75c>
70005058:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
7000505c:	7dfb      	ldrb	r3, [r7, #23]
7000505e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70005060:	687b      	ldr	r3, [r7, #4]
70005062:	681b      	ldr	r3, [r3, #0]
70005064:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005068:	2b00      	cmp	r3, #0
7000506a:	d034      	beq.n	700050d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
7000506c:	687b      	ldr	r3, [r7, #4]
7000506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70005070:	2b05      	cmp	r3, #5
70005072:	d81d      	bhi.n	700050b0 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70005074:	a201      	add	r2, pc, #4	@ (adr r2, 7000507c <HAL_RCCEx_PeriphCLKConfig+0x778>)
70005076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000507a:	bf00      	nop
7000507c:	700050b7 	.word	0x700050b7
70005080:	70005095 	.word	0x70005095
70005084:	700050a3 	.word	0x700050a3
70005088:	700050b7 	.word	0x700050b7
7000508c:	700050b7 	.word	0x700050b7
70005090:	700050b7 	.word	0x700050b7
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005094:	4b91      	ldr	r3, [pc, #580]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005098:	4a90      	ldr	r2, [pc, #576]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000509a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000509e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
700050a0:	e00a      	b.n	700050b8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700050a2:	4b8e      	ldr	r3, [pc, #568]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050a6:	4a8d      	ldr	r2, [pc, #564]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700050ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
700050ae:	e003      	b.n	700050b8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700050b0:	2301      	movs	r3, #1
700050b2:	75fb      	strb	r3, [r7, #23]
        break;
700050b4:	e000      	b.n	700050b8 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
700050b6:	bf00      	nop
    }

    if (ret == HAL_OK)
700050b8:	7dfb      	ldrb	r3, [r7, #23]
700050ba:	2b00      	cmp	r3, #0
700050bc:	d109      	bne.n	700050d2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
700050be:	4b87      	ldr	r3, [pc, #540]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700050c2:	f023 0207 	bic.w	r2, r3, #7
700050c6:	687b      	ldr	r3, [r7, #4]
700050c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700050ca:	4984      	ldr	r1, [pc, #528]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050cc:	4313      	orrs	r3, r2
700050ce:	658b      	str	r3, [r1, #88]	@ 0x58
700050d0:	e001      	b.n	700050d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050d2:	7dfb      	ldrb	r3, [r7, #23]
700050d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
700050d6:	687b      	ldr	r3, [r7, #4]
700050d8:	681b      	ldr	r3, [r3, #0]
700050da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700050de:	2b00      	cmp	r3, #0
700050e0:	d005      	beq.n	700050ee <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700050e2:	4b7e      	ldr	r3, [pc, #504]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050e6:	4a7d      	ldr	r2, [pc, #500]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700050e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700050ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
700050ee:	687b      	ldr	r3, [r7, #4]
700050f0:	681b      	ldr	r3, [r3, #0]
700050f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700050f6:	2b00      	cmp	r3, #0
700050f8:	d021      	beq.n	7000513e <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
700050fa:	687b      	ldr	r3, [r7, #4]
700050fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
700050fe:	2b00      	cmp	r3, #0
70005100:	d003      	beq.n	7000510a <HAL_RCCEx_PeriphCLKConfig+0x806>
70005102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70005106:	d00a      	beq.n	7000511e <HAL_RCCEx_PeriphCLKConfig+0x81a>
70005108:	e006      	b.n	70005118 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000510a:	4b74      	ldr	r3, [pc, #464]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000510c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000510e:	4a73      	ldr	r2, [pc, #460]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005110:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005114:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70005116:	e003      	b.n	70005120 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005118:	2301      	movs	r3, #1
7000511a:	75fb      	strb	r3, [r7, #23]
        break;
7000511c:	e000      	b.n	70005120 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
7000511e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005120:	7dfb      	ldrb	r3, [r7, #23]
70005122:	2b00      	cmp	r3, #0
70005124:	d109      	bne.n	7000513a <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70005126:	4b6d      	ldr	r3, [pc, #436]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000512a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
7000512e:	687b      	ldr	r3, [r7, #4]
70005130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70005132:	496a      	ldr	r1, [pc, #424]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005134:	4313      	orrs	r3, r2
70005136:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005138:	e001      	b.n	7000513e <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000513a:	7dfb      	ldrb	r3, [r7, #23]
7000513c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
7000513e:	687b      	ldr	r3, [r7, #4]
70005140:	681b      	ldr	r3, [r3, #0]
70005142:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70005146:	2b00      	cmp	r3, #0
70005148:	d043      	beq.n	700051d2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
7000514a:	687b      	ldr	r3, [r7, #4]
7000514c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000514e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005152:	d02c      	beq.n	700051ae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70005154:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005158:	d826      	bhi.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
7000515a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000515e:	d028      	beq.n	700051b2 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70005160:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70005164:	d820      	bhi.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70005166:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000516a:	d016      	beq.n	7000519a <HAL_RCCEx_PeriphCLKConfig+0x896>
7000516c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005170:	d81a      	bhi.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70005172:	2b00      	cmp	r3, #0
70005174:	d003      	beq.n	7000517e <HAL_RCCEx_PeriphCLKConfig+0x87a>
70005176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000517a:	d007      	beq.n	7000518c <HAL_RCCEx_PeriphCLKConfig+0x888>
7000517c:	e014      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000517e:	4b57      	ldr	r3, [pc, #348]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005182:	4a56      	ldr	r2, [pc, #344]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005184:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005188:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
7000518a:	e013      	b.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000518c:	4b53      	ldr	r3, [pc, #332]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005190:	4a52      	ldr	r2, [pc, #328]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005196:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70005198:	e00c      	b.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
7000519a:	4b50      	ldr	r3, [pc, #320]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000519e:	4a4f      	ldr	r2, [pc, #316]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700051a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700051a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
700051a6:	e005      	b.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700051a8:	2301      	movs	r3, #1
700051aa:	75fb      	strb	r3, [r7, #23]
        break;
700051ac:	e002      	b.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
700051ae:	bf00      	nop
700051b0:	e000      	b.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
700051b2:	bf00      	nop
    }

    if (ret == HAL_OK)
700051b4:	7dfb      	ldrb	r3, [r7, #23]
700051b6:	2b00      	cmp	r3, #0
700051b8:	d109      	bne.n	700051ce <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
700051ba:	4b48      	ldr	r3, [pc, #288]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700051be:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
700051c2:	687b      	ldr	r3, [r7, #4]
700051c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700051c6:	4945      	ldr	r1, [pc, #276]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700051c8:	4313      	orrs	r3, r2
700051ca:	654b      	str	r3, [r1, #84]	@ 0x54
700051cc:	e001      	b.n	700051d2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
700051ce:	7dfb      	ldrb	r3, [r7, #23]
700051d0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
700051d2:	687b      	ldr	r3, [r7, #4]
700051d4:	681b      	ldr	r3, [r3, #0]
700051d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
700051da:	2b00      	cmp	r3, #0
700051dc:	d04b      	beq.n	70005276 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
700051de:	687b      	ldr	r3, [r7, #4]
700051e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700051e2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700051e6:	d032      	beq.n	7000524e <HAL_RCCEx_PeriphCLKConfig+0x94a>
700051e8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700051ec:	d82c      	bhi.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x944>
700051ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700051f2:	d02e      	beq.n	70005252 <HAL_RCCEx_PeriphCLKConfig+0x94e>
700051f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700051f8:	d826      	bhi.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x944>
700051fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
700051fe:	d02a      	beq.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x952>
70005200:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005204:	d820      	bhi.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x944>
70005206:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
7000520a:	d016      	beq.n	7000523a <HAL_RCCEx_PeriphCLKConfig+0x936>
7000520c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005210:	d81a      	bhi.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x944>
70005212:	2b00      	cmp	r3, #0
70005214:	d003      	beq.n	7000521e <HAL_RCCEx_PeriphCLKConfig+0x91a>
70005216:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
7000521a:	d007      	beq.n	7000522c <HAL_RCCEx_PeriphCLKConfig+0x928>
7000521c:	e014      	b.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000521e:	4b2f      	ldr	r3, [pc, #188]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005222:	4a2e      	ldr	r2, [pc, #184]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005224:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005228:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
7000522a:	e015      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000522c:	4b2b      	ldr	r3, [pc, #172]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005230:	4a2a      	ldr	r2, [pc, #168]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005236:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005238:	e00e      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
7000523a:	4b28      	ldr	r3, [pc, #160]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000523c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000523e:	4a27      	ldr	r2, [pc, #156]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005240:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005244:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005246:	e007      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005248:	2301      	movs	r3, #1
7000524a:	75fb      	strb	r3, [r7, #23]
        break;
7000524c:	e004      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
7000524e:	bf00      	nop
70005250:	e002      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005252:	bf00      	nop
70005254:	e000      	b.n	70005258 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005256:	bf00      	nop
    }

    if (ret == HAL_OK)
70005258:	7dfb      	ldrb	r3, [r7, #23]
7000525a:	2b00      	cmp	r3, #0
7000525c:	d109      	bne.n	70005272 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
7000525e:	4b1f      	ldr	r3, [pc, #124]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005262:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70005266:	687b      	ldr	r3, [r7, #4]
70005268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000526a:	491c      	ldr	r1, [pc, #112]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000526c:	4313      	orrs	r3, r2
7000526e:	654b      	str	r3, [r1, #84]	@ 0x54
70005270:	e001      	b.n	70005276 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005272:	7dfb      	ldrb	r3, [r7, #23]
70005274:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70005276:	687b      	ldr	r3, [r7, #4]
70005278:	681b      	ldr	r3, [r3, #0]
7000527a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
7000527e:	2b00      	cmp	r3, #0
70005280:	d03e      	beq.n	70005300 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70005282:	687b      	ldr	r3, [r7, #4]
70005284:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70005286:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
7000528a:	d029      	beq.n	700052e0 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
7000528c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70005290:	d820      	bhi.n	700052d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70005292:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005296:	d016      	beq.n	700052c6 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70005298:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000529c:	d81a      	bhi.n	700052d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
7000529e:	2b00      	cmp	r3, #0
700052a0:	d003      	beq.n	700052aa <HAL_RCCEx_PeriphCLKConfig+0x9a6>
700052a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700052a6:	d007      	beq.n	700052b8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
700052a8:	e014      	b.n	700052d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700052aa:	4b0c      	ldr	r3, [pc, #48]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052ae:	4a0b      	ldr	r2, [pc, #44]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700052b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700052b6:	e014      	b.n	700052e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
700052b8:	4b08      	ldr	r3, [pc, #32]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052bc:	4a07      	ldr	r2, [pc, #28]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700052c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700052c4:	e00d      	b.n	700052e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700052c6:	4b05      	ldr	r3, [pc, #20]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052ca:	4a04      	ldr	r2, [pc, #16]	@ (700052dc <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700052d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700052d2:	e006      	b.n	700052e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700052d4:	2301      	movs	r3, #1
700052d6:	75fb      	strb	r3, [r7, #23]
        break;
700052d8:	e003      	b.n	700052e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
700052da:	bf00      	nop
700052dc:	58024400 	.word	0x58024400
        break;
700052e0:	bf00      	nop
    }

    if (ret == HAL_OK)
700052e2:	7dfb      	ldrb	r3, [r7, #23]
700052e4:	2b00      	cmp	r3, #0
700052e6:	d109      	bne.n	700052fc <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
700052e8:	4b8e      	ldr	r3, [pc, #568]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700052ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700052ec:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700052f0:	687b      	ldr	r3, [r7, #4]
700052f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700052f4:	498b      	ldr	r1, [pc, #556]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700052f6:	4313      	orrs	r3, r2
700052f8:	650b      	str	r3, [r1, #80]	@ 0x50
700052fa:	e001      	b.n	70005300 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
700052fc:	7dfb      	ldrb	r3, [r7, #23]
700052fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70005300:	687b      	ldr	r3, [r7, #4]
70005302:	681b      	ldr	r3, [r3, #0]
70005304:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70005308:	2b00      	cmp	r3, #0
7000530a:	d043      	beq.n	70005394 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
7000530c:	687b      	ldr	r3, [r7, #4]
7000530e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005314:	d02c      	beq.n	70005370 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70005316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
7000531a:	d826      	bhi.n	7000536a <HAL_RCCEx_PeriphCLKConfig+0xa66>
7000531c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005320:	d028      	beq.n	70005374 <HAL_RCCEx_PeriphCLKConfig+0xa70>
70005322:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005326:	d820      	bhi.n	7000536a <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000532c:	d016      	beq.n	7000535c <HAL_RCCEx_PeriphCLKConfig+0xa58>
7000532e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005332:	d81a      	bhi.n	7000536a <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005334:	2b00      	cmp	r3, #0
70005336:	d003      	beq.n	70005340 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70005338:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000533c:	d007      	beq.n	7000534e <HAL_RCCEx_PeriphCLKConfig+0xa4a>
7000533e:	e014      	b.n	7000536a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005340:	4b78      	ldr	r3, [pc, #480]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005344:	4a77      	ldr	r2, [pc, #476]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005346:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000534a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
7000534c:	e013      	b.n	70005376 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000534e:	4b75      	ldr	r3, [pc, #468]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005352:	4a74      	ldr	r2, [pc, #464]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005358:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
7000535a:	e00c      	b.n	70005376 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
7000535c:	4b71      	ldr	r3, [pc, #452]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000535e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005360:	4a70      	ldr	r2, [pc, #448]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005362:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005366:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005368:	e005      	b.n	70005376 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000536a:	2301      	movs	r3, #1
7000536c:	75fb      	strb	r3, [r7, #23]
        break;
7000536e:	e002      	b.n	70005376 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005370:	bf00      	nop
70005372:	e000      	b.n	70005376 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005374:	bf00      	nop
    }

    if (ret == HAL_OK)
70005376:	7dfb      	ldrb	r3, [r7, #23]
70005378:	2b00      	cmp	r3, #0
7000537a:	d109      	bne.n	70005390 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
7000537c:	4b69      	ldr	r3, [pc, #420]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000537e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005380:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70005384:	687b      	ldr	r3, [r7, #4]
70005386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005388:	4966      	ldr	r1, [pc, #408]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000538a:	4313      	orrs	r3, r2
7000538c:	654b      	str	r3, [r1, #84]	@ 0x54
7000538e:	e001      	b.n	70005394 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005390:	7dfb      	ldrb	r3, [r7, #23]
70005392:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70005394:	687b      	ldr	r3, [r7, #4]
70005396:	681b      	ldr	r3, [r3, #0]
70005398:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
7000539c:	2b00      	cmp	r3, #0
7000539e:	d03c      	beq.n	7000541a <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
700053a0:	687b      	ldr	r3, [r7, #4]
700053a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700053a4:	2b40      	cmp	r3, #64	@ 0x40
700053a6:	d026      	beq.n	700053f6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
700053a8:	2b40      	cmp	r3, #64	@ 0x40
700053aa:	d821      	bhi.n	700053f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700053ac:	2b30      	cmp	r3, #48	@ 0x30
700053ae:	d024      	beq.n	700053fa <HAL_RCCEx_PeriphCLKConfig+0xaf6>
700053b0:	2b30      	cmp	r3, #48	@ 0x30
700053b2:	d81d      	bhi.n	700053f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700053b4:	2b20      	cmp	r3, #32
700053b6:	d014      	beq.n	700053e2 <HAL_RCCEx_PeriphCLKConfig+0xade>
700053b8:	2b20      	cmp	r3, #32
700053ba:	d819      	bhi.n	700053f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700053bc:	2b00      	cmp	r3, #0
700053be:	d002      	beq.n	700053c6 <HAL_RCCEx_PeriphCLKConfig+0xac2>
700053c0:	2b10      	cmp	r3, #16
700053c2:	d007      	beq.n	700053d4 <HAL_RCCEx_PeriphCLKConfig+0xad0>
700053c4:	e014      	b.n	700053f0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700053c6:	4b57      	ldr	r3, [pc, #348]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053ca:	4a56      	ldr	r2, [pc, #344]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700053d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
700053d2:	e013      	b.n	700053fc <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700053d4:	4b53      	ldr	r3, [pc, #332]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053d8:	4a52      	ldr	r2, [pc, #328]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700053de:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
700053e0:	e00c      	b.n	700053fc <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
700053e2:	4b50      	ldr	r3, [pc, #320]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053e6:	4a4f      	ldr	r2, [pc, #316]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700053e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700053ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
700053ee:	e005      	b.n	700053fc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700053f0:	2301      	movs	r3, #1
700053f2:	75fb      	strb	r3, [r7, #23]
        break;
700053f4:	e002      	b.n	700053fc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
700053f6:	bf00      	nop
700053f8:	e000      	b.n	700053fc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
700053fa:	bf00      	nop
    }

    if (ret == HAL_OK)
700053fc:	7dfb      	ldrb	r3, [r7, #23]
700053fe:	2b00      	cmp	r3, #0
70005400:	d109      	bne.n	70005416 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70005402:	4b48      	ldr	r3, [pc, #288]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005406:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
7000540a:	687b      	ldr	r3, [r7, #4]
7000540c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
7000540e:	4945      	ldr	r1, [pc, #276]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005410:	4313      	orrs	r3, r2
70005412:	650b      	str	r3, [r1, #80]	@ 0x50
70005414:	e001      	b.n	7000541a <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005416:	7dfb      	ldrb	r3, [r7, #23]
70005418:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
7000541a:	687b      	ldr	r3, [r7, #4]
7000541c:	681b      	ldr	r3, [r3, #0]
7000541e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70005422:	2b00      	cmp	r3, #0
70005424:	d03c      	beq.n	700054a0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70005426:	687b      	ldr	r3, [r7, #4]
70005428:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
7000542a:	2b50      	cmp	r3, #80	@ 0x50
7000542c:	d022      	beq.n	70005474 <HAL_RCCEx_PeriphCLKConfig+0xb70>
7000542e:	2b50      	cmp	r3, #80	@ 0x50
70005430:	d81d      	bhi.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005432:	2b40      	cmp	r3, #64	@ 0x40
70005434:	d020      	beq.n	70005478 <HAL_RCCEx_PeriphCLKConfig+0xb74>
70005436:	2b40      	cmp	r3, #64	@ 0x40
70005438:	d819      	bhi.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
7000543a:	2b30      	cmp	r3, #48	@ 0x30
7000543c:	d01e      	beq.n	7000547c <HAL_RCCEx_PeriphCLKConfig+0xb78>
7000543e:	2b30      	cmp	r3, #48	@ 0x30
70005440:	d815      	bhi.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005442:	2b20      	cmp	r3, #32
70005444:	d00c      	beq.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70005446:	2b20      	cmp	r3, #32
70005448:	d811      	bhi.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
7000544a:	2b00      	cmp	r3, #0
7000544c:	d018      	beq.n	70005480 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
7000544e:	2b10      	cmp	r3, #16
70005450:	d10d      	bne.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005452:	4b34      	ldr	r3, [pc, #208]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005456:	4a33      	ldr	r2, [pc, #204]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000545c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
7000545e:	e010      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005460:	4b30      	ldr	r3, [pc, #192]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005464:	4a2f      	ldr	r2, [pc, #188]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005466:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000546a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
7000546c:	e009      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000546e:	2301      	movs	r3, #1
70005470:	75fb      	strb	r3, [r7, #23]
        break;
70005472:	e006      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005474:	bf00      	nop
70005476:	e004      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005478:	bf00      	nop
7000547a:	e002      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
7000547c:	bf00      	nop
7000547e:	e000      	b.n	70005482 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005480:	bf00      	nop
    }

    if (ret == HAL_OK)
70005482:	7dfb      	ldrb	r3, [r7, #23]
70005484:	2b00      	cmp	r3, #0
70005486:	d109      	bne.n	7000549c <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70005488:	4b26      	ldr	r3, [pc, #152]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000548a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000548c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005490:	687b      	ldr	r3, [r7, #4]
70005492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70005494:	4923      	ldr	r1, [pc, #140]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005496:	4313      	orrs	r3, r2
70005498:	654b      	str	r3, [r1, #84]	@ 0x54
7000549a:	e001      	b.n	700054a0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000549c:	7dfb      	ldrb	r3, [r7, #23]
7000549e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
700054a0:	687b      	ldr	r3, [r7, #4]
700054a2:	681b      	ldr	r3, [r3, #0]
700054a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
700054a8:	2b00      	cmp	r3, #0
700054aa:	d03f      	beq.n	7000552c <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
700054ac:	687b      	ldr	r3, [r7, #4]
700054ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700054b0:	2b50      	cmp	r3, #80	@ 0x50
700054b2:	d022      	beq.n	700054fa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
700054b4:	2b50      	cmp	r3, #80	@ 0x50
700054b6:	d81d      	bhi.n	700054f4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700054b8:	2b40      	cmp	r3, #64	@ 0x40
700054ba:	d020      	beq.n	700054fe <HAL_RCCEx_PeriphCLKConfig+0xbfa>
700054bc:	2b40      	cmp	r3, #64	@ 0x40
700054be:	d819      	bhi.n	700054f4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700054c0:	2b30      	cmp	r3, #48	@ 0x30
700054c2:	d01e      	beq.n	70005502 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
700054c4:	2b30      	cmp	r3, #48	@ 0x30
700054c6:	d815      	bhi.n	700054f4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700054c8:	2b20      	cmp	r3, #32
700054ca:	d00c      	beq.n	700054e6 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
700054cc:	2b20      	cmp	r3, #32
700054ce:	d811      	bhi.n	700054f4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700054d0:	2b00      	cmp	r3, #0
700054d2:	d018      	beq.n	70005506 <HAL_RCCEx_PeriphCLKConfig+0xc02>
700054d4:	2b10      	cmp	r3, #16
700054d6:	d10d      	bne.n	700054f4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700054d8:	4b12      	ldr	r3, [pc, #72]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700054da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700054dc:	4a11      	ldr	r2, [pc, #68]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700054de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700054e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
700054e4:	e010      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700054e6:	4b0f      	ldr	r3, [pc, #60]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700054ea:	4a0e      	ldr	r2, [pc, #56]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700054ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700054f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
700054f2:	e009      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700054f4:	2301      	movs	r3, #1
700054f6:	75fb      	strb	r3, [r7, #23]
        break;
700054f8:	e006      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700054fa:	bf00      	nop
700054fc:	e004      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700054fe:	bf00      	nop
70005500:	e002      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005502:	bf00      	nop
70005504:	e000      	b.n	70005508 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005506:	bf00      	nop
    }

    if (ret == HAL_OK)
70005508:	7dfb      	ldrb	r3, [r7, #23]
7000550a:	2b00      	cmp	r3, #0
7000550c:	d10c      	bne.n	70005528 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
7000550e:	4b05      	ldr	r3, [pc, #20]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005512:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005516:	687b      	ldr	r3, [r7, #4]
70005518:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000551a:	4902      	ldr	r1, [pc, #8]	@ (70005524 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000551c:	4313      	orrs	r3, r2
7000551e:	658b      	str	r3, [r1, #88]	@ 0x58
70005520:	e004      	b.n	7000552c <HAL_RCCEx_PeriphCLKConfig+0xc28>
70005522:	bf00      	nop
70005524:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005528:	7dfb      	ldrb	r3, [r7, #23]
7000552a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
7000552c:	687b      	ldr	r3, [r7, #4]
7000552e:	681b      	ldr	r3, [r3, #0]
70005530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70005534:	2b00      	cmp	r3, #0
70005536:	d034      	beq.n	700055a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70005538:	687b      	ldr	r3, [r7, #4]
7000553a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
7000553c:	2b05      	cmp	r3, #5
7000553e:	d81d      	bhi.n	7000557c <HAL_RCCEx_PeriphCLKConfig+0xc78>
70005540:	a201      	add	r2, pc, #4	@ (adr r2, 70005548 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
70005542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005546:	bf00      	nop
70005548:	70005583 	.word	0x70005583
7000554c:	70005561 	.word	0x70005561
70005550:	7000556f 	.word	0x7000556f
70005554:	70005583 	.word	0x70005583
70005558:	70005583 	.word	0x70005583
7000555c:	70005583 	.word	0x70005583
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005560:	4b69      	ldr	r3, [pc, #420]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005564:	4a68      	ldr	r2, [pc, #416]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000556a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
7000556c:	e00a      	b.n	70005584 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000556e:	4b66      	ldr	r3, [pc, #408]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005572:	4a65      	ldr	r2, [pc, #404]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005578:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
7000557a:	e003      	b.n	70005584 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000557c:	2301      	movs	r3, #1
7000557e:	75fb      	strb	r3, [r7, #23]
        break;
70005580:	e000      	b.n	70005584 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
70005582:	bf00      	nop
    }

    if (ret == HAL_OK)
70005584:	7dfb      	ldrb	r3, [r7, #23]
70005586:	2b00      	cmp	r3, #0
70005588:	d109      	bne.n	7000559e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
7000558a:	4b5f      	ldr	r3, [pc, #380]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000558c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000558e:	f023 0207 	bic.w	r2, r3, #7
70005592:	687b      	ldr	r3, [r7, #4]
70005594:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005596:	495c      	ldr	r1, [pc, #368]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005598:	4313      	orrs	r3, r2
7000559a:	654b      	str	r3, [r1, #84]	@ 0x54
7000559c:	e001      	b.n	700055a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000559e:	7dfb      	ldrb	r3, [r7, #23]
700055a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
700055a2:	687b      	ldr	r3, [r7, #4]
700055a4:	681b      	ldr	r3, [r3, #0]
700055a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700055aa:	2b00      	cmp	r3, #0
700055ac:	d033      	beq.n	70005616 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
700055ae:	687b      	ldr	r3, [r7, #4]
700055b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700055b2:	2b05      	cmp	r3, #5
700055b4:	d81c      	bhi.n	700055f0 <HAL_RCCEx_PeriphCLKConfig+0xcec>
700055b6:	a201      	add	r2, pc, #4	@ (adr r2, 700055bc <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
700055b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700055bc:	700055f7 	.word	0x700055f7
700055c0:	700055d5 	.word	0x700055d5
700055c4:	700055e3 	.word	0x700055e3
700055c8:	700055f7 	.word	0x700055f7
700055cc:	700055f7 	.word	0x700055f7
700055d0:	700055f7 	.word	0x700055f7
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700055d4:	4b4c      	ldr	r3, [pc, #304]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700055d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055d8:	4a4b      	ldr	r2, [pc, #300]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700055da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700055de:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700055e0:	e00a      	b.n	700055f8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700055e2:	4b49      	ldr	r3, [pc, #292]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700055e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055e6:	4a48      	ldr	r2, [pc, #288]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700055e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700055ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700055ee:	e003      	b.n	700055f8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700055f0:	2301      	movs	r3, #1
700055f2:	75fb      	strb	r3, [r7, #23]
        break;
700055f4:	e000      	b.n	700055f8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
700055f6:	bf00      	nop
    }

    if (ret == HAL_OK)
700055f8:	7dfb      	ldrb	r3, [r7, #23]
700055fa:	2b00      	cmp	r3, #0
700055fc:	d109      	bne.n	70005612 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
700055fe:	4b42      	ldr	r3, [pc, #264]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005602:	f023 0207 	bic.w	r2, r3, #7
70005606:	687b      	ldr	r3, [r7, #4]
70005608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000560a:	493f      	ldr	r1, [pc, #252]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000560c:	4313      	orrs	r3, r2
7000560e:	650b      	str	r3, [r1, #80]	@ 0x50
70005610:	e001      	b.n	70005616 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005612:	7dfb      	ldrb	r3, [r7, #23]
70005614:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
70005616:	687b      	ldr	r3, [r7, #4]
70005618:	681b      	ldr	r3, [r3, #0]
7000561a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
7000561e:	2b00      	cmp	r3, #0
70005620:	d027      	beq.n	70005672 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
70005622:	687b      	ldr	r3, [r7, #4]
70005624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005626:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000562a:	d008      	beq.n	7000563e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
7000562c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005630:	d80c      	bhi.n	7000564c <HAL_RCCEx_PeriphCLKConfig+0xd48>
70005632:	2b00      	cmp	r3, #0
70005634:	d00d      	beq.n	70005652 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
7000563a:	d00a      	beq.n	70005652 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
7000563c:	e006      	b.n	7000564c <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000563e:	4b32      	ldr	r3, [pc, #200]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005642:	4a31      	ldr	r2, [pc, #196]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005648:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
7000564a:	e003      	b.n	70005654 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000564c:	2301      	movs	r3, #1
7000564e:	75fb      	strb	r3, [r7, #23]
        break;
70005650:	e000      	b.n	70005654 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
70005652:	bf00      	nop
    }

    if (ret == HAL_OK)
70005654:	7dfb      	ldrb	r3, [r7, #23]
70005656:	2b00      	cmp	r3, #0
70005658:	d109      	bne.n	7000566e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
7000565a:	4b2b      	ldr	r3, [pc, #172]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000565c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000565e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70005662:	687b      	ldr	r3, [r7, #4]
70005664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005666:	4928      	ldr	r1, [pc, #160]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005668:	4313      	orrs	r3, r2
7000566a:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000566c:	e001      	b.n	70005672 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000566e:	7dfb      	ldrb	r3, [r7, #23]
70005670:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
70005672:	687b      	ldr	r3, [r7, #4]
70005674:	681b      	ldr	r3, [r3, #0]
70005676:	2b00      	cmp	r3, #0
70005678:	da2c      	bge.n	700056d4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
7000567a:	687b      	ldr	r3, [r7, #4]
7000567c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
7000567e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005682:	d017      	beq.n	700056b4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005684:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005688:	d811      	bhi.n	700056ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
7000568a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
7000568e:	d011      	beq.n	700056b4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005694:	d80b      	bhi.n	700056ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005696:	2b00      	cmp	r3, #0
70005698:	d00c      	beq.n	700056b4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000569a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
7000569e:	d106      	bne.n	700056ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700056a0:	4b19      	ldr	r3, [pc, #100]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700056a4:	4a18      	ldr	r2, [pc, #96]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700056aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
700056ac:	e003      	b.n	700056b6 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700056ae:	2301      	movs	r3, #1
700056b0:	75fb      	strb	r3, [r7, #23]
        break;
700056b2:	e000      	b.n	700056b6 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
700056b4:	bf00      	nop
    }

    if (ret == HAL_OK)
700056b6:	7dfb      	ldrb	r3, [r7, #23]
700056b8:	2b00      	cmp	r3, #0
700056ba:	d109      	bne.n	700056d0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
700056bc:	4b12      	ldr	r3, [pc, #72]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700056c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
700056c4:	687b      	ldr	r3, [r7, #4]
700056c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
700056c8:	490f      	ldr	r1, [pc, #60]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056ca:	4313      	orrs	r3, r2
700056cc:	64cb      	str	r3, [r1, #76]	@ 0x4c
700056ce:	e001      	b.n	700056d4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
700056d0:	7dfb      	ldrb	r3, [r7, #23]
700056d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
700056d4:	687b      	ldr	r3, [r7, #4]
700056d6:	681b      	ldr	r3, [r3, #0]
700056d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700056dc:	2b00      	cmp	r3, #0
700056de:	d009      	beq.n	700056f4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
700056e0:	4b09      	ldr	r3, [pc, #36]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056e2:	691b      	ldr	r3, [r3, #16]
700056e4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
700056e8:	687b      	ldr	r3, [r7, #4]
700056ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700056ee:	4906      	ldr	r1, [pc, #24]	@ (70005708 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700056f0:	4313      	orrs	r3, r2
700056f2:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
700056f4:	7dbb      	ldrb	r3, [r7, #22]
700056f6:	2b00      	cmp	r3, #0
700056f8:	d101      	bne.n	700056fe <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
700056fa:	2300      	movs	r3, #0
700056fc:	e000      	b.n	70005700 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
700056fe:	2301      	movs	r3, #1
}
70005700:	4618      	mov	r0, r3
70005702:	3718      	adds	r7, #24
70005704:	46bd      	mov	sp, r7
70005706:	bd80      	pop	{r7, pc}
70005708:	58024400 	.word	0x58024400

7000570c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
7000570c:	b580      	push	{r7, lr}
7000570e:	b086      	sub	sp, #24
70005710:	af00      	add	r7, sp, #0
70005712:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
70005714:	687b      	ldr	r3, [r7, #4]
70005716:	2b00      	cmp	r3, #0
70005718:	d101      	bne.n	7000571e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
7000571a:	2301      	movs	r3, #1
7000571c:	e1c3      	b.n	70005aa6 <HAL_SPI_Init+0x39a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
7000571e:	687b      	ldr	r3, [r7, #4]
70005720:	681b      	ldr	r3, [r3, #0]
70005722:	4a64      	ldr	r2, [pc, #400]	@ (700058b4 <HAL_SPI_Init+0x1a8>)
70005724:	4293      	cmp	r3, r2
70005726:	d004      	beq.n	70005732 <HAL_SPI_Init+0x26>
70005728:	687b      	ldr	r3, [r7, #4]
7000572a:	681b      	ldr	r3, [r3, #0]
7000572c:	4a62      	ldr	r2, [pc, #392]	@ (700058b8 <HAL_SPI_Init+0x1ac>)
7000572e:	4293      	cmp	r3, r2
70005730:	e000      	b.n	70005734 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
70005732:	bf00      	nop
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
  }
#if (USE_SPI_CRC != 0UL)
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
70005734:	687b      	ldr	r3, [r7, #4]
70005736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70005738:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000573c:	d103      	bne.n	70005746 <HAL_SPI_Init+0x3a>
  {
    if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
7000573e:	687b      	ldr	r3, [r7, #4]
70005740:	681b      	ldr	r3, [r3, #0]
70005742:	4a5c      	ldr	r2, [pc, #368]	@ (700058b4 <HAL_SPI_Init+0x1a8>)
70005744:	4293      	cmp	r3, r2
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
70005746:	687b      	ldr	r3, [r7, #4]
70005748:	681b      	ldr	r3, [r3, #0]
7000574a:	4a5a      	ldr	r2, [pc, #360]	@ (700058b4 <HAL_SPI_Init+0x1a8>)
7000574c:	4293      	cmp	r3, r2
7000574e:	d004      	beq.n	7000575a <HAL_SPI_Init+0x4e>
70005750:	687b      	ldr	r3, [r7, #4]
70005752:	681b      	ldr	r3, [r3, #0]
70005754:	4a58      	ldr	r2, [pc, #352]	@ (700058b8 <HAL_SPI_Init+0x1ac>)
70005756:	4293      	cmp	r3, r2
70005758:	d105      	bne.n	70005766 <HAL_SPI_Init+0x5a>
7000575a:	687b      	ldr	r3, [r7, #4]
7000575c:	68db      	ldr	r3, [r3, #12]
7000575e:	2b0f      	cmp	r3, #15
70005760:	d901      	bls.n	70005766 <HAL_SPI_Init+0x5a>
  {
    return HAL_ERROR;
70005762:	2301      	movs	r3, #1
70005764:	e19f      	b.n	70005aa6 <HAL_SPI_Init+0x39a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
70005766:	6878      	ldr	r0, [r7, #4]
70005768:	f000 f9ae 	bl	70005ac8 <SPI_GetPacketSize>
7000576c:	6138      	str	r0, [r7, #16]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
7000576e:	687b      	ldr	r3, [r7, #4]
70005770:	681b      	ldr	r3, [r3, #0]
70005772:	4a50      	ldr	r2, [pc, #320]	@ (700058b4 <HAL_SPI_Init+0x1a8>)
70005774:	4293      	cmp	r3, r2
70005776:	d004      	beq.n	70005782 <HAL_SPI_Init+0x76>
70005778:	687b      	ldr	r3, [r7, #4]
7000577a:	681b      	ldr	r3, [r3, #0]
7000577c:	4a4e      	ldr	r2, [pc, #312]	@ (700058b8 <HAL_SPI_Init+0x1ac>)
7000577e:	4293      	cmp	r3, r2
70005780:	d102      	bne.n	70005788 <HAL_SPI_Init+0x7c>
70005782:	693b      	ldr	r3, [r7, #16]
70005784:	2b08      	cmp	r3, #8
70005786:	d816      	bhi.n	700057b6 <HAL_SPI_Init+0xaa>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
70005788:	687b      	ldr	r3, [r7, #4]
7000578a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
7000578c:	4a4b      	ldr	r2, [pc, #300]	@ (700058bc <HAL_SPI_Init+0x1b0>)
7000578e:	4293      	cmp	r3, r2
70005790:	d00e      	beq.n	700057b0 <HAL_SPI_Init+0xa4>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
70005792:	687b      	ldr	r3, [r7, #4]
70005794:	681b      	ldr	r3, [r3, #0]
70005796:	4a4a      	ldr	r2, [pc, #296]	@ (700058c0 <HAL_SPI_Init+0x1b4>)
70005798:	4293      	cmp	r3, r2
7000579a:	d009      	beq.n	700057b0 <HAL_SPI_Init+0xa4>
7000579c:	687b      	ldr	r3, [r7, #4]
7000579e:	681b      	ldr	r3, [r3, #0]
700057a0:	4a48      	ldr	r2, [pc, #288]	@ (700058c4 <HAL_SPI_Init+0x1b8>)
700057a2:	4293      	cmp	r3, r2
700057a4:	d004      	beq.n	700057b0 <HAL_SPI_Init+0xa4>
700057a6:	687b      	ldr	r3, [r7, #4]
700057a8:	681b      	ldr	r3, [r3, #0]
700057aa:	4a47      	ldr	r2, [pc, #284]	@ (700058c8 <HAL_SPI_Init+0x1bc>)
700057ac:	4293      	cmp	r3, r2
700057ae:	d104      	bne.n	700057ba <HAL_SPI_Init+0xae>
700057b0:	693b      	ldr	r3, [r7, #16]
700057b2:	2b10      	cmp	r3, #16
700057b4:	d901      	bls.n	700057ba <HAL_SPI_Init+0xae>
  {
    return HAL_ERROR;
700057b6:	2301      	movs	r3, #1
700057b8:	e175      	b.n	70005aa6 <HAL_SPI_Init+0x39a>
  }
#if (USE_SPI_CRC != 0UL)
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
700057ba:	687b      	ldr	r3, [r7, #4]
700057bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700057be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700057c2:	d124      	bne.n	7000580e <HAL_SPI_Init+0x102>
  {
    /* Verify that the SPI instance supports CRC Length higher than 16bits */
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
700057c4:	687b      	ldr	r3, [r7, #4]
700057c6:	681b      	ldr	r3, [r3, #0]
700057c8:	4a3a      	ldr	r2, [pc, #232]	@ (700058b4 <HAL_SPI_Init+0x1a8>)
700057ca:	4293      	cmp	r3, r2
700057cc:	d004      	beq.n	700057d8 <HAL_SPI_Init+0xcc>
700057ce:	687b      	ldr	r3, [r7, #4]
700057d0:	681b      	ldr	r3, [r3, #0]
700057d2:	4a39      	ldr	r2, [pc, #228]	@ (700058b8 <HAL_SPI_Init+0x1ac>)
700057d4:	4293      	cmp	r3, r2
700057d6:	d106      	bne.n	700057e6 <HAL_SPI_Init+0xda>
700057d8:	687b      	ldr	r3, [r7, #4]
700057da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700057dc:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
700057e0:	d901      	bls.n	700057e6 <HAL_SPI_Init+0xda>
    {
      return HAL_ERROR;
700057e2:	2301      	movs	r3, #1
700057e4:	e15f      	b.n	70005aa6 <HAL_SPI_Init+0x39a>
    }

    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
700057e6:	687b      	ldr	r3, [r7, #4]
700057e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700057ea:	2b00      	cmp	r3, #0
700057ec:	d104      	bne.n	700057f8 <HAL_SPI_Init+0xec>
    {
      crc_length = (hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) << SPI_CFG1_CRCSIZE_Pos;
700057ee:	687b      	ldr	r3, [r7, #4]
700057f0:	68db      	ldr	r3, [r3, #12]
700057f2:	041b      	lsls	r3, r3, #16
700057f4:	617b      	str	r3, [r7, #20]
700057f6:	e002      	b.n	700057fe <HAL_SPI_Init+0xf2>
    }
    else
    {
      crc_length = hspi->Init.CRCLength;
700057f8:	687b      	ldr	r3, [r7, #4]
700057fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700057fc:	617b      	str	r3, [r7, #20]

    /* Verify the correctness of polynom size */
    assert_param(IS_SPI_CRC_POLYNOMIAL_SIZE(hspi->Init.CRCPolynomial, crc_length));

    /* Verify that the CRC Length is higher than DataSize */
    if ((hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) > (crc_length >> SPI_CFG1_CRCSIZE_Pos))
700057fe:	687b      	ldr	r3, [r7, #4]
70005800:	68da      	ldr	r2, [r3, #12]
70005802:	697b      	ldr	r3, [r7, #20]
70005804:	0c1b      	lsrs	r3, r3, #16
70005806:	429a      	cmp	r2, r3
70005808:	d905      	bls.n	70005816 <HAL_SPI_Init+0x10a>
    {
      return HAL_ERROR;
7000580a:	2301      	movs	r3, #1
7000580c:	e14b      	b.n	70005aa6 <HAL_SPI_Init+0x39a>
    }
  }
  else
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
7000580e:	687b      	ldr	r3, [r7, #4]
70005810:	68db      	ldr	r3, [r3, #12]
70005812:	041b      	lsls	r3, r3, #16
70005814:	617b      	str	r3, [r7, #20]
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
70005816:	687b      	ldr	r3, [r7, #4]
70005818:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
7000581c:	b2db      	uxtb	r3, r3
7000581e:	2b00      	cmp	r3, #0
70005820:	d106      	bne.n	70005830 <HAL_SPI_Init+0x124>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
70005822:	687b      	ldr	r3, [r7, #4]
70005824:	2200      	movs	r2, #0
70005826:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
7000582a:	6878      	ldr	r0, [r7, #4]
7000582c:	f7fc f82c 	bl	70001888 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
70005830:	687b      	ldr	r3, [r7, #4]
70005832:	2202      	movs	r2, #2
70005834:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
70005838:	687b      	ldr	r3, [r7, #4]
7000583a:	681b      	ldr	r3, [r3, #0]
7000583c:	681a      	ldr	r2, [r3, #0]
7000583e:	687b      	ldr	r3, [r7, #4]
70005840:	681b      	ldr	r3, [r3, #0]
70005842:	f022 0201 	bic.w	r2, r2, #1
70005846:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
70005848:	687b      	ldr	r3, [r7, #4]
7000584a:	699b      	ldr	r3, [r3, #24]
7000584c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70005850:	d119      	bne.n	70005886 <HAL_SPI_Init+0x17a>
70005852:	687b      	ldr	r3, [r7, #4]
70005854:	685b      	ldr	r3, [r3, #4]
70005856:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000585a:	d103      	bne.n	70005864 <HAL_SPI_Init+0x158>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
7000585c:	687b      	ldr	r3, [r7, #4]
7000585e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
70005860:	2b00      	cmp	r3, #0
70005862:	d008      	beq.n	70005876 <HAL_SPI_Init+0x16a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
70005864:	687b      	ldr	r3, [r7, #4]
70005866:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
70005868:	2b00      	cmp	r3, #0
7000586a:	d10c      	bne.n	70005886 <HAL_SPI_Init+0x17a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
7000586c:	687b      	ldr	r3, [r7, #4]
7000586e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
70005870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005874:	d107      	bne.n	70005886 <HAL_SPI_Init+0x17a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
70005876:	687b      	ldr	r3, [r7, #4]
70005878:	681b      	ldr	r3, [r3, #0]
7000587a:	681a      	ldr	r2, [r3, #0]
7000587c:	687b      	ldr	r3, [r7, #4]
7000587e:	681b      	ldr	r3, [r3, #0]
70005880:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
70005884:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
70005886:	687b      	ldr	r3, [r7, #4]
70005888:	685b      	ldr	r3, [r3, #4]
7000588a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
7000588e:	2b00      	cmp	r3, #0
70005890:	d01c      	beq.n	700058cc <HAL_SPI_Init+0x1c0>
70005892:	687b      	ldr	r3, [r7, #4]
70005894:	68db      	ldr	r3, [r3, #12]
70005896:	2b06      	cmp	r3, #6
70005898:	d918      	bls.n	700058cc <HAL_SPI_Init+0x1c0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
7000589a:	687b      	ldr	r3, [r7, #4]
7000589c:	681b      	ldr	r3, [r3, #0]
7000589e:	681b      	ldr	r3, [r3, #0]
700058a0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
700058a4:	687b      	ldr	r3, [r7, #4]
700058a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
700058a8:	687b      	ldr	r3, [r7, #4]
700058aa:	681b      	ldr	r3, [r3, #0]
700058ac:	430a      	orrs	r2, r1
700058ae:	601a      	str	r2, [r3, #0]
700058b0:	e014      	b.n	700058dc <HAL_SPI_Init+0x1d0>
700058b2:	bf00      	nop
700058b4:	42003400 	.word	0x42003400
700058b8:	42005000 	.word	0x42005000
700058bc:	42003000 	.word	0x42003000
700058c0:	40003800 	.word	0x40003800
700058c4:	40003c00 	.word	0x40003c00
700058c8:	58001400 	.word	0x58001400
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
700058cc:	687b      	ldr	r3, [r7, #4]
700058ce:	681b      	ldr	r3, [r3, #0]
700058d0:	681a      	ldr	r2, [r3, #0]
700058d2:	687b      	ldr	r3, [r7, #4]
700058d4:	681b      	ldr	r3, [r3, #0]
700058d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
700058da:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
700058dc:	687b      	ldr	r3, [r7, #4]
700058de:	69da      	ldr	r2, [r3, #28]
700058e0:	687b      	ldr	r3, [r7, #4]
700058e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700058e4:	431a      	orrs	r2, r3
700058e6:	697b      	ldr	r3, [r7, #20]
700058e8:	431a      	orrs	r2, r3
700058ea:	687b      	ldr	r3, [r7, #4]
700058ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700058ee:	ea42 0103 	orr.w	r1, r2, r3
700058f2:	687b      	ldr	r3, [r7, #4]
700058f4:	68da      	ldr	r2, [r3, #12]
700058f6:	687b      	ldr	r3, [r7, #4]
700058f8:	681b      	ldr	r3, [r3, #0]
700058fa:	430a      	orrs	r2, r1
700058fc:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
700058fe:	687b      	ldr	r3, [r7, #4]
70005900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70005902:	687b      	ldr	r3, [r7, #4]
70005904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70005906:	431a      	orrs	r2, r3
70005908:	687b      	ldr	r3, [r7, #4]
7000590a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000590c:	431a      	orrs	r2, r3
7000590e:	687b      	ldr	r3, [r7, #4]
70005910:	699b      	ldr	r3, [r3, #24]
70005912:	431a      	orrs	r2, r3
70005914:	687b      	ldr	r3, [r7, #4]
70005916:	691b      	ldr	r3, [r3, #16]
70005918:	431a      	orrs	r2, r3
7000591a:	687b      	ldr	r3, [r7, #4]
7000591c:	695b      	ldr	r3, [r3, #20]
7000591e:	431a      	orrs	r2, r3
70005920:	687b      	ldr	r3, [r7, #4]
70005922:	6a1b      	ldr	r3, [r3, #32]
70005924:	431a      	orrs	r2, r3
70005926:	687b      	ldr	r3, [r7, #4]
70005928:	685b      	ldr	r3, [r3, #4]
7000592a:	431a      	orrs	r2, r3
7000592c:	687b      	ldr	r3, [r7, #4]
7000592e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005930:	431a      	orrs	r2, r3
70005932:	687b      	ldr	r3, [r7, #4]
70005934:	689b      	ldr	r3, [r3, #8]
70005936:	431a      	orrs	r2, r3
70005938:	687b      	ldr	r3, [r7, #4]
7000593a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
7000593c:	431a      	orrs	r2, r3
7000593e:	687b      	ldr	r3, [r7, #4]
70005940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005942:	431a      	orrs	r2, r3
70005944:	687b      	ldr	r3, [r7, #4]
70005946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70005948:	ea42 0103 	orr.w	r1, r2, r3
7000594c:	687b      	ldr	r3, [r7, #4]
7000594e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
70005950:	687b      	ldr	r3, [r7, #4]
70005952:	681b      	ldr	r3, [r3, #0]
70005954:	430a      	orrs	r2, r1
70005956:	60da      	str	r2, [r3, #12]
                                   hspi->Init.ReadyMasterManagement   | hspi->Init.ReadyPolarity));

#if (USE_SPI_CRC != 0UL)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
70005958:	687b      	ldr	r3, [r7, #4]
7000595a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000595c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005960:	d173      	bne.n	70005a4a <HAL_SPI_Init+0x33e>
  {
    /* Initialize TXCRC Pattern Initial Value */
    if (hspi->Init.TxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
70005962:	687b      	ldr	r3, [r7, #4]
70005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70005966:	2b01      	cmp	r3, #1
70005968:	d108      	bne.n	7000597c <HAL_SPI_Init+0x270>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
7000596a:	687b      	ldr	r3, [r7, #4]
7000596c:	681b      	ldr	r3, [r3, #0]
7000596e:	681a      	ldr	r2, [r3, #0]
70005970:	687b      	ldr	r3, [r7, #4]
70005972:	681b      	ldr	r3, [r3, #0]
70005974:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
70005978:	601a      	str	r2, [r3, #0]
7000597a:	e007      	b.n	7000598c <HAL_SPI_Init+0x280>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
7000597c:	687b      	ldr	r3, [r7, #4]
7000597e:	681b      	ldr	r3, [r3, #0]
70005980:	681a      	ldr	r2, [r3, #0]
70005982:	687b      	ldr	r3, [r7, #4]
70005984:	681b      	ldr	r3, [r3, #0]
70005986:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
7000598a:	601a      	str	r2, [r3, #0]
    }

    /* Initialize RXCRC Pattern Initial Value */
    if (hspi->Init.RxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
7000598c:	687b      	ldr	r3, [r7, #4]
7000598e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70005990:	2b01      	cmp	r3, #1
70005992:	d108      	bne.n	700059a6 <HAL_SPI_Init+0x29a>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
70005994:	687b      	ldr	r3, [r7, #4]
70005996:	681b      	ldr	r3, [r3, #0]
70005998:	681a      	ldr	r2, [r3, #0]
7000599a:	687b      	ldr	r3, [r7, #4]
7000599c:	681b      	ldr	r3, [r3, #0]
7000599e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
700059a2:	601a      	str	r2, [r3, #0]
700059a4:	e007      	b.n	700059b6 <HAL_SPI_Init+0x2aa>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
700059a6:	687b      	ldr	r3, [r7, #4]
700059a8:	681b      	ldr	r3, [r3, #0]
700059aa:	681a      	ldr	r2, [r3, #0]
700059ac:	687b      	ldr	r3, [r7, #4]
700059ae:	681b      	ldr	r3, [r3, #0]
700059b0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
700059b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable 33/17 bits CRC computation */
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
700059b6:	687b      	ldr	r3, [r7, #4]
700059b8:	681b      	ldr	r3, [r3, #0]
700059ba:	4a3d      	ldr	r2, [pc, #244]	@ (70005ab0 <HAL_SPI_Init+0x3a4>)
700059bc:	4293      	cmp	r3, r2
700059be:	d004      	beq.n	700059ca <HAL_SPI_Init+0x2be>
700059c0:	687b      	ldr	r3, [r7, #4]
700059c2:	681b      	ldr	r3, [r3, #0]
700059c4:	4a3b      	ldr	r2, [pc, #236]	@ (70005ab4 <HAL_SPI_Init+0x3a8>)
700059c6:	4293      	cmp	r3, r2
700059c8:	d103      	bne.n	700059d2 <HAL_SPI_Init+0x2c6>
700059ca:	697b      	ldr	r3, [r7, #20]
700059cc:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
700059d0:	d017      	beq.n	70005a02 <HAL_SPI_Init+0x2f6>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
700059d2:	687b      	ldr	r3, [r7, #4]
700059d4:	681b      	ldr	r3, [r3, #0]
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
700059d6:	4a38      	ldr	r2, [pc, #224]	@ (70005ab8 <HAL_SPI_Init+0x3ac>)
700059d8:	4293      	cmp	r3, r2
700059da:	d00e      	beq.n	700059fa <HAL_SPI_Init+0x2ee>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
700059dc:	687b      	ldr	r3, [r7, #4]
700059de:	681b      	ldr	r3, [r3, #0]
700059e0:	4a36      	ldr	r2, [pc, #216]	@ (70005abc <HAL_SPI_Init+0x3b0>)
700059e2:	4293      	cmp	r3, r2
700059e4:	d009      	beq.n	700059fa <HAL_SPI_Init+0x2ee>
700059e6:	687b      	ldr	r3, [r7, #4]
700059e8:	681b      	ldr	r3, [r3, #0]
700059ea:	4a35      	ldr	r2, [pc, #212]	@ (70005ac0 <HAL_SPI_Init+0x3b4>)
700059ec:	4293      	cmp	r3, r2
700059ee:	d004      	beq.n	700059fa <HAL_SPI_Init+0x2ee>
700059f0:	687b      	ldr	r3, [r7, #4]
700059f2:	681b      	ldr	r3, [r3, #0]
700059f4:	4a33      	ldr	r2, [pc, #204]	@ (70005ac4 <HAL_SPI_Init+0x3b8>)
700059f6:	4293      	cmp	r3, r2
700059f8:	d111      	bne.n	70005a1e <HAL_SPI_Init+0x312>
700059fa:	697b      	ldr	r3, [r7, #20]
700059fc:	f5b3 1ff8 	cmp.w	r3, #2031616	@ 0x1f0000
70005a00:	d10d      	bne.n	70005a1e <HAL_SPI_Init+0x312>
    {
      /* Set SPI_CR1_CRC33_17 bit */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70005a02:	687b      	ldr	r3, [r7, #4]
70005a04:	681b      	ldr	r3, [r3, #0]
70005a06:	681a      	ldr	r2, [r3, #0]
70005a08:	687b      	ldr	r3, [r7, #4]
70005a0a:	681b      	ldr	r3, [r3, #0]
70005a0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
70005a10:	601a      	str	r2, [r3, #0]
      /* Write CRC polynomial in SPI Register */
      WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
70005a12:	687b      	ldr	r3, [r7, #4]
70005a14:	681b      	ldr	r3, [r3, #0]
70005a16:	687a      	ldr	r2, [r7, #4]
70005a18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
70005a1a:	641a      	str	r2, [r3, #64]	@ 0x40
70005a1c:	e015      	b.n	70005a4a <HAL_SPI_Init+0x33e>
    }
    else
    {
      /* Clear SPI_CR1_CRC33_17 bit */
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70005a1e:	687b      	ldr	r3, [r7, #4]
70005a20:	681b      	ldr	r3, [r3, #0]
70005a22:	681a      	ldr	r2, [r3, #0]
70005a24:	687b      	ldr	r3, [r7, #4]
70005a26:	681b      	ldr	r3, [r3, #0]
70005a28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
70005a2c:	601a      	str	r2, [r3, #0]

      /* Write CRC polynomial and set MSB bit at 1 in SPI Register */
      /* Set MSB is mandatory for a correct CRC computation        */
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
70005a2e:	697b      	ldr	r3, [r7, #20]
70005a30:	0c1b      	lsrs	r3, r3, #16
70005a32:	3301      	adds	r3, #1
70005a34:	2201      	movs	r2, #1
70005a36:	fa02 f303 	lsl.w	r3, r2, r3
70005a3a:	60fb      	str	r3, [r7, #12]
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
70005a3c:	687b      	ldr	r3, [r7, #4]
70005a3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70005a40:	687b      	ldr	r3, [r7, #4]
70005a42:	681b      	ldr	r3, [r3, #0]
70005a44:	68fa      	ldr	r2, [r7, #12]
70005a46:	430a      	orrs	r2, r1
70005a48:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
70005a4a:	687b      	ldr	r3, [r7, #4]
70005a4c:	685b      	ldr	r3, [r3, #4]
70005a4e:	2b00      	cmp	r3, #0
70005a50:	d107      	bne.n	70005a62 <HAL_SPI_Init+0x356>
  {
#if (USE_SPI_CRC != 0UL)
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG);
70005a52:	687b      	ldr	r3, [r7, #4]
70005a54:	681b      	ldr	r3, [r3, #0]
70005a56:	689a      	ldr	r2, [r3, #8]
70005a58:	687b      	ldr	r3, [r7, #4]
70005a5a:	681b      	ldr	r3, [r3, #0]
70005a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
70005a60:	609a      	str	r2, [r3, #8]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
70005a62:	687b      	ldr	r3, [r7, #4]
70005a64:	681b      	ldr	r3, [r3, #0]
70005a66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
70005a68:	687b      	ldr	r3, [r7, #4]
70005a6a:	681b      	ldr	r3, [r3, #0]
70005a6c:	f022 0201 	bic.w	r2, r2, #1
70005a70:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
70005a72:	687b      	ldr	r3, [r7, #4]
70005a74:	685b      	ldr	r3, [r3, #4]
70005a76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70005a7a:	2b00      	cmp	r3, #0
70005a7c:	d00a      	beq.n	70005a94 <HAL_SPI_Init+0x388>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
70005a7e:	687b      	ldr	r3, [r7, #4]
70005a80:	681b      	ldr	r3, [r3, #0]
70005a82:	68db      	ldr	r3, [r3, #12]
70005a84:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
70005a88:	687b      	ldr	r3, [r7, #4]
70005a8a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
70005a8c:	687b      	ldr	r3, [r7, #4]
70005a8e:	681b      	ldr	r3, [r3, #0]
70005a90:	430a      	orrs	r2, r1
70005a92:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
70005a94:	687b      	ldr	r3, [r7, #4]
70005a96:	2200      	movs	r2, #0
70005a98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
70005a9c:	687b      	ldr	r3, [r7, #4]
70005a9e:	2201      	movs	r2, #1
70005aa0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
70005aa4:	2300      	movs	r3, #0
}
70005aa6:	4618      	mov	r0, r3
70005aa8:	3718      	adds	r7, #24
70005aaa:	46bd      	mov	sp, r7
70005aac:	bd80      	pop	{r7, pc}
70005aae:	bf00      	nop
70005ab0:	42003400 	.word	0x42003400
70005ab4:	42005000 	.word	0x42005000
70005ab8:	42003000 	.word	0x42003000
70005abc:	40003800 	.word	0x40003800
70005ac0:	40003c00 	.word	0x40003c00
70005ac4:	58001400 	.word	0x58001400

70005ac8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
70005ac8:	b480      	push	{r7}
70005aca:	b085      	sub	sp, #20
70005acc:	af00      	add	r7, sp, #0
70005ace:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
70005ad0:	687b      	ldr	r3, [r7, #4]
70005ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70005ad4:	095b      	lsrs	r3, r3, #5
70005ad6:	3301      	adds	r3, #1
70005ad8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
70005ada:	687b      	ldr	r3, [r7, #4]
70005adc:	68db      	ldr	r3, [r3, #12]
70005ade:	3301      	adds	r3, #1
70005ae0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
70005ae2:	68bb      	ldr	r3, [r7, #8]
70005ae4:	3307      	adds	r3, #7
70005ae6:	08db      	lsrs	r3, r3, #3
70005ae8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
70005aea:	68bb      	ldr	r3, [r7, #8]
70005aec:	68fa      	ldr	r2, [r7, #12]
70005aee:	fb02 f303 	mul.w	r3, r2, r3
}
70005af2:	4618      	mov	r0, r3
70005af4:	3714      	adds	r7, #20
70005af6:	46bd      	mov	sp, r7
70005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
70005afc:	4770      	bx	lr

70005afe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
70005afe:	b580      	push	{r7, lr}
70005b00:	b082      	sub	sp, #8
70005b02:	af00      	add	r7, sp, #0
70005b04:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
70005b06:	687b      	ldr	r3, [r7, #4]
70005b08:	2b00      	cmp	r3, #0
70005b0a:	d101      	bne.n	70005b10 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
70005b0c:	2301      	movs	r3, #1
70005b0e:	e042      	b.n	70005b96 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
70005b10:	687b      	ldr	r3, [r7, #4]
70005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70005b16:	2b00      	cmp	r3, #0
70005b18:	d106      	bne.n	70005b28 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
70005b1a:	687b      	ldr	r3, [r7, #4]
70005b1c:	2200      	movs	r2, #0
70005b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
70005b22:	6878      	ldr	r0, [r7, #4]
70005b24:	f7fc fb4a 	bl	700021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
70005b28:	687b      	ldr	r3, [r7, #4]
70005b2a:	2224      	movs	r2, #36	@ 0x24
70005b2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
70005b30:	687b      	ldr	r3, [r7, #4]
70005b32:	681b      	ldr	r3, [r3, #0]
70005b34:	681a      	ldr	r2, [r3, #0]
70005b36:	687b      	ldr	r3, [r7, #4]
70005b38:	681b      	ldr	r3, [r3, #0]
70005b3a:	f022 0201 	bic.w	r2, r2, #1
70005b3e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
70005b40:	687b      	ldr	r3, [r7, #4]
70005b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70005b44:	2b00      	cmp	r3, #0
70005b46:	d002      	beq.n	70005b4e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
70005b48:	6878      	ldr	r0, [r7, #4]
70005b4a:	f000 fc4d 	bl	700063e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
70005b4e:	6878      	ldr	r0, [r7, #4]
70005b50:	f000 f8b4 	bl	70005cbc <UART_SetConfig>
70005b54:	4603      	mov	r3, r0
70005b56:	2b01      	cmp	r3, #1
70005b58:	d101      	bne.n	70005b5e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
70005b5a:	2301      	movs	r3, #1
70005b5c:	e01b      	b.n	70005b96 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
70005b5e:	687b      	ldr	r3, [r7, #4]
70005b60:	681b      	ldr	r3, [r3, #0]
70005b62:	685a      	ldr	r2, [r3, #4]
70005b64:	687b      	ldr	r3, [r7, #4]
70005b66:	681b      	ldr	r3, [r3, #0]
70005b68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
70005b6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
70005b6e:	687b      	ldr	r3, [r7, #4]
70005b70:	681b      	ldr	r3, [r3, #0]
70005b72:	689a      	ldr	r2, [r3, #8]
70005b74:	687b      	ldr	r3, [r7, #4]
70005b76:	681b      	ldr	r3, [r3, #0]
70005b78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
70005b7c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
70005b7e:	687b      	ldr	r3, [r7, #4]
70005b80:	681b      	ldr	r3, [r3, #0]
70005b82:	681a      	ldr	r2, [r3, #0]
70005b84:	687b      	ldr	r3, [r7, #4]
70005b86:	681b      	ldr	r3, [r3, #0]
70005b88:	f042 0201 	orr.w	r2, r2, #1
70005b8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
70005b8e:	6878      	ldr	r0, [r7, #4]
70005b90:	f000 fccc 	bl	7000652c <UART_CheckIdleState>
70005b94:	4603      	mov	r3, r0
}
70005b96:	4618      	mov	r0, r3
70005b98:	3708      	adds	r7, #8
70005b9a:	46bd      	mov	sp, r7
70005b9c:	bd80      	pop	{r7, pc}

70005b9e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
70005b9e:	b580      	push	{r7, lr}
70005ba0:	b08a      	sub	sp, #40	@ 0x28
70005ba2:	af02      	add	r7, sp, #8
70005ba4:	60f8      	str	r0, [r7, #12]
70005ba6:	60b9      	str	r1, [r7, #8]
70005ba8:	603b      	str	r3, [r7, #0]
70005baa:	4613      	mov	r3, r2
70005bac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
70005bae:	68fb      	ldr	r3, [r7, #12]
70005bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70005bb4:	2b20      	cmp	r3, #32
70005bb6:	d17b      	bne.n	70005cb0 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
70005bb8:	68bb      	ldr	r3, [r7, #8]
70005bba:	2b00      	cmp	r3, #0
70005bbc:	d002      	beq.n	70005bc4 <HAL_UART_Transmit+0x26>
70005bbe:	88fb      	ldrh	r3, [r7, #6]
70005bc0:	2b00      	cmp	r3, #0
70005bc2:	d101      	bne.n	70005bc8 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
70005bc4:	2301      	movs	r3, #1
70005bc6:	e074      	b.n	70005cb2 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
70005bc8:	68fb      	ldr	r3, [r7, #12]
70005bca:	2200      	movs	r2, #0
70005bcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
70005bd0:	68fb      	ldr	r3, [r7, #12]
70005bd2:	2221      	movs	r2, #33	@ 0x21
70005bd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
70005bd8:	f7fc fc9c 	bl	70002514 <HAL_GetTick>
70005bdc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
70005bde:	68fb      	ldr	r3, [r7, #12]
70005be0:	88fa      	ldrh	r2, [r7, #6]
70005be2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
70005be6:	68fb      	ldr	r3, [r7, #12]
70005be8:	88fa      	ldrh	r2, [r7, #6]
70005bea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
70005bee:	68fb      	ldr	r3, [r7, #12]
70005bf0:	689b      	ldr	r3, [r3, #8]
70005bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005bf6:	d108      	bne.n	70005c0a <HAL_UART_Transmit+0x6c>
70005bf8:	68fb      	ldr	r3, [r7, #12]
70005bfa:	691b      	ldr	r3, [r3, #16]
70005bfc:	2b00      	cmp	r3, #0
70005bfe:	d104      	bne.n	70005c0a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
70005c00:	2300      	movs	r3, #0
70005c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
70005c04:	68bb      	ldr	r3, [r7, #8]
70005c06:	61bb      	str	r3, [r7, #24]
70005c08:	e003      	b.n	70005c12 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
70005c0a:	68bb      	ldr	r3, [r7, #8]
70005c0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
70005c0e:	2300      	movs	r3, #0
70005c10:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
70005c12:	e030      	b.n	70005c76 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
70005c14:	683b      	ldr	r3, [r7, #0]
70005c16:	9300      	str	r3, [sp, #0]
70005c18:	697b      	ldr	r3, [r7, #20]
70005c1a:	2200      	movs	r2, #0
70005c1c:	2180      	movs	r1, #128	@ 0x80
70005c1e:	68f8      	ldr	r0, [r7, #12]
70005c20:	f000 fd2e 	bl	70006680 <UART_WaitOnFlagUntilTimeout>
70005c24:	4603      	mov	r3, r0
70005c26:	2b00      	cmp	r3, #0
70005c28:	d005      	beq.n	70005c36 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
70005c2a:	68fb      	ldr	r3, [r7, #12]
70005c2c:	2220      	movs	r2, #32
70005c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
70005c32:	2303      	movs	r3, #3
70005c34:	e03d      	b.n	70005cb2 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
70005c36:	69fb      	ldr	r3, [r7, #28]
70005c38:	2b00      	cmp	r3, #0
70005c3a:	d10b      	bne.n	70005c54 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
70005c3c:	69bb      	ldr	r3, [r7, #24]
70005c3e:	881b      	ldrh	r3, [r3, #0]
70005c40:	461a      	mov	r2, r3
70005c42:	68fb      	ldr	r3, [r7, #12]
70005c44:	681b      	ldr	r3, [r3, #0]
70005c46:	f3c2 0208 	ubfx	r2, r2, #0, #9
70005c4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
70005c4c:	69bb      	ldr	r3, [r7, #24]
70005c4e:	3302      	adds	r3, #2
70005c50:	61bb      	str	r3, [r7, #24]
70005c52:	e007      	b.n	70005c64 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
70005c54:	69fb      	ldr	r3, [r7, #28]
70005c56:	781a      	ldrb	r2, [r3, #0]
70005c58:	68fb      	ldr	r3, [r7, #12]
70005c5a:	681b      	ldr	r3, [r3, #0]
70005c5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
70005c5e:	69fb      	ldr	r3, [r7, #28]
70005c60:	3301      	adds	r3, #1
70005c62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
70005c64:	68fb      	ldr	r3, [r7, #12]
70005c66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
70005c6a:	b29b      	uxth	r3, r3
70005c6c:	3b01      	subs	r3, #1
70005c6e:	b29a      	uxth	r2, r3
70005c70:	68fb      	ldr	r3, [r7, #12]
70005c72:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
70005c76:	68fb      	ldr	r3, [r7, #12]
70005c78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
70005c7c:	b29b      	uxth	r3, r3
70005c7e:	2b00      	cmp	r3, #0
70005c80:	d1c8      	bne.n	70005c14 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
70005c82:	683b      	ldr	r3, [r7, #0]
70005c84:	9300      	str	r3, [sp, #0]
70005c86:	697b      	ldr	r3, [r7, #20]
70005c88:	2200      	movs	r2, #0
70005c8a:	2140      	movs	r1, #64	@ 0x40
70005c8c:	68f8      	ldr	r0, [r7, #12]
70005c8e:	f000 fcf7 	bl	70006680 <UART_WaitOnFlagUntilTimeout>
70005c92:	4603      	mov	r3, r0
70005c94:	2b00      	cmp	r3, #0
70005c96:	d005      	beq.n	70005ca4 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
70005c98:	68fb      	ldr	r3, [r7, #12]
70005c9a:	2220      	movs	r2, #32
70005c9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
70005ca0:	2303      	movs	r3, #3
70005ca2:	e006      	b.n	70005cb2 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
70005ca4:	68fb      	ldr	r3, [r7, #12]
70005ca6:	2220      	movs	r2, #32
70005ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
70005cac:	2300      	movs	r3, #0
70005cae:	e000      	b.n	70005cb2 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
70005cb0:	2302      	movs	r3, #2
  }
}
70005cb2:	4618      	mov	r0, r3
70005cb4:	3720      	adds	r7, #32
70005cb6:	46bd      	mov	sp, r7
70005cb8:	bd80      	pop	{r7, pc}
	...

70005cbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
70005cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70005cc0:	b08c      	sub	sp, #48	@ 0x30
70005cc2:	af00      	add	r7, sp, #0
70005cc4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
70005cc6:	2300      	movs	r3, #0
70005cc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
70005ccc:	697b      	ldr	r3, [r7, #20]
70005cce:	689a      	ldr	r2, [r3, #8]
70005cd0:	697b      	ldr	r3, [r7, #20]
70005cd2:	691b      	ldr	r3, [r3, #16]
70005cd4:	431a      	orrs	r2, r3
70005cd6:	697b      	ldr	r3, [r7, #20]
70005cd8:	695b      	ldr	r3, [r3, #20]
70005cda:	431a      	orrs	r2, r3
70005cdc:	697b      	ldr	r3, [r7, #20]
70005cde:	69db      	ldr	r3, [r3, #28]
70005ce0:	4313      	orrs	r3, r2
70005ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
70005ce4:	697b      	ldr	r3, [r7, #20]
70005ce6:	681b      	ldr	r3, [r3, #0]
70005ce8:	681a      	ldr	r2, [r3, #0]
70005cea:	4bb3      	ldr	r3, [pc, #716]	@ (70005fb8 <UART_SetConfig+0x2fc>)
70005cec:	4013      	ands	r3, r2
70005cee:	697a      	ldr	r2, [r7, #20]
70005cf0:	6812      	ldr	r2, [r2, #0]
70005cf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
70005cf4:	430b      	orrs	r3, r1
70005cf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
70005cf8:	697b      	ldr	r3, [r7, #20]
70005cfa:	681b      	ldr	r3, [r3, #0]
70005cfc:	685b      	ldr	r3, [r3, #4]
70005cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
70005d02:	697b      	ldr	r3, [r7, #20]
70005d04:	68da      	ldr	r2, [r3, #12]
70005d06:	697b      	ldr	r3, [r7, #20]
70005d08:	681b      	ldr	r3, [r3, #0]
70005d0a:	430a      	orrs	r2, r1
70005d0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
70005d0e:	697b      	ldr	r3, [r7, #20]
70005d10:	699b      	ldr	r3, [r3, #24]
70005d12:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
70005d14:	697b      	ldr	r3, [r7, #20]
70005d16:	681b      	ldr	r3, [r3, #0]
70005d18:	4aa8      	ldr	r2, [pc, #672]	@ (70005fbc <UART_SetConfig+0x300>)
70005d1a:	4293      	cmp	r3, r2
70005d1c:	d004      	beq.n	70005d28 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
70005d1e:	697b      	ldr	r3, [r7, #20]
70005d20:	6a1b      	ldr	r3, [r3, #32]
70005d22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70005d24:	4313      	orrs	r3, r2
70005d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
70005d28:	697b      	ldr	r3, [r7, #20]
70005d2a:	681b      	ldr	r3, [r3, #0]
70005d2c:	689a      	ldr	r2, [r3, #8]
70005d2e:	4ba4      	ldr	r3, [pc, #656]	@ (70005fc0 <UART_SetConfig+0x304>)
70005d30:	4013      	ands	r3, r2
70005d32:	697a      	ldr	r2, [r7, #20]
70005d34:	6812      	ldr	r2, [r2, #0]
70005d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
70005d38:	430b      	orrs	r3, r1
70005d3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
70005d3c:	697b      	ldr	r3, [r7, #20]
70005d3e:	681b      	ldr	r3, [r3, #0]
70005d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005d42:	f023 010f 	bic.w	r1, r3, #15
70005d46:	697b      	ldr	r3, [r7, #20]
70005d48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
70005d4a:	697b      	ldr	r3, [r7, #20]
70005d4c:	681b      	ldr	r3, [r3, #0]
70005d4e:	430a      	orrs	r2, r1
70005d50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
70005d52:	697b      	ldr	r3, [r7, #20]
70005d54:	681b      	ldr	r3, [r3, #0]
70005d56:	4a9b      	ldr	r2, [pc, #620]	@ (70005fc4 <UART_SetConfig+0x308>)
70005d58:	4293      	cmp	r3, r2
70005d5a:	d131      	bne.n	70005dc0 <UART_SetConfig+0x104>
70005d5c:	4b9a      	ldr	r3, [pc, #616]	@ (70005fc8 <UART_SetConfig+0x30c>)
70005d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005d60:	f003 0307 	and.w	r3, r3, #7
70005d64:	2b05      	cmp	r3, #5
70005d66:	d827      	bhi.n	70005db8 <UART_SetConfig+0xfc>
70005d68:	a201      	add	r2, pc, #4	@ (adr r2, 70005d70 <UART_SetConfig+0xb4>)
70005d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005d6e:	bf00      	nop
70005d70:	70005d89 	.word	0x70005d89
70005d74:	70005d91 	.word	0x70005d91
70005d78:	70005d99 	.word	0x70005d99
70005d7c:	70005da1 	.word	0x70005da1
70005d80:	70005da9 	.word	0x70005da9
70005d84:	70005db1 	.word	0x70005db1
70005d88:	2301      	movs	r3, #1
70005d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005d8e:	e0a0      	b.n	70005ed2 <UART_SetConfig+0x216>
70005d90:	2304      	movs	r3, #4
70005d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005d96:	e09c      	b.n	70005ed2 <UART_SetConfig+0x216>
70005d98:	2308      	movs	r3, #8
70005d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005d9e:	e098      	b.n	70005ed2 <UART_SetConfig+0x216>
70005da0:	2310      	movs	r3, #16
70005da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005da6:	e094      	b.n	70005ed2 <UART_SetConfig+0x216>
70005da8:	2320      	movs	r3, #32
70005daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005dae:	e090      	b.n	70005ed2 <UART_SetConfig+0x216>
70005db0:	2340      	movs	r3, #64	@ 0x40
70005db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005db6:	e08c      	b.n	70005ed2 <UART_SetConfig+0x216>
70005db8:	2380      	movs	r3, #128	@ 0x80
70005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005dbe:	e088      	b.n	70005ed2 <UART_SetConfig+0x216>
70005dc0:	697b      	ldr	r3, [r7, #20]
70005dc2:	681b      	ldr	r3, [r3, #0]
70005dc4:	4a81      	ldr	r2, [pc, #516]	@ (70005fcc <UART_SetConfig+0x310>)
70005dc6:	4293      	cmp	r3, r2
70005dc8:	d018      	beq.n	70005dfc <UART_SetConfig+0x140>
70005dca:	697b      	ldr	r3, [r7, #20]
70005dcc:	681b      	ldr	r3, [r3, #0]
70005dce:	4a80      	ldr	r2, [pc, #512]	@ (70005fd0 <UART_SetConfig+0x314>)
70005dd0:	4293      	cmp	r3, r2
70005dd2:	d013      	beq.n	70005dfc <UART_SetConfig+0x140>
70005dd4:	697b      	ldr	r3, [r7, #20]
70005dd6:	681b      	ldr	r3, [r3, #0]
70005dd8:	4a7e      	ldr	r2, [pc, #504]	@ (70005fd4 <UART_SetConfig+0x318>)
70005dda:	4293      	cmp	r3, r2
70005ddc:	d00e      	beq.n	70005dfc <UART_SetConfig+0x140>
70005dde:	697b      	ldr	r3, [r7, #20]
70005de0:	681b      	ldr	r3, [r3, #0]
70005de2:	4a7d      	ldr	r2, [pc, #500]	@ (70005fd8 <UART_SetConfig+0x31c>)
70005de4:	4293      	cmp	r3, r2
70005de6:	d009      	beq.n	70005dfc <UART_SetConfig+0x140>
70005de8:	697b      	ldr	r3, [r7, #20]
70005dea:	681b      	ldr	r3, [r3, #0]
70005dec:	4a7b      	ldr	r2, [pc, #492]	@ (70005fdc <UART_SetConfig+0x320>)
70005dee:	4293      	cmp	r3, r2
70005df0:	d004      	beq.n	70005dfc <UART_SetConfig+0x140>
70005df2:	697b      	ldr	r3, [r7, #20]
70005df4:	681b      	ldr	r3, [r3, #0]
70005df6:	4a7a      	ldr	r2, [pc, #488]	@ (70005fe0 <UART_SetConfig+0x324>)
70005df8:	4293      	cmp	r3, r2
70005dfa:	d131      	bne.n	70005e60 <UART_SetConfig+0x1a4>
70005dfc:	4b72      	ldr	r3, [pc, #456]	@ (70005fc8 <UART_SetConfig+0x30c>)
70005dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005e00:	f003 0307 	and.w	r3, r3, #7
70005e04:	2b05      	cmp	r3, #5
70005e06:	d827      	bhi.n	70005e58 <UART_SetConfig+0x19c>
70005e08:	a201      	add	r2, pc, #4	@ (adr r2, 70005e10 <UART_SetConfig+0x154>)
70005e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005e0e:	bf00      	nop
70005e10:	70005e29 	.word	0x70005e29
70005e14:	70005e31 	.word	0x70005e31
70005e18:	70005e39 	.word	0x70005e39
70005e1c:	70005e41 	.word	0x70005e41
70005e20:	70005e49 	.word	0x70005e49
70005e24:	70005e51 	.word	0x70005e51
70005e28:	2300      	movs	r3, #0
70005e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e2e:	e016      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e30:	2304      	movs	r3, #4
70005e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e36:	e012      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e38:	2308      	movs	r3, #8
70005e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e3e:	e00e      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e40:	2310      	movs	r3, #16
70005e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e46:	e00a      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e48:	2320      	movs	r3, #32
70005e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e4e:	e006      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e50:	2340      	movs	r3, #64	@ 0x40
70005e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e56:	e002      	b.n	70005e5e <UART_SetConfig+0x1a2>
70005e58:	2380      	movs	r3, #128	@ 0x80
70005e5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e5e:	e038      	b.n	70005ed2 <UART_SetConfig+0x216>
70005e60:	697b      	ldr	r3, [r7, #20]
70005e62:	681b      	ldr	r3, [r3, #0]
70005e64:	4a55      	ldr	r2, [pc, #340]	@ (70005fbc <UART_SetConfig+0x300>)
70005e66:	4293      	cmp	r3, r2
70005e68:	d130      	bne.n	70005ecc <UART_SetConfig+0x210>
70005e6a:	4b57      	ldr	r3, [pc, #348]	@ (70005fc8 <UART_SetConfig+0x30c>)
70005e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005e6e:	f003 0307 	and.w	r3, r3, #7
70005e72:	2b05      	cmp	r3, #5
70005e74:	d826      	bhi.n	70005ec4 <UART_SetConfig+0x208>
70005e76:	a201      	add	r2, pc, #4	@ (adr r2, 70005e7c <UART_SetConfig+0x1c0>)
70005e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005e7c:	70005e95 	.word	0x70005e95
70005e80:	70005e9d 	.word	0x70005e9d
70005e84:	70005ea5 	.word	0x70005ea5
70005e88:	70005ead 	.word	0x70005ead
70005e8c:	70005eb5 	.word	0x70005eb5
70005e90:	70005ebd 	.word	0x70005ebd
70005e94:	2302      	movs	r3, #2
70005e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005e9a:	e01a      	b.n	70005ed2 <UART_SetConfig+0x216>
70005e9c:	2304      	movs	r3, #4
70005e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005ea2:	e016      	b.n	70005ed2 <UART_SetConfig+0x216>
70005ea4:	2308      	movs	r3, #8
70005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005eaa:	e012      	b.n	70005ed2 <UART_SetConfig+0x216>
70005eac:	2310      	movs	r3, #16
70005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005eb2:	e00e      	b.n	70005ed2 <UART_SetConfig+0x216>
70005eb4:	2320      	movs	r3, #32
70005eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005eba:	e00a      	b.n	70005ed2 <UART_SetConfig+0x216>
70005ebc:	2340      	movs	r3, #64	@ 0x40
70005ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005ec2:	e006      	b.n	70005ed2 <UART_SetConfig+0x216>
70005ec4:	2380      	movs	r3, #128	@ 0x80
70005ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70005eca:	e002      	b.n	70005ed2 <UART_SetConfig+0x216>
70005ecc:	2380      	movs	r3, #128	@ 0x80
70005ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
70005ed2:	697b      	ldr	r3, [r7, #20]
70005ed4:	681b      	ldr	r3, [r3, #0]
70005ed6:	4a39      	ldr	r2, [pc, #228]	@ (70005fbc <UART_SetConfig+0x300>)
70005ed8:	4293      	cmp	r3, r2
70005eda:	f040 80fe 	bne.w	700060da <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
70005ede:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70005ee2:	2b20      	cmp	r3, #32
70005ee4:	dc48      	bgt.n	70005f78 <UART_SetConfig+0x2bc>
70005ee6:	2b02      	cmp	r3, #2
70005ee8:	f2c0 8088 	blt.w	70005ffc <UART_SetConfig+0x340>
70005eec:	3b02      	subs	r3, #2
70005eee:	2b1e      	cmp	r3, #30
70005ef0:	f200 8084 	bhi.w	70005ffc <UART_SetConfig+0x340>
70005ef4:	a201      	add	r2, pc, #4	@ (adr r2, 70005efc <UART_SetConfig+0x240>)
70005ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005efa:	bf00      	nop
70005efc:	70005f8f 	.word	0x70005f8f
70005f00:	70005ffd 	.word	0x70005ffd
70005f04:	70005f7f 	.word	0x70005f7f
70005f08:	70005ffd 	.word	0x70005ffd
70005f0c:	70005ffd 	.word	0x70005ffd
70005f10:	70005ffd 	.word	0x70005ffd
70005f14:	70005f87 	.word	0x70005f87
70005f18:	70005ffd 	.word	0x70005ffd
70005f1c:	70005ffd 	.word	0x70005ffd
70005f20:	70005ffd 	.word	0x70005ffd
70005f24:	70005ffd 	.word	0x70005ffd
70005f28:	70005ffd 	.word	0x70005ffd
70005f2c:	70005ffd 	.word	0x70005ffd
70005f30:	70005ffd 	.word	0x70005ffd
70005f34:	70005f97 	.word	0x70005f97
70005f38:	70005ffd 	.word	0x70005ffd
70005f3c:	70005ffd 	.word	0x70005ffd
70005f40:	70005ffd 	.word	0x70005ffd
70005f44:	70005ffd 	.word	0x70005ffd
70005f48:	70005ffd 	.word	0x70005ffd
70005f4c:	70005ffd 	.word	0x70005ffd
70005f50:	70005ffd 	.word	0x70005ffd
70005f54:	70005ffd 	.word	0x70005ffd
70005f58:	70005ffd 	.word	0x70005ffd
70005f5c:	70005ffd 	.word	0x70005ffd
70005f60:	70005ffd 	.word	0x70005ffd
70005f64:	70005ffd 	.word	0x70005ffd
70005f68:	70005ffd 	.word	0x70005ffd
70005f6c:	70005ffd 	.word	0x70005ffd
70005f70:	70005ffd 	.word	0x70005ffd
70005f74:	70005fef 	.word	0x70005fef
70005f78:	2b40      	cmp	r3, #64	@ 0x40
70005f7a:	d03b      	beq.n	70005ff4 <UART_SetConfig+0x338>
70005f7c:	e03e      	b.n	70005ffc <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70005f7e:	f7fe fa33 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70005f82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70005f84:	e040      	b.n	70006008 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70005f86:	f7fe fa45 	bl	70004414 <HAL_RCC_GetPLL3QFreq>
70005f8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70005f8c:	e03c      	b.n	70006008 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
70005f8e:	f7fe fa0f 	bl	700043b0 <HAL_RCC_GetPCLK4Freq>
70005f92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70005f94:	e038      	b.n	70006008 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70005f96:	4b0c      	ldr	r3, [pc, #48]	@ (70005fc8 <UART_SetConfig+0x30c>)
70005f98:	681b      	ldr	r3, [r3, #0]
70005f9a:	f003 0320 	and.w	r3, r3, #32
70005f9e:	2b00      	cmp	r3, #0
70005fa0:	d022      	beq.n	70005fe8 <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70005fa2:	4b09      	ldr	r3, [pc, #36]	@ (70005fc8 <UART_SetConfig+0x30c>)
70005fa4:	681b      	ldr	r3, [r3, #0]
70005fa6:	08db      	lsrs	r3, r3, #3
70005fa8:	f003 0303 	and.w	r3, r3, #3
70005fac:	4a0d      	ldr	r2, [pc, #52]	@ (70005fe4 <UART_SetConfig+0x328>)
70005fae:	fa22 f303 	lsr.w	r3, r2, r3
70005fb2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70005fb4:	e028      	b.n	70006008 <UART_SetConfig+0x34c>
70005fb6:	bf00      	nop
70005fb8:	cfff69f3 	.word	0xcfff69f3
70005fbc:	58000c00 	.word	0x58000c00
70005fc0:	11fff4ff 	.word	0x11fff4ff
70005fc4:	42001000 	.word	0x42001000
70005fc8:	58024400 	.word	0x58024400
70005fcc:	40004400 	.word	0x40004400
70005fd0:	40004800 	.word	0x40004800
70005fd4:	40004c00 	.word	0x40004c00
70005fd8:	40005000 	.word	0x40005000
70005fdc:	40007800 	.word	0x40007800
70005fe0:	40007c00 	.word	0x40007c00
70005fe4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
70005fe8:	4b99      	ldr	r3, [pc, #612]	@ (70006250 <UART_SetConfig+0x594>)
70005fea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70005fec:	e00c      	b.n	70006008 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70005fee:	4b99      	ldr	r3, [pc, #612]	@ (70006254 <UART_SetConfig+0x598>)
70005ff0:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70005ff2:	e009      	b.n	70006008 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70005ff4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70005ff8:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70005ffa:	e005      	b.n	70006008 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
70005ffc:	2300      	movs	r3, #0
70005ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70006000:	2301      	movs	r3, #1
70006002:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70006006:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
70006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000600a:	2b00      	cmp	r3, #0
7000600c:	f000 81ce 	beq.w	700063ac <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
70006010:	697b      	ldr	r3, [r7, #20]
70006012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006014:	4a90      	ldr	r2, [pc, #576]	@ (70006258 <UART_SetConfig+0x59c>)
70006016:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
7000601a:	461a      	mov	r2, r3
7000601c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000601e:	fbb3 f3f2 	udiv	r3, r3, r2
70006022:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
70006024:	697b      	ldr	r3, [r7, #20]
70006026:	685a      	ldr	r2, [r3, #4]
70006028:	4613      	mov	r3, r2
7000602a:	005b      	lsls	r3, r3, #1
7000602c:	4413      	add	r3, r2
7000602e:	69ba      	ldr	r2, [r7, #24]
70006030:	429a      	cmp	r2, r3
70006032:	d305      	bcc.n	70006040 <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
70006034:	697b      	ldr	r3, [r7, #20]
70006036:	685b      	ldr	r3, [r3, #4]
70006038:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
7000603a:	69ba      	ldr	r2, [r7, #24]
7000603c:	429a      	cmp	r2, r3
7000603e:	d903      	bls.n	70006048 <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
70006040:	2301      	movs	r3, #1
70006042:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70006046:	e1b1      	b.n	700063ac <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70006048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000604a:	2200      	movs	r2, #0
7000604c:	60bb      	str	r3, [r7, #8]
7000604e:	60fa      	str	r2, [r7, #12]
70006050:	697b      	ldr	r3, [r7, #20]
70006052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006054:	4a80      	ldr	r2, [pc, #512]	@ (70006258 <UART_SetConfig+0x59c>)
70006056:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
7000605a:	b29b      	uxth	r3, r3
7000605c:	2200      	movs	r2, #0
7000605e:	603b      	str	r3, [r7, #0]
70006060:	607a      	str	r2, [r7, #4]
70006062:	e9d7 2300 	ldrd	r2, r3, [r7]
70006066:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000606a:	f7fa f9e9 	bl	70000440 <__aeabi_uldivmod>
7000606e:	4602      	mov	r2, r0
70006070:	460b      	mov	r3, r1
70006072:	4610      	mov	r0, r2
70006074:	4619      	mov	r1, r3
70006076:	f04f 0200 	mov.w	r2, #0
7000607a:	f04f 0300 	mov.w	r3, #0
7000607e:	020b      	lsls	r3, r1, #8
70006080:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
70006084:	0202      	lsls	r2, r0, #8
70006086:	6979      	ldr	r1, [r7, #20]
70006088:	6849      	ldr	r1, [r1, #4]
7000608a:	0849      	lsrs	r1, r1, #1
7000608c:	2000      	movs	r0, #0
7000608e:	460c      	mov	r4, r1
70006090:	4605      	mov	r5, r0
70006092:	eb12 0804 	adds.w	r8, r2, r4
70006096:	eb43 0905 	adc.w	r9, r3, r5
7000609a:	697b      	ldr	r3, [r7, #20]
7000609c:	685b      	ldr	r3, [r3, #4]
7000609e:	2200      	movs	r2, #0
700060a0:	469a      	mov	sl, r3
700060a2:	4693      	mov	fp, r2
700060a4:	4652      	mov	r2, sl
700060a6:	465b      	mov	r3, fp
700060a8:	4640      	mov	r0, r8
700060aa:	4649      	mov	r1, r9
700060ac:	f7fa f9c8 	bl	70000440 <__aeabi_uldivmod>
700060b0:	4602      	mov	r2, r0
700060b2:	460b      	mov	r3, r1
700060b4:	4613      	mov	r3, r2
700060b6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
700060b8:	6a3b      	ldr	r3, [r7, #32]
700060ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700060be:	d308      	bcc.n	700060d2 <UART_SetConfig+0x416>
700060c0:	6a3b      	ldr	r3, [r7, #32]
700060c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700060c6:	d204      	bcs.n	700060d2 <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
700060c8:	697b      	ldr	r3, [r7, #20]
700060ca:	681b      	ldr	r3, [r3, #0]
700060cc:	6a3a      	ldr	r2, [r7, #32]
700060ce:	60da      	str	r2, [r3, #12]
700060d0:	e16c      	b.n	700063ac <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
700060d2:	2301      	movs	r3, #1
700060d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
700060d8:	e168      	b.n	700063ac <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
700060da:	697b      	ldr	r3, [r7, #20]
700060dc:	69db      	ldr	r3, [r3, #28]
700060de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700060e2:	f040 80bd 	bne.w	70006260 <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
700060e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
700060ea:	2b20      	cmp	r3, #32
700060ec:	dc48      	bgt.n	70006180 <UART_SetConfig+0x4c4>
700060ee:	2b00      	cmp	r3, #0
700060f0:	db73      	blt.n	700061da <UART_SetConfig+0x51e>
700060f2:	2b20      	cmp	r3, #32
700060f4:	d871      	bhi.n	700061da <UART_SetConfig+0x51e>
700060f6:	a201      	add	r2, pc, #4	@ (adr r2, 700060fc <UART_SetConfig+0x440>)
700060f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700060fc:	70006187 	.word	0x70006187
70006100:	7000618f 	.word	0x7000618f
70006104:	700061db 	.word	0x700061db
70006108:	700061db 	.word	0x700061db
7000610c:	70006197 	.word	0x70006197
70006110:	700061db 	.word	0x700061db
70006114:	700061db 	.word	0x700061db
70006118:	700061db 	.word	0x700061db
7000611c:	7000619f 	.word	0x7000619f
70006120:	700061db 	.word	0x700061db
70006124:	700061db 	.word	0x700061db
70006128:	700061db 	.word	0x700061db
7000612c:	700061db 	.word	0x700061db
70006130:	700061db 	.word	0x700061db
70006134:	700061db 	.word	0x700061db
70006138:	700061db 	.word	0x700061db
7000613c:	700061a7 	.word	0x700061a7
70006140:	700061db 	.word	0x700061db
70006144:	700061db 	.word	0x700061db
70006148:	700061db 	.word	0x700061db
7000614c:	700061db 	.word	0x700061db
70006150:	700061db 	.word	0x700061db
70006154:	700061db 	.word	0x700061db
70006158:	700061db 	.word	0x700061db
7000615c:	700061db 	.word	0x700061db
70006160:	700061db 	.word	0x700061db
70006164:	700061db 	.word	0x700061db
70006168:	700061db 	.word	0x700061db
7000616c:	700061db 	.word	0x700061db
70006170:	700061db 	.word	0x700061db
70006174:	700061db 	.word	0x700061db
70006178:	700061db 	.word	0x700061db
7000617c:	700061cd 	.word	0x700061cd
70006180:	2b40      	cmp	r3, #64	@ 0x40
70006182:	d026      	beq.n	700061d2 <UART_SetConfig+0x516>
70006184:	e029      	b.n	700061da <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70006186:	f7fe f8db 	bl	70004340 <HAL_RCC_GetPCLK1Freq>
7000618a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
7000618c:	e02b      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
7000618e:	f7fe f8f3 	bl	70004378 <HAL_RCC_GetPCLK2Freq>
70006192:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70006194:	e027      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70006196:	f7fe f927 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
7000619a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
7000619c:	e023      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
7000619e:	f7fe f939 	bl	70004414 <HAL_RCC_GetPLL3QFreq>
700061a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
700061a4:	e01f      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
700061a6:	4b2d      	ldr	r3, [pc, #180]	@ (7000625c <UART_SetConfig+0x5a0>)
700061a8:	681b      	ldr	r3, [r3, #0]
700061aa:	f003 0320 	and.w	r3, r3, #32
700061ae:	2b00      	cmp	r3, #0
700061b0:	d009      	beq.n	700061c6 <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
700061b2:	4b2a      	ldr	r3, [pc, #168]	@ (7000625c <UART_SetConfig+0x5a0>)
700061b4:	681b      	ldr	r3, [r3, #0]
700061b6:	08db      	lsrs	r3, r3, #3
700061b8:	f003 0303 	and.w	r3, r3, #3
700061bc:	4a24      	ldr	r2, [pc, #144]	@ (70006250 <UART_SetConfig+0x594>)
700061be:	fa22 f303 	lsr.w	r3, r2, r3
700061c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
700061c4:	e00f      	b.n	700061e6 <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
700061c6:	4b22      	ldr	r3, [pc, #136]	@ (70006250 <UART_SetConfig+0x594>)
700061c8:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700061ca:	e00c      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
700061cc:	4b21      	ldr	r3, [pc, #132]	@ (70006254 <UART_SetConfig+0x598>)
700061ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700061d0:	e009      	b.n	700061e6 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
700061d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700061d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700061d8:	e005      	b.n	700061e6 <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
700061da:	2300      	movs	r3, #0
700061dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
700061de:	2301      	movs	r3, #1
700061e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
700061e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
700061e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700061e8:	2b00      	cmp	r3, #0
700061ea:	f000 80df 	beq.w	700063ac <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
700061ee:	697b      	ldr	r3, [r7, #20]
700061f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700061f2:	4a19      	ldr	r2, [pc, #100]	@ (70006258 <UART_SetConfig+0x59c>)
700061f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
700061f8:	461a      	mov	r2, r3
700061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700061fc:	fbb3 f3f2 	udiv	r3, r3, r2
70006200:	005a      	lsls	r2, r3, #1
70006202:	697b      	ldr	r3, [r7, #20]
70006204:	685b      	ldr	r3, [r3, #4]
70006206:	085b      	lsrs	r3, r3, #1
70006208:	441a      	add	r2, r3
7000620a:	697b      	ldr	r3, [r7, #20]
7000620c:	685b      	ldr	r3, [r3, #4]
7000620e:	fbb2 f3f3 	udiv	r3, r2, r3
70006212:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
70006214:	6a3b      	ldr	r3, [r7, #32]
70006216:	2b0f      	cmp	r3, #15
70006218:	d916      	bls.n	70006248 <UART_SetConfig+0x58c>
7000621a:	6a3b      	ldr	r3, [r7, #32]
7000621c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70006220:	d212      	bcs.n	70006248 <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
70006222:	6a3b      	ldr	r3, [r7, #32]
70006224:	b29b      	uxth	r3, r3
70006226:	f023 030f 	bic.w	r3, r3, #15
7000622a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
7000622c:	6a3b      	ldr	r3, [r7, #32]
7000622e:	085b      	lsrs	r3, r3, #1
70006230:	b29b      	uxth	r3, r3
70006232:	f003 0307 	and.w	r3, r3, #7
70006236:	b29a      	uxth	r2, r3
70006238:	8bfb      	ldrh	r3, [r7, #30]
7000623a:	4313      	orrs	r3, r2
7000623c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
7000623e:	697b      	ldr	r3, [r7, #20]
70006240:	681b      	ldr	r3, [r3, #0]
70006242:	8bfa      	ldrh	r2, [r7, #30]
70006244:	60da      	str	r2, [r3, #12]
70006246:	e0b1      	b.n	700063ac <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
70006248:	2301      	movs	r3, #1
7000624a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
7000624e:	e0ad      	b.n	700063ac <UART_SetConfig+0x6f0>
70006250:	03d09000 	.word	0x03d09000
70006254:	003d0900 	.word	0x003d0900
70006258:	7000bed4 	.word	0x7000bed4
7000625c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
70006260:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70006264:	2b20      	cmp	r3, #32
70006266:	dc49      	bgt.n	700062fc <UART_SetConfig+0x640>
70006268:	2b00      	cmp	r3, #0
7000626a:	db74      	blt.n	70006356 <UART_SetConfig+0x69a>
7000626c:	2b20      	cmp	r3, #32
7000626e:	d872      	bhi.n	70006356 <UART_SetConfig+0x69a>
70006270:	a201      	add	r2, pc, #4	@ (adr r2, 70006278 <UART_SetConfig+0x5bc>)
70006272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006276:	bf00      	nop
70006278:	70006303 	.word	0x70006303
7000627c:	7000630b 	.word	0x7000630b
70006280:	70006357 	.word	0x70006357
70006284:	70006357 	.word	0x70006357
70006288:	70006313 	.word	0x70006313
7000628c:	70006357 	.word	0x70006357
70006290:	70006357 	.word	0x70006357
70006294:	70006357 	.word	0x70006357
70006298:	7000631b 	.word	0x7000631b
7000629c:	70006357 	.word	0x70006357
700062a0:	70006357 	.word	0x70006357
700062a4:	70006357 	.word	0x70006357
700062a8:	70006357 	.word	0x70006357
700062ac:	70006357 	.word	0x70006357
700062b0:	70006357 	.word	0x70006357
700062b4:	70006357 	.word	0x70006357
700062b8:	70006323 	.word	0x70006323
700062bc:	70006357 	.word	0x70006357
700062c0:	70006357 	.word	0x70006357
700062c4:	70006357 	.word	0x70006357
700062c8:	70006357 	.word	0x70006357
700062cc:	70006357 	.word	0x70006357
700062d0:	70006357 	.word	0x70006357
700062d4:	70006357 	.word	0x70006357
700062d8:	70006357 	.word	0x70006357
700062dc:	70006357 	.word	0x70006357
700062e0:	70006357 	.word	0x70006357
700062e4:	70006357 	.word	0x70006357
700062e8:	70006357 	.word	0x70006357
700062ec:	70006357 	.word	0x70006357
700062f0:	70006357 	.word	0x70006357
700062f4:	70006357 	.word	0x70006357
700062f8:	70006349 	.word	0x70006349
700062fc:	2b40      	cmp	r3, #64	@ 0x40
700062fe:	d026      	beq.n	7000634e <UART_SetConfig+0x692>
70006300:	e029      	b.n	70006356 <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70006302:	f7fe f81d 	bl	70004340 <HAL_RCC_GetPCLK1Freq>
70006306:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70006308:	e02b      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
7000630a:	f7fe f835 	bl	70004378 <HAL_RCC_GetPCLK2Freq>
7000630e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70006310:	e027      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70006312:	f7fe f869 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70006316:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70006318:	e023      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
7000631a:	f7fe f87b 	bl	70004414 <HAL_RCC_GetPLL3QFreq>
7000631e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70006320:	e01f      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70006322:	4b2d      	ldr	r3, [pc, #180]	@ (700063d8 <UART_SetConfig+0x71c>)
70006324:	681b      	ldr	r3, [r3, #0]
70006326:	f003 0320 	and.w	r3, r3, #32
7000632a:	2b00      	cmp	r3, #0
7000632c:	d009      	beq.n	70006342 <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
7000632e:	4b2a      	ldr	r3, [pc, #168]	@ (700063d8 <UART_SetConfig+0x71c>)
70006330:	681b      	ldr	r3, [r3, #0]
70006332:	08db      	lsrs	r3, r3, #3
70006334:	f003 0303 	and.w	r3, r3, #3
70006338:	4a28      	ldr	r2, [pc, #160]	@ (700063dc <UART_SetConfig+0x720>)
7000633a:	fa22 f303 	lsr.w	r3, r2, r3
7000633e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70006340:	e00f      	b.n	70006362 <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
70006342:	4b26      	ldr	r3, [pc, #152]	@ (700063dc <UART_SetConfig+0x720>)
70006344:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70006346:	e00c      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70006348:	4b25      	ldr	r3, [pc, #148]	@ (700063e0 <UART_SetConfig+0x724>)
7000634a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
7000634c:	e009      	b.n	70006362 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
7000634e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006352:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70006354:	e005      	b.n	70006362 <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
70006356:	2300      	movs	r3, #0
70006358:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
7000635a:	2301      	movs	r3, #1
7000635c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70006360:	bf00      	nop
    }

    if (pclk != 0U)
70006362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006364:	2b00      	cmp	r3, #0
70006366:	d021      	beq.n	700063ac <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70006368:	697b      	ldr	r3, [r7, #20]
7000636a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000636c:	4a1d      	ldr	r2, [pc, #116]	@ (700063e4 <UART_SetConfig+0x728>)
7000636e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70006372:	461a      	mov	r2, r3
70006374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006376:	fbb3 f2f2 	udiv	r2, r3, r2
7000637a:	697b      	ldr	r3, [r7, #20]
7000637c:	685b      	ldr	r3, [r3, #4]
7000637e:	085b      	lsrs	r3, r3, #1
70006380:	441a      	add	r2, r3
70006382:	697b      	ldr	r3, [r7, #20]
70006384:	685b      	ldr	r3, [r3, #4]
70006386:	fbb2 f3f3 	udiv	r3, r2, r3
7000638a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
7000638c:	6a3b      	ldr	r3, [r7, #32]
7000638e:	2b0f      	cmp	r3, #15
70006390:	d909      	bls.n	700063a6 <UART_SetConfig+0x6ea>
70006392:	6a3b      	ldr	r3, [r7, #32]
70006394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70006398:	d205      	bcs.n	700063a6 <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
7000639a:	6a3b      	ldr	r3, [r7, #32]
7000639c:	b29a      	uxth	r2, r3
7000639e:	697b      	ldr	r3, [r7, #20]
700063a0:	681b      	ldr	r3, [r3, #0]
700063a2:	60da      	str	r2, [r3, #12]
700063a4:	e002      	b.n	700063ac <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
700063a6:	2301      	movs	r3, #1
700063a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
700063ac:	697b      	ldr	r3, [r7, #20]
700063ae:	2201      	movs	r2, #1
700063b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
700063b4:	697b      	ldr	r3, [r7, #20]
700063b6:	2201      	movs	r2, #1
700063b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
700063bc:	697b      	ldr	r3, [r7, #20]
700063be:	2200      	movs	r2, #0
700063c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
700063c2:	697b      	ldr	r3, [r7, #20]
700063c4:	2200      	movs	r2, #0
700063c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
700063c8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
700063cc:	4618      	mov	r0, r3
700063ce:	3730      	adds	r7, #48	@ 0x30
700063d0:	46bd      	mov	sp, r7
700063d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
700063d6:	bf00      	nop
700063d8:	58024400 	.word	0x58024400
700063dc:	03d09000 	.word	0x03d09000
700063e0:	003d0900 	.word	0x003d0900
700063e4:	7000bed4 	.word	0x7000bed4

700063e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
700063e8:	b480      	push	{r7}
700063ea:	b083      	sub	sp, #12
700063ec:	af00      	add	r7, sp, #0
700063ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
700063f0:	687b      	ldr	r3, [r7, #4]
700063f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700063f4:	f003 0308 	and.w	r3, r3, #8
700063f8:	2b00      	cmp	r3, #0
700063fa:	d00a      	beq.n	70006412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
700063fc:	687b      	ldr	r3, [r7, #4]
700063fe:	681b      	ldr	r3, [r3, #0]
70006400:	685b      	ldr	r3, [r3, #4]
70006402:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
70006406:	687b      	ldr	r3, [r7, #4]
70006408:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
7000640a:	687b      	ldr	r3, [r7, #4]
7000640c:	681b      	ldr	r3, [r3, #0]
7000640e:	430a      	orrs	r2, r1
70006410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
70006412:	687b      	ldr	r3, [r7, #4]
70006414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70006416:	f003 0301 	and.w	r3, r3, #1
7000641a:	2b00      	cmp	r3, #0
7000641c:	d00a      	beq.n	70006434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
7000641e:	687b      	ldr	r3, [r7, #4]
70006420:	681b      	ldr	r3, [r3, #0]
70006422:	685b      	ldr	r3, [r3, #4]
70006424:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
70006428:	687b      	ldr	r3, [r7, #4]
7000642a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
7000642c:	687b      	ldr	r3, [r7, #4]
7000642e:	681b      	ldr	r3, [r3, #0]
70006430:	430a      	orrs	r2, r1
70006432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
70006434:	687b      	ldr	r3, [r7, #4]
70006436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70006438:	f003 0302 	and.w	r3, r3, #2
7000643c:	2b00      	cmp	r3, #0
7000643e:	d00a      	beq.n	70006456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
70006440:	687b      	ldr	r3, [r7, #4]
70006442:	681b      	ldr	r3, [r3, #0]
70006444:	685b      	ldr	r3, [r3, #4]
70006446:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
7000644a:	687b      	ldr	r3, [r7, #4]
7000644c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
7000644e:	687b      	ldr	r3, [r7, #4]
70006450:	681b      	ldr	r3, [r3, #0]
70006452:	430a      	orrs	r2, r1
70006454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
70006456:	687b      	ldr	r3, [r7, #4]
70006458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000645a:	f003 0304 	and.w	r3, r3, #4
7000645e:	2b00      	cmp	r3, #0
70006460:	d00a      	beq.n	70006478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
70006462:	687b      	ldr	r3, [r7, #4]
70006464:	681b      	ldr	r3, [r3, #0]
70006466:	685b      	ldr	r3, [r3, #4]
70006468:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
7000646c:	687b      	ldr	r3, [r7, #4]
7000646e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70006470:	687b      	ldr	r3, [r7, #4]
70006472:	681b      	ldr	r3, [r3, #0]
70006474:	430a      	orrs	r2, r1
70006476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
70006478:	687b      	ldr	r3, [r7, #4]
7000647a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000647c:	f003 0310 	and.w	r3, r3, #16
70006480:	2b00      	cmp	r3, #0
70006482:	d00a      	beq.n	7000649a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
70006484:	687b      	ldr	r3, [r7, #4]
70006486:	681b      	ldr	r3, [r3, #0]
70006488:	689b      	ldr	r3, [r3, #8]
7000648a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
7000648e:	687b      	ldr	r3, [r7, #4]
70006490:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70006492:	687b      	ldr	r3, [r7, #4]
70006494:	681b      	ldr	r3, [r3, #0]
70006496:	430a      	orrs	r2, r1
70006498:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
7000649a:	687b      	ldr	r3, [r7, #4]
7000649c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000649e:	f003 0320 	and.w	r3, r3, #32
700064a2:	2b00      	cmp	r3, #0
700064a4:	d00a      	beq.n	700064bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
700064a6:	687b      	ldr	r3, [r7, #4]
700064a8:	681b      	ldr	r3, [r3, #0]
700064aa:	689b      	ldr	r3, [r3, #8]
700064ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
700064b0:	687b      	ldr	r3, [r7, #4]
700064b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
700064b4:	687b      	ldr	r3, [r7, #4]
700064b6:	681b      	ldr	r3, [r3, #0]
700064b8:	430a      	orrs	r2, r1
700064ba:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
700064bc:	687b      	ldr	r3, [r7, #4]
700064be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700064c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700064c4:	2b00      	cmp	r3, #0
700064c6:	d01a      	beq.n	700064fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
700064c8:	687b      	ldr	r3, [r7, #4]
700064ca:	681b      	ldr	r3, [r3, #0]
700064cc:	685b      	ldr	r3, [r3, #4]
700064ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
700064d2:	687b      	ldr	r3, [r7, #4]
700064d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
700064d6:	687b      	ldr	r3, [r7, #4]
700064d8:	681b      	ldr	r3, [r3, #0]
700064da:	430a      	orrs	r2, r1
700064dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
700064de:	687b      	ldr	r3, [r7, #4]
700064e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700064e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700064e6:	d10a      	bne.n	700064fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
700064e8:	687b      	ldr	r3, [r7, #4]
700064ea:	681b      	ldr	r3, [r3, #0]
700064ec:	685b      	ldr	r3, [r3, #4]
700064ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
700064f2:	687b      	ldr	r3, [r7, #4]
700064f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
700064f6:	687b      	ldr	r3, [r7, #4]
700064f8:	681b      	ldr	r3, [r3, #0]
700064fa:	430a      	orrs	r2, r1
700064fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
700064fe:	687b      	ldr	r3, [r7, #4]
70006500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70006502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70006506:	2b00      	cmp	r3, #0
70006508:	d00a      	beq.n	70006520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
7000650a:	687b      	ldr	r3, [r7, #4]
7000650c:	681b      	ldr	r3, [r3, #0]
7000650e:	685b      	ldr	r3, [r3, #4]
70006510:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
70006514:	687b      	ldr	r3, [r7, #4]
70006516:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
70006518:	687b      	ldr	r3, [r7, #4]
7000651a:	681b      	ldr	r3, [r3, #0]
7000651c:	430a      	orrs	r2, r1
7000651e:	605a      	str	r2, [r3, #4]
  }
}
70006520:	bf00      	nop
70006522:	370c      	adds	r7, #12
70006524:	46bd      	mov	sp, r7
70006526:	f85d 7b04 	ldr.w	r7, [sp], #4
7000652a:	4770      	bx	lr

7000652c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
7000652c:	b580      	push	{r7, lr}
7000652e:	b098      	sub	sp, #96	@ 0x60
70006530:	af02      	add	r7, sp, #8
70006532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
70006534:	687b      	ldr	r3, [r7, #4]
70006536:	2200      	movs	r2, #0
70006538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
7000653c:	f7fb ffea 	bl	70002514 <HAL_GetTick>
70006540:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
70006542:	687b      	ldr	r3, [r7, #4]
70006544:	681b      	ldr	r3, [r3, #0]
70006546:	681b      	ldr	r3, [r3, #0]
70006548:	f003 0308 	and.w	r3, r3, #8
7000654c:	2b08      	cmp	r3, #8
7000654e:	d12f      	bne.n	700065b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
70006550:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
70006554:	9300      	str	r3, [sp, #0]
70006556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
70006558:	2200      	movs	r2, #0
7000655a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
7000655e:	6878      	ldr	r0, [r7, #4]
70006560:	f000 f88e 	bl	70006680 <UART_WaitOnFlagUntilTimeout>
70006564:	4603      	mov	r3, r0
70006566:	2b00      	cmp	r3, #0
70006568:	d022      	beq.n	700065b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
7000656a:	687b      	ldr	r3, [r7, #4]
7000656c:	681b      	ldr	r3, [r3, #0]
7000656e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
70006570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70006572:	e853 3f00 	ldrex	r3, [r3]
70006576:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
70006578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000657a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000657e:	653b      	str	r3, [r7, #80]	@ 0x50
70006580:	687b      	ldr	r3, [r7, #4]
70006582:	681b      	ldr	r3, [r3, #0]
70006584:	461a      	mov	r2, r3
70006586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
70006588:	647b      	str	r3, [r7, #68]	@ 0x44
7000658a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000658c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
7000658e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
70006590:	e841 2300 	strex	r3, r2, [r1]
70006594:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
70006596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
70006598:	2b00      	cmp	r3, #0
7000659a:	d1e6      	bne.n	7000656a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
7000659c:	687b      	ldr	r3, [r7, #4]
7000659e:	2220      	movs	r2, #32
700065a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
700065a4:	687b      	ldr	r3, [r7, #4]
700065a6:	2200      	movs	r2, #0
700065a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
700065ac:	2303      	movs	r3, #3
700065ae:	e063      	b.n	70006678 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
700065b0:	687b      	ldr	r3, [r7, #4]
700065b2:	681b      	ldr	r3, [r3, #0]
700065b4:	681b      	ldr	r3, [r3, #0]
700065b6:	f003 0304 	and.w	r3, r3, #4
700065ba:	2b04      	cmp	r3, #4
700065bc:	d149      	bne.n	70006652 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
700065be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
700065c2:	9300      	str	r3, [sp, #0]
700065c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
700065c6:	2200      	movs	r2, #0
700065c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
700065cc:	6878      	ldr	r0, [r7, #4]
700065ce:	f000 f857 	bl	70006680 <UART_WaitOnFlagUntilTimeout>
700065d2:	4603      	mov	r3, r0
700065d4:	2b00      	cmp	r3, #0
700065d6:	d03c      	beq.n	70006652 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
700065d8:	687b      	ldr	r3, [r7, #4]
700065da:	681b      	ldr	r3, [r3, #0]
700065dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
700065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700065e0:	e853 3f00 	ldrex	r3, [r3]
700065e4:	623b      	str	r3, [r7, #32]
   return(result);
700065e6:	6a3b      	ldr	r3, [r7, #32]
700065e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
700065ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
700065ee:	687b      	ldr	r3, [r7, #4]
700065f0:	681b      	ldr	r3, [r3, #0]
700065f2:	461a      	mov	r2, r3
700065f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
700065f6:	633b      	str	r3, [r7, #48]	@ 0x30
700065f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
700065fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
700065fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
700065fe:	e841 2300 	strex	r3, r2, [r1]
70006602:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
70006604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70006606:	2b00      	cmp	r3, #0
70006608:	d1e6      	bne.n	700065d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
7000660a:	687b      	ldr	r3, [r7, #4]
7000660c:	681b      	ldr	r3, [r3, #0]
7000660e:	3308      	adds	r3, #8
70006610:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
70006612:	693b      	ldr	r3, [r7, #16]
70006614:	e853 3f00 	ldrex	r3, [r3]
70006618:	60fb      	str	r3, [r7, #12]
   return(result);
7000661a:	68fb      	ldr	r3, [r7, #12]
7000661c:	f023 0301 	bic.w	r3, r3, #1
70006620:	64bb      	str	r3, [r7, #72]	@ 0x48
70006622:	687b      	ldr	r3, [r7, #4]
70006624:	681b      	ldr	r3, [r3, #0]
70006626:	3308      	adds	r3, #8
70006628:	6cba      	ldr	r2, [r7, #72]	@ 0x48
7000662a:	61fa      	str	r2, [r7, #28]
7000662c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000662e:	69b9      	ldr	r1, [r7, #24]
70006630:	69fa      	ldr	r2, [r7, #28]
70006632:	e841 2300 	strex	r3, r2, [r1]
70006636:	617b      	str	r3, [r7, #20]
   return(result);
70006638:	697b      	ldr	r3, [r7, #20]
7000663a:	2b00      	cmp	r3, #0
7000663c:	d1e5      	bne.n	7000660a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
7000663e:	687b      	ldr	r3, [r7, #4]
70006640:	2220      	movs	r2, #32
70006642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
70006646:	687b      	ldr	r3, [r7, #4]
70006648:	2200      	movs	r2, #0
7000664a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
7000664e:	2303      	movs	r3, #3
70006650:	e012      	b.n	70006678 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
70006652:	687b      	ldr	r3, [r7, #4]
70006654:	2220      	movs	r2, #32
70006656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
7000665a:	687b      	ldr	r3, [r7, #4]
7000665c:	2220      	movs	r2, #32
7000665e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
70006662:	687b      	ldr	r3, [r7, #4]
70006664:	2200      	movs	r2, #0
70006666:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
70006668:	687b      	ldr	r3, [r7, #4]
7000666a:	2200      	movs	r2, #0
7000666c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
7000666e:	687b      	ldr	r3, [r7, #4]
70006670:	2200      	movs	r2, #0
70006672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
70006676:	2300      	movs	r3, #0
}
70006678:	4618      	mov	r0, r3
7000667a:	3758      	adds	r7, #88	@ 0x58
7000667c:	46bd      	mov	sp, r7
7000667e:	bd80      	pop	{r7, pc}

70006680 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
70006680:	b580      	push	{r7, lr}
70006682:	b084      	sub	sp, #16
70006684:	af00      	add	r7, sp, #0
70006686:	60f8      	str	r0, [r7, #12]
70006688:	60b9      	str	r1, [r7, #8]
7000668a:	603b      	str	r3, [r7, #0]
7000668c:	4613      	mov	r3, r2
7000668e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
70006690:	e04f      	b.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
70006692:	69bb      	ldr	r3, [r7, #24]
70006694:	f1b3 3fff 	cmp.w	r3, #4294967295
70006698:	d04b      	beq.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
7000669a:	f7fb ff3b 	bl	70002514 <HAL_GetTick>
7000669e:	4602      	mov	r2, r0
700066a0:	683b      	ldr	r3, [r7, #0]
700066a2:	1ad3      	subs	r3, r2, r3
700066a4:	69ba      	ldr	r2, [r7, #24]
700066a6:	429a      	cmp	r2, r3
700066a8:	d302      	bcc.n	700066b0 <UART_WaitOnFlagUntilTimeout+0x30>
700066aa:	69bb      	ldr	r3, [r7, #24]
700066ac:	2b00      	cmp	r3, #0
700066ae:	d101      	bne.n	700066b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
700066b0:	2303      	movs	r3, #3
700066b2:	e04e      	b.n	70006752 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
700066b4:	68fb      	ldr	r3, [r7, #12]
700066b6:	681b      	ldr	r3, [r3, #0]
700066b8:	681b      	ldr	r3, [r3, #0]
700066ba:	f003 0304 	and.w	r3, r3, #4
700066be:	2b00      	cmp	r3, #0
700066c0:	d037      	beq.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
700066c2:	68bb      	ldr	r3, [r7, #8]
700066c4:	2b80      	cmp	r3, #128	@ 0x80
700066c6:	d034      	beq.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
700066c8:	68bb      	ldr	r3, [r7, #8]
700066ca:	2b40      	cmp	r3, #64	@ 0x40
700066cc:	d031      	beq.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
700066ce:	68fb      	ldr	r3, [r7, #12]
700066d0:	681b      	ldr	r3, [r3, #0]
700066d2:	69db      	ldr	r3, [r3, #28]
700066d4:	f003 0308 	and.w	r3, r3, #8
700066d8:	2b08      	cmp	r3, #8
700066da:	d110      	bne.n	700066fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
700066dc:	68fb      	ldr	r3, [r7, #12]
700066de:	681b      	ldr	r3, [r3, #0]
700066e0:	2208      	movs	r2, #8
700066e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
700066e4:	68f8      	ldr	r0, [r7, #12]
700066e6:	f000 f839 	bl	7000675c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
700066ea:	68fb      	ldr	r3, [r7, #12]
700066ec:	2208      	movs	r2, #8
700066ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
700066f2:	68fb      	ldr	r3, [r7, #12]
700066f4:	2200      	movs	r2, #0
700066f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
700066fa:	2301      	movs	r3, #1
700066fc:	e029      	b.n	70006752 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
700066fe:	68fb      	ldr	r3, [r7, #12]
70006700:	681b      	ldr	r3, [r3, #0]
70006702:	69db      	ldr	r3, [r3, #28]
70006704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70006708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
7000670c:	d111      	bne.n	70006732 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
7000670e:	68fb      	ldr	r3, [r7, #12]
70006710:	681b      	ldr	r3, [r3, #0]
70006712:	f44f 6200 	mov.w	r2, #2048	@ 0x800
70006716:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
70006718:	68f8      	ldr	r0, [r7, #12]
7000671a:	f000 f81f 	bl	7000675c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
7000671e:	68fb      	ldr	r3, [r7, #12]
70006720:	2220      	movs	r2, #32
70006722:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
70006726:	68fb      	ldr	r3, [r7, #12]
70006728:	2200      	movs	r2, #0
7000672a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
7000672e:	2303      	movs	r3, #3
70006730:	e00f      	b.n	70006752 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
70006732:	68fb      	ldr	r3, [r7, #12]
70006734:	681b      	ldr	r3, [r3, #0]
70006736:	69da      	ldr	r2, [r3, #28]
70006738:	68bb      	ldr	r3, [r7, #8]
7000673a:	4013      	ands	r3, r2
7000673c:	68ba      	ldr	r2, [r7, #8]
7000673e:	429a      	cmp	r2, r3
70006740:	bf0c      	ite	eq
70006742:	2301      	moveq	r3, #1
70006744:	2300      	movne	r3, #0
70006746:	b2db      	uxtb	r3, r3
70006748:	461a      	mov	r2, r3
7000674a:	79fb      	ldrb	r3, [r7, #7]
7000674c:	429a      	cmp	r2, r3
7000674e:	d0a0      	beq.n	70006692 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
70006750:	2300      	movs	r3, #0
}
70006752:	4618      	mov	r0, r3
70006754:	3710      	adds	r7, #16
70006756:	46bd      	mov	sp, r7
70006758:	bd80      	pop	{r7, pc}
	...

7000675c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
7000675c:	b480      	push	{r7}
7000675e:	b095      	sub	sp, #84	@ 0x54
70006760:	af00      	add	r7, sp, #0
70006762:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
70006764:	687b      	ldr	r3, [r7, #4]
70006766:	681b      	ldr	r3, [r3, #0]
70006768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000676a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000676c:	e853 3f00 	ldrex	r3, [r3]
70006770:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
70006772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
70006774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
70006778:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000677a:	687b      	ldr	r3, [r7, #4]
7000677c:	681b      	ldr	r3, [r3, #0]
7000677e:	461a      	mov	r2, r3
70006780:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
70006782:	643b      	str	r3, [r7, #64]	@ 0x40
70006784:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
70006786:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
70006788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
7000678a:	e841 2300 	strex	r3, r2, [r1]
7000678e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
70006790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70006792:	2b00      	cmp	r3, #0
70006794:	d1e6      	bne.n	70006764 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
70006796:	687b      	ldr	r3, [r7, #4]
70006798:	681b      	ldr	r3, [r3, #0]
7000679a:	3308      	adds	r3, #8
7000679c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000679e:	6a3b      	ldr	r3, [r7, #32]
700067a0:	e853 3f00 	ldrex	r3, [r3]
700067a4:	61fb      	str	r3, [r7, #28]
   return(result);
700067a6:	69fa      	ldr	r2, [r7, #28]
700067a8:	4b1e      	ldr	r3, [pc, #120]	@ (70006824 <UART_EndRxTransfer+0xc8>)
700067aa:	4013      	ands	r3, r2
700067ac:	64bb      	str	r3, [r7, #72]	@ 0x48
700067ae:	687b      	ldr	r3, [r7, #4]
700067b0:	681b      	ldr	r3, [r3, #0]
700067b2:	3308      	adds	r3, #8
700067b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
700067b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
700067b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
700067ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
700067bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
700067be:	e841 2300 	strex	r3, r2, [r1]
700067c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
700067c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700067c6:	2b00      	cmp	r3, #0
700067c8:	d1e5      	bne.n	70006796 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
700067ca:	687b      	ldr	r3, [r7, #4]
700067cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
700067ce:	2b01      	cmp	r3, #1
700067d0:	d118      	bne.n	70006804 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
700067d2:	687b      	ldr	r3, [r7, #4]
700067d4:	681b      	ldr	r3, [r3, #0]
700067d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
700067d8:	68fb      	ldr	r3, [r7, #12]
700067da:	e853 3f00 	ldrex	r3, [r3]
700067de:	60bb      	str	r3, [r7, #8]
   return(result);
700067e0:	68bb      	ldr	r3, [r7, #8]
700067e2:	f023 0310 	bic.w	r3, r3, #16
700067e6:	647b      	str	r3, [r7, #68]	@ 0x44
700067e8:	687b      	ldr	r3, [r7, #4]
700067ea:	681b      	ldr	r3, [r3, #0]
700067ec:	461a      	mov	r2, r3
700067ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
700067f0:	61bb      	str	r3, [r7, #24]
700067f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
700067f4:	6979      	ldr	r1, [r7, #20]
700067f6:	69ba      	ldr	r2, [r7, #24]
700067f8:	e841 2300 	strex	r3, r2, [r1]
700067fc:	613b      	str	r3, [r7, #16]
   return(result);
700067fe:	693b      	ldr	r3, [r7, #16]
70006800:	2b00      	cmp	r3, #0
70006802:	d1e6      	bne.n	700067d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
70006804:	687b      	ldr	r3, [r7, #4]
70006806:	2220      	movs	r2, #32
70006808:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
7000680c:	687b      	ldr	r3, [r7, #4]
7000680e:	2200      	movs	r2, #0
70006810:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
70006812:	687b      	ldr	r3, [r7, #4]
70006814:	2200      	movs	r2, #0
70006816:	675a      	str	r2, [r3, #116]	@ 0x74
}
70006818:	bf00      	nop
7000681a:	3754      	adds	r7, #84	@ 0x54
7000681c:	46bd      	mov	sp, r7
7000681e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006822:	4770      	bx	lr
70006824:	effffffe 	.word	0xeffffffe

70006828 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
70006828:	b480      	push	{r7}
7000682a:	b085      	sub	sp, #20
7000682c:	af00      	add	r7, sp, #0
7000682e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
70006830:	687b      	ldr	r3, [r7, #4]
70006832:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
70006836:	2b01      	cmp	r3, #1
70006838:	d101      	bne.n	7000683e <HAL_UARTEx_DisableFifoMode+0x16>
7000683a:	2302      	movs	r3, #2
7000683c:	e027      	b.n	7000688e <HAL_UARTEx_DisableFifoMode+0x66>
7000683e:	687b      	ldr	r3, [r7, #4]
70006840:	2201      	movs	r2, #1
70006842:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
70006846:	687b      	ldr	r3, [r7, #4]
70006848:	2224      	movs	r2, #36	@ 0x24
7000684a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
7000684e:	687b      	ldr	r3, [r7, #4]
70006850:	681b      	ldr	r3, [r3, #0]
70006852:	681b      	ldr	r3, [r3, #0]
70006854:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
70006856:	687b      	ldr	r3, [r7, #4]
70006858:	681b      	ldr	r3, [r3, #0]
7000685a:	681a      	ldr	r2, [r3, #0]
7000685c:	687b      	ldr	r3, [r7, #4]
7000685e:	681b      	ldr	r3, [r3, #0]
70006860:	f022 0201 	bic.w	r2, r2, #1
70006864:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
70006866:	68fb      	ldr	r3, [r7, #12]
70006868:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
7000686c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
7000686e:	687b      	ldr	r3, [r7, #4]
70006870:	2200      	movs	r2, #0
70006872:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
70006874:	687b      	ldr	r3, [r7, #4]
70006876:	681b      	ldr	r3, [r3, #0]
70006878:	68fa      	ldr	r2, [r7, #12]
7000687a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
7000687c:	687b      	ldr	r3, [r7, #4]
7000687e:	2220      	movs	r2, #32
70006880:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70006884:	687b      	ldr	r3, [r7, #4]
70006886:	2200      	movs	r2, #0
70006888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000688c:	2300      	movs	r3, #0
}
7000688e:	4618      	mov	r0, r3
70006890:	3714      	adds	r7, #20
70006892:	46bd      	mov	sp, r7
70006894:	f85d 7b04 	ldr.w	r7, [sp], #4
70006898:	4770      	bx	lr

7000689a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
7000689a:	b580      	push	{r7, lr}
7000689c:	b084      	sub	sp, #16
7000689e:	af00      	add	r7, sp, #0
700068a0:	6078      	str	r0, [r7, #4]
700068a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
700068a4:	687b      	ldr	r3, [r7, #4]
700068a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
700068aa:	2b01      	cmp	r3, #1
700068ac:	d101      	bne.n	700068b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
700068ae:	2302      	movs	r3, #2
700068b0:	e02d      	b.n	7000690e <HAL_UARTEx_SetTxFifoThreshold+0x74>
700068b2:	687b      	ldr	r3, [r7, #4]
700068b4:	2201      	movs	r2, #1
700068b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
700068ba:	687b      	ldr	r3, [r7, #4]
700068bc:	2224      	movs	r2, #36	@ 0x24
700068be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
700068c2:	687b      	ldr	r3, [r7, #4]
700068c4:	681b      	ldr	r3, [r3, #0]
700068c6:	681b      	ldr	r3, [r3, #0]
700068c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
700068ca:	687b      	ldr	r3, [r7, #4]
700068cc:	681b      	ldr	r3, [r3, #0]
700068ce:	681a      	ldr	r2, [r3, #0]
700068d0:	687b      	ldr	r3, [r7, #4]
700068d2:	681b      	ldr	r3, [r3, #0]
700068d4:	f022 0201 	bic.w	r2, r2, #1
700068d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
700068da:	687b      	ldr	r3, [r7, #4]
700068dc:	681b      	ldr	r3, [r3, #0]
700068de:	689b      	ldr	r3, [r3, #8]
700068e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
700068e4:	687b      	ldr	r3, [r7, #4]
700068e6:	681b      	ldr	r3, [r3, #0]
700068e8:	683a      	ldr	r2, [r7, #0]
700068ea:	430a      	orrs	r2, r1
700068ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
700068ee:	6878      	ldr	r0, [r7, #4]
700068f0:	f000 f850 	bl	70006994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
700068f4:	687b      	ldr	r3, [r7, #4]
700068f6:	681b      	ldr	r3, [r3, #0]
700068f8:	68fa      	ldr	r2, [r7, #12]
700068fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
700068fc:	687b      	ldr	r3, [r7, #4]
700068fe:	2220      	movs	r2, #32
70006900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70006904:	687b      	ldr	r3, [r7, #4]
70006906:	2200      	movs	r2, #0
70006908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000690c:	2300      	movs	r3, #0
}
7000690e:	4618      	mov	r0, r3
70006910:	3710      	adds	r7, #16
70006912:	46bd      	mov	sp, r7
70006914:	bd80      	pop	{r7, pc}

70006916 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
70006916:	b580      	push	{r7, lr}
70006918:	b084      	sub	sp, #16
7000691a:	af00      	add	r7, sp, #0
7000691c:	6078      	str	r0, [r7, #4]
7000691e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
70006920:	687b      	ldr	r3, [r7, #4]
70006922:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
70006926:	2b01      	cmp	r3, #1
70006928:	d101      	bne.n	7000692e <HAL_UARTEx_SetRxFifoThreshold+0x18>
7000692a:	2302      	movs	r3, #2
7000692c:	e02d      	b.n	7000698a <HAL_UARTEx_SetRxFifoThreshold+0x74>
7000692e:	687b      	ldr	r3, [r7, #4]
70006930:	2201      	movs	r2, #1
70006932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
70006936:	687b      	ldr	r3, [r7, #4]
70006938:	2224      	movs	r2, #36	@ 0x24
7000693a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
7000693e:	687b      	ldr	r3, [r7, #4]
70006940:	681b      	ldr	r3, [r3, #0]
70006942:	681b      	ldr	r3, [r3, #0]
70006944:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
70006946:	687b      	ldr	r3, [r7, #4]
70006948:	681b      	ldr	r3, [r3, #0]
7000694a:	681a      	ldr	r2, [r3, #0]
7000694c:	687b      	ldr	r3, [r7, #4]
7000694e:	681b      	ldr	r3, [r3, #0]
70006950:	f022 0201 	bic.w	r2, r2, #1
70006954:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
70006956:	687b      	ldr	r3, [r7, #4]
70006958:	681b      	ldr	r3, [r3, #0]
7000695a:	689b      	ldr	r3, [r3, #8]
7000695c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
70006960:	687b      	ldr	r3, [r7, #4]
70006962:	681b      	ldr	r3, [r3, #0]
70006964:	683a      	ldr	r2, [r7, #0]
70006966:	430a      	orrs	r2, r1
70006968:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
7000696a:	6878      	ldr	r0, [r7, #4]
7000696c:	f000 f812 	bl	70006994 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
70006970:	687b      	ldr	r3, [r7, #4]
70006972:	681b      	ldr	r3, [r3, #0]
70006974:	68fa      	ldr	r2, [r7, #12]
70006976:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
70006978:	687b      	ldr	r3, [r7, #4]
7000697a:	2220      	movs	r2, #32
7000697c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70006980:	687b      	ldr	r3, [r7, #4]
70006982:	2200      	movs	r2, #0
70006984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
70006988:	2300      	movs	r3, #0
}
7000698a:	4618      	mov	r0, r3
7000698c:	3710      	adds	r7, #16
7000698e:	46bd      	mov	sp, r7
70006990:	bd80      	pop	{r7, pc}
	...

70006994 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
70006994:	b480      	push	{r7}
70006996:	b085      	sub	sp, #20
70006998:	af00      	add	r7, sp, #0
7000699a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
7000699c:	687b      	ldr	r3, [r7, #4]
7000699e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700069a0:	2b00      	cmp	r3, #0
700069a2:	d108      	bne.n	700069b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
700069a4:	687b      	ldr	r3, [r7, #4]
700069a6:	2201      	movs	r2, #1
700069a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
700069ac:	687b      	ldr	r3, [r7, #4]
700069ae:	2201      	movs	r2, #1
700069b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
700069b4:	e031      	b.n	70006a1a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
700069b6:	2310      	movs	r3, #16
700069b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
700069ba:	2310      	movs	r3, #16
700069bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
700069be:	687b      	ldr	r3, [r7, #4]
700069c0:	681b      	ldr	r3, [r3, #0]
700069c2:	689b      	ldr	r3, [r3, #8]
700069c4:	0e5b      	lsrs	r3, r3, #25
700069c6:	b2db      	uxtb	r3, r3
700069c8:	f003 0307 	and.w	r3, r3, #7
700069cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
700069ce:	687b      	ldr	r3, [r7, #4]
700069d0:	681b      	ldr	r3, [r3, #0]
700069d2:	689b      	ldr	r3, [r3, #8]
700069d4:	0f5b      	lsrs	r3, r3, #29
700069d6:	b2db      	uxtb	r3, r3
700069d8:	f003 0307 	and.w	r3, r3, #7
700069dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
700069de:	7bbb      	ldrb	r3, [r7, #14]
700069e0:	7b3a      	ldrb	r2, [r7, #12]
700069e2:	4911      	ldr	r1, [pc, #68]	@ (70006a28 <UARTEx_SetNbDataToProcess+0x94>)
700069e4:	5c8a      	ldrb	r2, [r1, r2]
700069e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
700069ea:	7b3a      	ldrb	r2, [r7, #12]
700069ec:	490f      	ldr	r1, [pc, #60]	@ (70006a2c <UARTEx_SetNbDataToProcess+0x98>)
700069ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
700069f0:	fb93 f3f2 	sdiv	r3, r3, r2
700069f4:	b29a      	uxth	r2, r3
700069f6:	687b      	ldr	r3, [r7, #4]
700069f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
700069fc:	7bfb      	ldrb	r3, [r7, #15]
700069fe:	7b7a      	ldrb	r2, [r7, #13]
70006a00:	4909      	ldr	r1, [pc, #36]	@ (70006a28 <UARTEx_SetNbDataToProcess+0x94>)
70006a02:	5c8a      	ldrb	r2, [r1, r2]
70006a04:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
70006a08:	7b7a      	ldrb	r2, [r7, #13]
70006a0a:	4908      	ldr	r1, [pc, #32]	@ (70006a2c <UARTEx_SetNbDataToProcess+0x98>)
70006a0c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
70006a0e:	fb93 f3f2 	sdiv	r3, r3, r2
70006a12:	b29a      	uxth	r2, r3
70006a14:	687b      	ldr	r3, [r7, #4]
70006a16:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
70006a1a:	bf00      	nop
70006a1c:	3714      	adds	r7, #20
70006a1e:	46bd      	mov	sp, r7
70006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
70006a24:	4770      	bx	lr
70006a26:	bf00      	nop
70006a28:	7000beec 	.word	0x7000beec
70006a2c:	7000bef4 	.word	0x7000bef4

70006a30 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
70006a30:	b580      	push	{r7, lr}
70006a32:	b082      	sub	sp, #8
70006a34:	af00      	add	r7, sp, #0
70006a36:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STD_CIO_UART_HANDLE, (uint8_t*) &ch, 1, 100);
70006a38:	1d39      	adds	r1, r7, #4
70006a3a:	2364      	movs	r3, #100	@ 0x64
70006a3c:	2201      	movs	r2, #1
70006a3e:	4804      	ldr	r0, [pc, #16]	@ (70006a50 <__io_putchar+0x20>)
70006a40:	f7ff f8ad 	bl	70005b9e <HAL_UART_Transmit>
	return ch;
70006a44:	687b      	ldr	r3, [r7, #4]
}
70006a46:	4618      	mov	r0, r3
70006a48:	3708      	adds	r7, #8
70006a4a:	46bd      	mov	sp, r7
70006a4c:	bd80      	pop	{r7, pc}
70006a4e:	bf00      	nop
70006a50:	24000a1c 	.word	0x24000a1c

70006a54 <std_cio_init>:
 * @param[in]       None
 * @param[in]       None
 * @return          None
 */
void std_cio_init(void)
{
70006a54:	b580      	push	{r7, lr}
70006a56:	af00      	add	r7, sp, #0
	lwprintf_printf(paon_creator);
	lwprintf_printf("\r\n" "Initializing LwPrintf..." "\r\n");
#endif

#if STD_CIO_PRINT
	std_printf(paon_logo);
70006a58:	4b16      	ldr	r3, [pc, #88]	@ (70006ab4 <std_cio_init+0x60>)
70006a5a:	681b      	ldr	r3, [r3, #0]
70006a5c:	4618      	mov	r0, r3
70006a5e:	f000 fe33 	bl	700076c8 <printf>
70006a62:	4b15      	ldr	r3, [pc, #84]	@ (70006ab8 <std_cio_init+0x64>)
70006a64:	681b      	ldr	r3, [r3, #0]
70006a66:	689b      	ldr	r3, [r3, #8]
70006a68:	4618      	mov	r0, r3
70006a6a:	f000 fd57 	bl	7000751c <fflush>
	std_printf(paon_version);
70006a6e:	4b13      	ldr	r3, [pc, #76]	@ (70006abc <std_cio_init+0x68>)
70006a70:	681b      	ldr	r3, [r3, #0]
70006a72:	4618      	mov	r0, r3
70006a74:	f000 fe28 	bl	700076c8 <printf>
70006a78:	4b0f      	ldr	r3, [pc, #60]	@ (70006ab8 <std_cio_init+0x64>)
70006a7a:	681b      	ldr	r3, [r3, #0]
70006a7c:	689b      	ldr	r3, [r3, #8]
70006a7e:	4618      	mov	r0, r3
70006a80:	f000 fd4c 	bl	7000751c <fflush>
	std_printf(paon_date);
70006a84:	4b0e      	ldr	r3, [pc, #56]	@ (70006ac0 <std_cio_init+0x6c>)
70006a86:	681b      	ldr	r3, [r3, #0]
70006a88:	4618      	mov	r0, r3
70006a8a:	f000 fe1d 	bl	700076c8 <printf>
70006a8e:	4b0a      	ldr	r3, [pc, #40]	@ (70006ab8 <std_cio_init+0x64>)
70006a90:	681b      	ldr	r3, [r3, #0]
70006a92:	689b      	ldr	r3, [r3, #8]
70006a94:	4618      	mov	r0, r3
70006a96:	f000 fd41 	bl	7000751c <fflush>
	std_printf(paon_creator);
70006a9a:	4b0a      	ldr	r3, [pc, #40]	@ (70006ac4 <std_cio_init+0x70>)
70006a9c:	681b      	ldr	r3, [r3, #0]
70006a9e:	4618      	mov	r0, r3
70006aa0:	f000 fe12 	bl	700076c8 <printf>
70006aa4:	4b04      	ldr	r3, [pc, #16]	@ (70006ab8 <std_cio_init+0x64>)
70006aa6:	681b      	ldr	r3, [r3, #0]
70006aa8:	689b      	ldr	r3, [r3, #8]
70006aaa:	4618      	mov	r0, r3
70006aac:	f000 fd36 	bl	7000751c <fflush>
#endif
}
70006ab0:	bf00      	nop
70006ab2:	bd80      	pop	{r7, pc}
70006ab4:	2400000c 	.word	0x2400000c
70006ab8:	24000028 	.word	0x24000028
70006abc:	24000010 	.word	0x24000010
70006ac0:	24000014 	.word	0x24000014
70006ac4:	24000018 	.word	0x24000018

70006ac8 <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
70006ac8:	b480      	push	{r7}
70006aca:	b083      	sub	sp, #12
70006acc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
70006ace:	f3ef 8310 	mrs	r3, PRIMASK
70006ad2:	603b      	str	r3, [r7, #0]
  return(result);
70006ad4:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
70006ad6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
70006ad8:	b672      	cpsid	i
}
70006ada:	bf00      	nop
    __disable_irq();
    
    return tStatus;
70006adc:	687b      	ldr	r3, [r7, #4]
}
70006ade:	4618      	mov	r0, r3
70006ae0:	370c      	adds	r7, #12
70006ae2:	46bd      	mov	sp, r7
70006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
70006ae8:	4770      	bx	lr

70006aea <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
70006aea:	b480      	push	{r7}
70006aec:	b085      	sub	sp, #20
70006aee:	af00      	add	r7, sp, #0
70006af0:	6078      	str	r0, [r7, #4]
70006af2:	687b      	ldr	r3, [r7, #4]
70006af4:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
70006af6:	68fb      	ldr	r3, [r7, #12]
70006af8:	f383 8810 	msr	PRIMASK, r3
}
70006afc:	bf00      	nop
    __set_PRIMASK(tStatus);
}
70006afe:	bf00      	nop
70006b00:	3714      	adds	r7, #20
70006b02:	46bd      	mov	sp, r7
70006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b08:	4770      	bx	lr

70006b0a <perfc_port_mask_systimer_interrupt>:

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_mask_systimer_interrupt(void)
{
70006b0a:	b480      	push	{r7}
70006b0c:	b083      	sub	sp, #12
70006b0e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
70006b10:	f3ef 8310 	mrs	r3, PRIMASK
70006b14:	603b      	str	r3, [r7, #0]
  return(result);
70006b16:	683b      	ldr	r3, [r7, #0]
#if (defined(__ARM_ARCH) && __ARM_ARCH_PROFILE == 'M' && (__ARM_ARCH_ISA_THUMB < 2)) ||  __PERFC_SYSTIMER_PRIORITY__ == 0
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
70006b18:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
70006b1a:	b672      	cpsid	i
}
70006b1c:	bf00      	nop
    __disable_irq();
    
    return tStatus;
70006b1e:	687b      	ldr	r3, [r7, #4]

#else
    /* this should not happen */
    return 0;
#endif
}
70006b20:	4618      	mov	r0, r3
70006b22:	370c      	adds	r7, #12
70006b24:	46bd      	mov	sp, r7
70006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b2a:	4770      	bx	lr

70006b2c <perfc_port_resume_systimer_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_systimer_interrupt(perfc_global_interrupt_status_t tStatus)
{
70006b2c:	b480      	push	{r7}
70006b2e:	b085      	sub	sp, #20
70006b30:	af00      	add	r7, sp, #0
70006b32:	6078      	str	r0, [r7, #4]
70006b34:	687b      	ldr	r3, [r7, #4]
70006b36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
70006b38:	68fb      	ldr	r3, [r7, #12]
70006b3a:	f383 8810 	msr	PRIMASK, r3
}
70006b3e:	bf00      	nop
#else
    /* this should not happen */
    return 0;
#endif
    
}
70006b40:	bf00      	nop
70006b42:	3714      	adds	r7, #20
70006b44:	46bd      	mov	sp, r7
70006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b4a:	4770      	bx	lr

70006b4c <reinterpret_q16_f32>:


__STATIC_INLINE 
q16_t
reinterpret_q16_f32(float fIn0)
{
70006b4c:	b480      	push	{r7}
70006b4e:	b083      	sub	sp, #12
70006b50:	af00      	add	r7, sp, #0
70006b52:	ed87 0a01 	vstr	s0, [r7, #4]
    return ((q16_t)((fIn0) * 65536.0f + ((fIn0) >= 0 ? 0.5f : -0.5f)));
70006b56:	edd7 7a01 	vldr	s15, [r7, #4]
70006b5a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 70006b94 <reinterpret_q16_f32+0x48>
70006b5e:	ee67 7a87 	vmul.f32	s15, s15, s14
70006b62:	ed97 7a01 	vldr	s14, [r7, #4]
70006b66:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
70006b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70006b6e:	db02      	blt.n	70006b76 <reinterpret_q16_f32+0x2a>
70006b70:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
70006b74:	e001      	b.n	70006b7a <reinterpret_q16_f32+0x2e>
70006b76:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
70006b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
70006b7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
70006b82:	ee17 3a90 	vmov	r3, s15
}
70006b86:	4618      	mov	r0, r3
70006b88:	370c      	adds	r7, #12
70006b8a:	46bd      	mov	sp, r7
70006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b90:	4770      	bx	lr
70006b92:	bf00      	nop
70006b94:	47800000 	.word	0x47800000

70006b98 <perfc_port_insert_to_system_timer_insert_ovf_handler>:
 *            priorities than __PERFC_SYSTIMER_PRIORITY__, please make sure
 *            the System Timer ISR (i.e. SysTick_Handler) have the same or 
 *            higher priority.
 */
void perfc_port_insert_to_system_timer_insert_ovf_handler(void)
{
70006b98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
70006b9c:	b086      	sub	sp, #24
70006b9e:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
70006ba0:	f000 fbd4 	bl	7000734c <perfc_port_get_system_timer_top>
70006ba4:	4602      	mov	r2, r0
70006ba6:	460b      	mov	r3, r1
70006ba8:	f112 0801 	adds.w	r8, r2, #1
70006bac:	f143 0900 	adc.w	r9, r3, #0
70006bb0:	e9c7 8902 	strd	r8, r9, [r7, #8]

    /* prevent high priority exceptions from preempting the system timer OVF 
     * exception handling
     */
    __PERFC_SAFE {
70006bb4:	f7ff ffa9 	bl	70006b0a <perfc_port_mask_systimer_interrupt>
70006bb8:	6078      	str	r0, [r7, #4]
70006bba:	2300      	movs	r3, #0
70006bbc:	617b      	str	r3, [r7, #20]
70006bbe:	e00d      	b.n	70006bdc <perfc_port_insert_to_system_timer_insert_ovf_handler+0x44>
        PERFC.Ticks.lTimestampBase += lLoad;
70006bc0:	4b0c      	ldr	r3, [pc, #48]	@ (70006bf4 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
70006bc2:	e9d3 0100 	ldrd	r0, r1, [r3]
70006bc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
70006bca:	1884      	adds	r4, r0, r2
70006bcc:	eb41 0503 	adc.w	r5, r1, r3
70006bd0:	4b08      	ldr	r3, [pc, #32]	@ (70006bf4 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
70006bd2:	e9c3 4500 	strd	r4, r5, [r3]
    __PERFC_SAFE {
70006bd6:	6878      	ldr	r0, [r7, #4]
70006bd8:	f7ff ffa8 	bl	70006b2c <perfc_port_resume_systimer_interrupt>
70006bdc:	697b      	ldr	r3, [r7, #20]
70006bde:	1d1a      	adds	r2, r3, #4
70006be0:	617a      	str	r2, [r7, #20]
70006be2:	2b00      	cmp	r3, #0
70006be4:	d0ec      	beq.n	70006bc0 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x28>
        } else {
            PERFC.US.wResidule = wResidule;
        }
    }
#endif
}
70006be6:	bf00      	nop
70006be8:	bf00      	nop
70006bea:	3718      	adds	r7, #24
70006bec:	46bd      	mov	sp, r7
70006bee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
70006bf2:	bf00      	nop
70006bf4:	24000bf8 	.word	0x24000bf8

70006bf8 <__perf_os_patch_init>:
}

__WEAK
__attribute__((noinline))
void __perf_os_patch_init(void)
{
70006bf8:	b480      	push	{r7}
70006bfa:	af00      	add	r7, sp, #0
}
70006bfc:	bf00      	nop
70006bfe:	46bd      	mov	sp, r7
70006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
70006c04:	4770      	bx	lr
	...

70006c08 <update_perf_counter>:


void update_perf_counter(void)
{
70006c08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70006c0c:	b08e      	sub	sp, #56	@ 0x38
70006c0e:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
70006c10:	f000 fb9c 	bl	7000734c <perfc_port_get_system_timer_top>
70006c14:	4602      	mov	r2, r0
70006c16:	460b      	mov	r3, r1
70006c18:	1c51      	adds	r1, r2, #1
70006c1a:	6039      	str	r1, [r7, #0]
70006c1c:	f143 0300 	adc.w	r3, r3, #0
70006c20:	607b      	str	r3, [r7, #4]
70006c22:	e9d7 2300 	ldrd	r2, r3, [r7]
70006c26:	e9c7 2306 	strd	r2, r3, [r7, #24]
    UNUSED_PARAM(lLoad);
    
    
    uint32_t wSystemFrequency = perfc_port_get_system_timer_freq();
70006c2a:	f000 fb71 	bl	70007310 <perfc_port_get_system_timer_freq>
70006c2e:	6178      	str	r0, [r7, #20]

    PERFC.bLessThan1MHz = (wSystemFrequency < 1000000ul);
70006c30:	697b      	ldr	r3, [r7, #20]
70006c32:	4a44      	ldr	r2, [pc, #272]	@ (70006d44 <update_perf_counter+0x13c>)
70006c34:	4293      	cmp	r3, r2
70006c36:	bf94      	ite	ls
70006c38:	2301      	movls	r3, #1
70006c3a:	2300      	movhi	r3, #0
70006c3c:	b2da      	uxtb	r2, r3
70006c3e:	4b42      	ldr	r3, [pc, #264]	@ (70006d48 <update_perf_counter+0x140>)
70006c40:	765a      	strb	r2, [r3, #25]

    if (PERFC.bLessThan1MHz) {
70006c42:	4b41      	ldr	r3, [pc, #260]	@ (70006d48 <update_perf_counter+0x140>)
70006c44:	7e5b      	ldrb	r3, [r3, #25]
70006c46:	b2db      	uxtb	r3, r3
70006c48:	2b00      	cmp	r3, #0
70006c4a:	d010      	beq.n	70006c6e <update_perf_counter+0x66>
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
                                              / (float)wSystemFrequency);
70006c4c:	697b      	ldr	r3, [r7, #20]
70006c4e:	ee07 3a90 	vmov	s15, r3
70006c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
70006c56:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 70006d4c <update_perf_counter+0x144>
70006c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70006c5e:	eeb0 0a47 	vmov.f32	s0, s14
70006c62:	f7ff ff73 	bl	70006b4c <reinterpret_q16_f32>
70006c66:	4603      	mov	r3, r0
70006c68:	4a37      	ldr	r2, [pc, #220]	@ (70006d48 <update_perf_counter+0x140>)
70006c6a:	6113      	str	r3, [r2, #16]
70006c6c:	e00f      	b.n	70006c8e <update_perf_counter+0x86>
    } else {
    #if defined(__PERFC_NO_Q16__)
        PERFC.US.wUnit = wSystemFrequency / 1000000ul;
    #else
        PERFC.US.q16Unit = reinterpret_q16_f32( (float)wSystemFrequency 
70006c6e:	697b      	ldr	r3, [r7, #20]
70006c70:	ee07 3a90 	vmov	s15, r3
70006c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
70006c78:	eddf 6a34 	vldr	s13, [pc, #208]	@ 70006d4c <update_perf_counter+0x144>
70006c7c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
70006c80:	eeb0 0a47 	vmov.f32	s0, s14
70006c84:	f7ff ff62 	bl	70006b4c <reinterpret_q16_f32>
70006c88:	4603      	mov	r3, r0
70006c8a:	4a2f      	ldr	r2, [pc, #188]	@ (70006d48 <update_perf_counter+0x140>)
70006c8c:	6113      	str	r3, [r2, #16]
                                              / 1000000.0f);
    #endif
    }
    
    PERFC.MS.wUnit = wSystemFrequency / 1000ul;
70006c8e:	697b      	ldr	r3, [r7, #20]
70006c90:	4a2f      	ldr	r2, [pc, #188]	@ (70006d50 <update_perf_counter+0x148>)
70006c92:	fba2 2303 	umull	r2, r3, r2, r3
70006c96:	099b      	lsrs	r3, r3, #6
70006c98:	4a2b      	ldr	r2, [pc, #172]	@ (70006d48 <update_perf_counter+0x140>)
70006c9a:	6153      	str	r3, [r2, #20]
    PERFC.MS.Overflow.wResidule = lLoad 
                                - perfc_convert_ms_to_ticks(
                                            PERFC.MS.Overflow.lCompensation);
#endif

    __PERFC_SAFE {
70006c9c:	f7ff ff35 	bl	70006b0a <perfc_port_mask_systimer_interrupt>
70006ca0:	6138      	str	r0, [r7, #16]
70006ca2:	2300      	movs	r3, #0
70006ca4:	637b      	str	r3, [r7, #52]	@ 0x34
70006ca6:	e041      	b.n	70006d2c <update_perf_counter+0x124>
        g_nOffset = 0;
70006ca8:	4b2a      	ldr	r3, [pc, #168]	@ (70006d54 <update_perf_counter+0x14c>)
70006caa:	2200      	movs	r2, #0
70006cac:	601a      	str	r2, [r3, #0]
        __cycleof__("", {g_nOffset = __cycle_count__;}) { __NOP(); }
70006cae:	f000 f9db 	bl	70007068 <get_system_ticks>
70006cb2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
70006cb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006cba:	e9c7 2302 	strd	r2, r3, [r7, #8]
70006cbe:	2300      	movs	r3, #0
70006cc0:	627b      	str	r3, [r7, #36]	@ 0x24
70006cc2:	e01f      	b.n	70006d04 <update_perf_counter+0xfc>
70006cc4:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
70006cc6:	f3bf 8f4f 	dsb	sy
}
70006cca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70006ccc:	f3bf 8f6f 	isb	sy
}
70006cd0:	bf00      	nop
70006cd2:	f000 f9c9 	bl	70007068 <get_system_ticks>
70006cd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006cda:	1a84      	subs	r4, r0, r2
70006cdc:	eb61 0503 	sbc.w	r5, r1, r3
70006ce0:	4b1c      	ldr	r3, [pc, #112]	@ (70006d54 <update_perf_counter+0x14c>)
70006ce2:	681b      	ldr	r3, [r3, #0]
70006ce4:	17da      	asrs	r2, r3, #31
70006ce6:	4698      	mov	r8, r3
70006ce8:	4691      	mov	r9, r2
70006cea:	ebb4 0a08 	subs.w	sl, r4, r8
70006cee:	eb65 0b09 	sbc.w	fp, r5, r9
70006cf2:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
70006cf6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006cfa:	e9c7 2302 	strd	r2, r3, [r7, #8]
70006cfe:	68bb      	ldr	r3, [r7, #8]
70006d00:	4a14      	ldr	r2, [pc, #80]	@ (70006d54 <update_perf_counter+0x14c>)
70006d02:	6013      	str	r3, [r2, #0]
70006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006d06:	f103 0208 	add.w	r2, r3, #8
70006d0a:	627a      	str	r2, [r7, #36]	@ 0x24
70006d0c:	2b00      	cmp	r3, #0
70006d0e:	d107      	bne.n	70006d20 <update_perf_counter+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
70006d10:	f3bf 8f4f 	dsb	sy
}
70006d14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70006d16:	f3bf 8f6f 	isb	sy
}
70006d1a:	bf00      	nop
70006d1c:	2301      	movs	r3, #1
70006d1e:	e000      	b.n	70006d22 <update_perf_counter+0x11a>
70006d20:	2300      	movs	r3, #0
70006d22:	2b00      	cmp	r3, #0
70006d24:	d1ce      	bne.n	70006cc4 <update_perf_counter+0xbc>
    __PERFC_SAFE {
70006d26:	6938      	ldr	r0, [r7, #16]
70006d28:	f7ff ff00 	bl	70006b2c <perfc_port_resume_systimer_interrupt>
70006d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70006d2e:	1d1a      	adds	r2, r3, #4
70006d30:	637a      	str	r2, [r7, #52]	@ 0x34
70006d32:	2b00      	cmp	r3, #0
70006d34:	d0b8      	beq.n	70006ca8 <update_perf_counter+0xa0>
    }
}
70006d36:	bf00      	nop
70006d38:	bf00      	nop
70006d3a:	3738      	adds	r7, #56	@ 0x38
70006d3c:	46bd      	mov	sp, r7
70006d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
70006d42:	bf00      	nop
70006d44:	000f423f 	.word	0x000f423f
70006d48:	24000bf8 	.word	0x24000bf8
70006d4c:	49742400 	.word	0x49742400
70006d50:	10624dd3 	.word	0x10624dd3
70006d54:	24000c18 	.word	0x24000c18

70006d58 <perfc_init>:

bool perfc_init(bool bIsSysTimerOccupied)
{
70006d58:	b580      	push	{r7, lr}
70006d5a:	b086      	sub	sp, #24
70006d5c:	af00      	add	r7, sp, #0
70006d5e:	4603      	mov	r3, r0
70006d60:	71fb      	strb	r3, [r7, #7]
    bool bResult = false;
70006d62:	2300      	movs	r3, #0
70006d64:	75fb      	strb	r3, [r7, #23]
    __PERFC_SAFE {
70006d66:	f7ff fed0 	bl	70006b0a <perfc_port_mask_systimer_interrupt>
70006d6a:	60f8      	str	r0, [r7, #12]
70006d6c:	2300      	movs	r3, #0
70006d6e:	613b      	str	r3, [r7, #16]
70006d70:	e00d      	b.n	70006d8e <perfc_init+0x36>
        PERFC.bIsSysTimerOccupied = bIsSysTimerOccupied;
70006d72:	4a15      	ldr	r2, [pc, #84]	@ (70006dc8 <perfc_init+0x70>)
70006d74:	79fb      	ldrb	r3, [r7, #7]
70006d76:	7613      	strb	r3, [r2, #24]
        bResult = perfc_port_init_system_timer(bIsSysTimerOccupied);            // use the longest period
70006d78:	79fb      	ldrb	r3, [r7, #7]
70006d7a:	4618      	mov	r0, r3
70006d7c:	f000 fa92 	bl	700072a4 <perfc_port_init_system_timer>
70006d80:	4603      	mov	r3, r0
70006d82:	75fb      	strb	r3, [r7, #23]
        perfc_port_clear_system_timer_ovf_pending();
70006d84:	f000 fb0e 	bl	700073a4 <perfc_port_clear_system_timer_ovf_pending>
    __PERFC_SAFE {
70006d88:	68f8      	ldr	r0, [r7, #12]
70006d8a:	f7ff fecf 	bl	70006b2c <perfc_port_resume_systimer_interrupt>
70006d8e:	693b      	ldr	r3, [r7, #16]
70006d90:	1d1a      	adds	r2, r3, #4
70006d92:	613a      	str	r2, [r7, #16]
70006d94:	2b00      	cmp	r3, #0
70006d96:	d0ec      	beq.n	70006d72 <perfc_init+0x1a>
    }
    
    update_perf_counter();
70006d98:	f7ff ff36 	bl	70006c08 <update_perf_counter>

    PERFC.Ticks.lTimestampBase = 0;                                             // reset system cycle counter
70006d9c:	490a      	ldr	r1, [pc, #40]	@ (70006dc8 <perfc_init+0x70>)
70006d9e:	f04f 0200 	mov.w	r2, #0
70006da2:	f04f 0300 	mov.w	r3, #0
70006da6:	e9c1 2300 	strd	r2, r3, [r1]
    PERFC.Ticks.lOldTimestamp = 0;
70006daa:	4907      	ldr	r1, [pc, #28]	@ (70006dc8 <perfc_init+0x70>)
70006dac:	f04f 0200 	mov.w	r2, #0
70006db0:	f04f 0300 	mov.w	r3, #0
70006db4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    PERFC.MS.lOldTimestamp = 0;
    PERFC.US.lTimestampBase = 0;                                                // reset system microsecond counter
    PERFC.US.lOldTimestamp = 0;
#endif

    __perf_os_patch_init();
70006db8:	f7ff ff1e 	bl	70006bf8 <__perf_os_patch_init>
    
    return bResult;
70006dbc:	7dfb      	ldrb	r3, [r7, #23]
}
70006dbe:	4618      	mov	r0, r3
70006dc0:	3718      	adds	r7, #24
70006dc2:	46bd      	mov	sp, r7
70006dc4:	bd80      	pop	{r7, pc}
70006dc6:	bf00      	nop
70006dc8:	24000bf8 	.word	0x24000bf8

70006dcc <__check_and_handle_ovf>:

__STATIC_INLINE int64_t __check_and_handle_ovf(int64_t lTemp)
{
70006dcc:	b580      	push	{r7, lr}
70006dce:	b084      	sub	sp, #16
70006dd0:	af00      	add	r7, sp, #0
70006dd2:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
70006dd6:	f7ff fe77 	bl	70006ac8 <perfc_port_disable_global_interrupt>
70006dda:	60b8      	str	r0, [r7, #8]
70006ddc:	2300      	movs	r3, #0
70006dde:	60fb      	str	r3, [r7, #12]
70006de0:	e00f      	b.n	70006e02 <__check_and_handle_ovf+0x36>
        if (perfc_port_is_system_timer_ovf_pending()){
70006de2:	f000 faa1 	bl	70007328 <perfc_port_is_system_timer_ovf_pending>
70006de6:	4603      	mov	r3, r0
70006de8:	2b00      	cmp	r3, #0
70006dea:	d007      	beq.n	70006dfc <__check_and_handle_ovf+0x30>

            perfc_port_clear_system_timer_ovf_pending();
70006dec:	f000 fada 	bl	700073a4 <perfc_port_clear_system_timer_ovf_pending>
            perfc_port_insert_to_system_timer_insert_ovf_handler();
70006df0:	f7ff fed2 	bl	70006b98 <perfc_port_insert_to_system_timer_insert_ovf_handler>

            /* refresh the elapsed just in case the counter has just overflowed/underflowed
             * after we called the perfc_port_get_system_timer_elapsed()
             */
            lTemp = perfc_port_get_system_timer_elapsed();
70006df4:	f000 fabc 	bl	70007370 <perfc_port_get_system_timer_elapsed>
70006df8:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
70006dfc:	68b8      	ldr	r0, [r7, #8]
70006dfe:	f7ff fe74 	bl	70006aea <perfc_port_resume_global_interrupt>
70006e02:	68fb      	ldr	r3, [r7, #12]
70006e04:	1d1a      	adds	r2, r3, #4
70006e06:	60fa      	str	r2, [r7, #12]
70006e08:	2b00      	cmp	r3, #0
70006e0a:	d0ea      	beq.n	70006de2 <__check_and_handle_ovf+0x16>
        }
    }
    
    return lTemp;
70006e0c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
70006e10:	4610      	mov	r0, r2
70006e12:	4619      	mov	r1, r3
70006e14:	3710      	adds	r7, #16
70006e16:	46bd      	mov	sp, r7
70006e18:	bd80      	pop	{r7, pc}
	...

70006e1c <check_systick>:
/*! \note this function should only be called when irq is disabled
 *        hence SysTick-LOAD and (SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)
 *        won't change.
 */
__STATIC_INLINE int64_t check_systick(void)
{
70006e1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
70006e20:	b082      	sub	sp, #8
70006e22:	af00      	add	r7, sp, #0
    int64_t lTemp = perfc_port_get_system_timer_elapsed();
70006e24:	f000 faa4 	bl	70007370 <perfc_port_get_system_timer_elapsed>
70006e28:	e9c7 0100 	strd	r0, r1, [r7]
     *            the underflow didn't happen but when we check the PENDSTSET bit,
     *            the underflow happens, for this condition, we should recall the
     *            perfc_port_get_system_timer_elapsed().
     *        The following code implements an equivalent logic.
     */
    if (PERFC.bIsSysTimerOccupied) {
70006e2c:	4b15      	ldr	r3, [pc, #84]	@ (70006e84 <check_systick+0x68>)
70006e2e:	7e1b      	ldrb	r3, [r3, #24]
70006e30:	b2db      	uxtb	r3, r3
70006e32:	2b00      	cmp	r3, #0
70006e34:	d018      	beq.n	70006e68 <check_systick+0x4c>

    #if defined(__PERFC_ALLOWS_RUNNING_WIHTOUT_SYSTIMER_ISR__)
        lTemp = __check_and_handle_ovf(lTemp);
    #else
        if (perfc_port_is_system_timer_ovf_pending()){
70006e36:	f000 fa77 	bl	70007328 <perfc_port_is_system_timer_ovf_pending>
70006e3a:	4603      	mov	r3, r0
70006e3c:	2b00      	cmp	r3, #0
70006e3e:	d019      	beq.n	70006e74 <check_systick+0x58>
            lTemp = perfc_port_get_system_timer_elapsed();
70006e40:	f000 fa96 	bl	70007370 <perfc_port_get_system_timer_elapsed>
70006e44:	e9c7 0100 	strd	r0, r1, [r7]
            lTemp += perfc_port_get_system_timer_top() + 1;
70006e48:	f000 fa80 	bl	7000734c <perfc_port_get_system_timer_top>
70006e4c:	4602      	mov	r2, r0
70006e4e:	460b      	mov	r3, r1
70006e50:	1c54      	adds	r4, r2, #1
70006e52:	f143 0500 	adc.w	r5, r3, #0
70006e56:	e9d7 2300 	ldrd	r2, r3, [r7]
70006e5a:	eb12 0804 	adds.w	r8, r2, r4
70006e5e:	eb43 0905 	adc.w	r9, r3, r5
70006e62:	e9c7 8900 	strd	r8, r9, [r7]
70006e66:	e005      	b.n	70006e74 <check_systick+0x58>
        }
    #endif
    } else {
        lTemp = __check_and_handle_ovf(lTemp);
70006e68:	e9d7 0100 	ldrd	r0, r1, [r7]
70006e6c:	f7ff ffae 	bl	70006dcc <__check_and_handle_ovf>
70006e70:	e9c7 0100 	strd	r0, r1, [r7]
    }

    return lTemp;
70006e74:	e9d7 2300 	ldrd	r2, r3, [r7]
}
70006e78:	4610      	mov	r0, r2
70006e7a:	4619      	mov	r1, r3
70006e7c:	3708      	adds	r7, #8
70006e7e:	46bd      	mov	sp, r7
70006e80:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
70006e84:	24000bf8 	.word	0x24000bf8

70006e88 <__perf_counter_init>:
    }
}

__attribute__((constructor))
void __perf_counter_init(void)
{
70006e88:	b580      	push	{r7, lr}
70006e8a:	af00      	add	r7, sp, #0
    perfc_init(true);
70006e8c:	2001      	movs	r0, #1
70006e8e:	f7ff ff63 	bl	70006d58 <perfc_init>
}
70006e92:	bf00      	nop
70006e94:	bd80      	pop	{r7, pc}

70006e96 <perfc_delay_us_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_us_user_code_in_loop(int64_t lRemainInUs)
{
70006e96:	b480      	push	{r7}
70006e98:	b083      	sub	sp, #12
70006e9a:	af00      	add	r7, sp, #0
70006e9c:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInUs);

    return true;
70006ea0:	2301      	movs	r3, #1
}
70006ea2:	4618      	mov	r0, r3
70006ea4:	370c      	adds	r7, #12
70006ea6:	46bd      	mov	sp, r7
70006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
70006eac:	4770      	bx	lr
	...

70006eb0 <perfc_delay_us>:

void perfc_delay_us(uint32_t wUs)
{
70006eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70006eb4:	b08c      	sub	sp, #48	@ 0x30
70006eb6:	af00      	add	r7, sp, #0
70006eb8:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_us_to_ticks(wUs);
70006eba:	6978      	ldr	r0, [r7, #20]
70006ebc:	f000 f992 	bl	700071e4 <perfc_convert_us_to_ticks>
70006ec0:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
70006ec4:	4b2d      	ldr	r3, [pc, #180]	@ (70006f7c <perfc_delay_us+0xcc>)
70006ec6:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
70006ec8:	2b5a      	cmp	r3, #90	@ 0x5a
70006eca:	dd02      	ble.n	70006ed2 <perfc_delay_us+0x22>
70006ecc:	4b2b      	ldr	r3, [pc, #172]	@ (70006f7c <perfc_delay_us+0xcc>)
70006ece:	681b      	ldr	r3, [r3, #0]
70006ed0:	e000      	b.n	70006ed4 <perfc_delay_us+0x24>
70006ed2:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
70006ed4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
70006ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006ed8:	17da      	asrs	r2, r3, #31
70006eda:	4698      	mov	r8, r3
70006edc:	4691      	mov	r9, r2
70006ede:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006ee2:	4590      	cmp	r8, r2
70006ee4:	eb79 0303 	sbcs.w	r3, r9, r3
70006ee8:	da3e      	bge.n	70006f68 <perfc_delay_us+0xb8>
        return ;
    }

    lTicks -= iCompensate;
70006eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006eec:	17da      	asrs	r2, r3, #31
70006eee:	461c      	mov	r4, r3
70006ef0:	4615      	mov	r5, r2
70006ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006ef6:	1b11      	subs	r1, r2, r4
70006ef8:	6039      	str	r1, [r7, #0]
70006efa:	eb63 0305 	sbc.w	r3, r3, r5
70006efe:	607b      	str	r3, [r7, #4]
70006f00:	e9d7 3400 	ldrd	r3, r4, [r7]
70006f04:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
70006f08:	f000 f8ae 	bl	70007068 <get_system_ticks>
70006f0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006f10:	eb12 0a00 	adds.w	sl, r2, r0
70006f14:	eb43 0b01 	adc.w	fp, r3, r1
70006f18:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
70006f1c:	f000 f8a4 	bl	70007068 <get_system_ticks>
70006f20:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
70006f24:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
70006f28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006f2c:	4290      	cmp	r0, r2
70006f2e:	eb71 0303 	sbcs.w	r3, r1, r3
70006f32:	da1b      	bge.n	70006f6c <perfc_delay_us+0xbc>
            break;
        }
        if (!perfc_delay_us_user_code_in_loop( 
70006f34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
70006f38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
70006f3c:	1a84      	subs	r4, r0, r2
70006f3e:	60bc      	str	r4, [r7, #8]
70006f40:	eb61 0303 	sbc.w	r3, r1, r3
70006f44:	60fb      	str	r3, [r7, #12]
70006f46:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
70006f4a:	f000 f903 	bl	70007154 <perfc_convert_ticks_to_us>
70006f4e:	4602      	mov	r2, r0
70006f50:	460b      	mov	r3, r1
70006f52:	4610      	mov	r0, r2
70006f54:	4619      	mov	r1, r3
70006f56:	f7ff ff9e 	bl	70006e96 <perfc_delay_us_user_code_in_loop>
70006f5a:	4603      	mov	r3, r0
70006f5c:	f083 0301 	eor.w	r3, r3, #1
70006f60:	b2db      	uxtb	r3, r3
70006f62:	2b00      	cmp	r3, #0
70006f64:	d104      	bne.n	70006f70 <perfc_delay_us+0xc0>
    do {
70006f66:	e7d9      	b.n	70006f1c <perfc_delay_us+0x6c>
        return ;
70006f68:	bf00      	nop
70006f6a:	e002      	b.n	70006f72 <perfc_delay_us+0xc2>
            break;
70006f6c:	bf00      	nop
70006f6e:	e000      	b.n	70006f72 <perfc_delay_us+0xc2>
                perfc_convert_ticks_to_us(lTicks - lTimestamp) )) {
            break;
70006f70:	bf00      	nop
        }
    } while(1);
}
70006f72:	3730      	adds	r7, #48	@ 0x30
70006f74:	46bd      	mov	sp, r7
70006f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
70006f7a:	bf00      	nop
70006f7c:	24000c18 	.word	0x24000c18

70006f80 <perfc_delay_ms_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_ms_user_code_in_loop(int64_t lRemainInMs)
{
70006f80:	b480      	push	{r7}
70006f82:	b083      	sub	sp, #12
70006f84:	af00      	add	r7, sp, #0
70006f86:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInMs);

    return true;
70006f8a:	2301      	movs	r3, #1
}
70006f8c:	4618      	mov	r0, r3
70006f8e:	370c      	adds	r7, #12
70006f90:	46bd      	mov	sp, r7
70006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
70006f96:	4770      	bx	lr

70006f98 <perfc_delay_ms>:
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
void __perfc_delay_ms(uint32_t wMs, perfc_coroutine_t *ptCoroutine)
#else
void perfc_delay_ms(uint32_t wMs)
#endif
{
70006f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70006f9c:	b08c      	sub	sp, #48	@ 0x30
70006f9e:	af00      	add	r7, sp, #0
70006fa0:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_ms_to_ticks(wMs);
70006fa2:	6978      	ldr	r0, [r7, #20]
70006fa4:	f000 f8b6 	bl	70007114 <perfc_convert_ms_to_ticks>
70006fa8:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
70006fac:	4b2d      	ldr	r3, [pc, #180]	@ (70007064 <perfc_delay_ms+0xcc>)
70006fae:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
70006fb0:	2b5a      	cmp	r3, #90	@ 0x5a
70006fb2:	dd02      	ble.n	70006fba <perfc_delay_ms+0x22>
70006fb4:	4b2b      	ldr	r3, [pc, #172]	@ (70007064 <perfc_delay_ms+0xcc>)
70006fb6:	681b      	ldr	r3, [r3, #0]
70006fb8:	e000      	b.n	70006fbc <perfc_delay_ms+0x24>
70006fba:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
70006fbc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
70006fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006fc0:	17da      	asrs	r2, r3, #31
70006fc2:	4698      	mov	r8, r3
70006fc4:	4691      	mov	r9, r2
70006fc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006fca:	4590      	cmp	r8, r2
70006fcc:	eb79 0303 	sbcs.w	r3, r9, r3
70006fd0:	da3e      	bge.n	70007050 <perfc_delay_ms+0xb8>
        return ;
    }

    lTicks -= iCompensate;
70006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006fd4:	17da      	asrs	r2, r3, #31
70006fd6:	461c      	mov	r4, r3
70006fd8:	4615      	mov	r5, r2
70006fda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006fde:	1b11      	subs	r1, r2, r4
70006fe0:	6039      	str	r1, [r7, #0]
70006fe2:	eb63 0305 	sbc.w	r3, r3, r5
70006fe6:	607b      	str	r3, [r7, #4]
70006fe8:	e9d7 3400 	ldrd	r3, r4, [r7]
70006fec:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
70006ff0:	f000 f83a 	bl	70007068 <get_system_ticks>
70006ff4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70006ff8:	eb12 0a00 	adds.w	sl, r2, r0
70006ffc:	eb43 0b01 	adc.w	fp, r3, r1
70007000:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
70007004:	f000 f830 	bl	70007068 <get_system_ticks>
70007008:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
7000700c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
70007010:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
70007014:	4290      	cmp	r0, r2
70007016:	eb71 0303 	sbcs.w	r3, r1, r3
7000701a:	da1b      	bge.n	70007054 <perfc_delay_ms+0xbc>
            break;
        }
        if (!perfc_delay_ms_user_code_in_loop(
7000701c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
70007020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
70007024:	1a84      	subs	r4, r0, r2
70007026:	60bc      	str	r4, [r7, #8]
70007028:	eb61 0303 	sbc.w	r3, r1, r3
7000702c:	60fb      	str	r3, [r7, #12]
7000702e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
70007032:	f000 f857 	bl	700070e4 <perfc_convert_ticks_to_ms>
70007036:	4602      	mov	r2, r0
70007038:	460b      	mov	r3, r1
7000703a:	4610      	mov	r0, r2
7000703c:	4619      	mov	r1, r3
7000703e:	f7ff ff9f 	bl	70006f80 <perfc_delay_ms_user_code_in_loop>
70007042:	4603      	mov	r3, r0
70007044:	f083 0301 	eor.w	r3, r3, #1
70007048:	b2db      	uxtb	r3, r3
7000704a:	2b00      	cmp	r3, #0
7000704c:	d104      	bne.n	70007058 <perfc_delay_ms+0xc0>
    do {
7000704e:	e7d9      	b.n	70007004 <perfc_delay_ms+0x6c>
        return ;
70007050:	bf00      	nop
70007052:	e002      	b.n	7000705a <perfc_delay_ms+0xc2>
            break;
70007054:	bf00      	nop
70007056:	e000      	b.n	7000705a <perfc_delay_ms+0xc2>
                perfc_convert_ticks_to_ms(lTicks - lTimestamp) )) {
            break;
70007058:	bf00      	nop
        }
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
        perfc_coroutine_yield(ptCoroutine);
#endif
    } while(1);
}
7000705a:	3730      	adds	r7, #48	@ 0x30
7000705c:	46bd      	mov	sp, r7
7000705e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
70007062:	bf00      	nop
70007064:	24000c18 	.word	0x24000c18

70007068 <get_system_ticks>:

__attribute__((noinline))
int64_t get_system_ticks(void)
{
70007068:	b5b0      	push	{r4, r5, r7, lr}
7000706a:	b084      	sub	sp, #16
7000706c:	af00      	add	r7, sp, #0
    int64_t lTemp = 0;
7000706e:	f04f 0200 	mov.w	r2, #0
70007072:	f04f 0300 	mov.w	r3, #0
70007076:	e9c7 2302 	strd	r2, r3, [r7, #8]

    __PERFC_SAFE {
7000707a:	f7ff fd46 	bl	70006b0a <perfc_port_mask_systimer_interrupt>
7000707e:	6038      	str	r0, [r7, #0]
70007080:	2300      	movs	r3, #0
70007082:	607b      	str	r3, [r7, #4]
70007084:	e020      	b.n	700070c8 <get_system_ticks+0x60>
        lTemp = check_systick() + PERFC.Ticks.lTimestampBase;
70007086:	f7ff fec9 	bl	70006e1c <check_systick>
7000708a:	4b15      	ldr	r3, [pc, #84]	@ (700070e0 <get_system_ticks+0x78>)
7000708c:	e9d3 2300 	ldrd	r2, r3, [r3]
70007090:	1884      	adds	r4, r0, r2
70007092:	eb41 0503 	adc.w	r5, r1, r3
70007096:	e9c7 4502 	strd	r4, r5, [r7, #8]
         * we use the following code to avoid time-rolling-back issue.
         * 
         * NOTE: the issue mentioned above doesn't accumulate or have long-lasting
         *       effects.
         */
        if (lTemp < PERFC.Ticks.lOldTimestamp) {
7000709a:	4b11      	ldr	r3, [pc, #68]	@ (700070e0 <get_system_ticks+0x78>)
7000709c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
700070a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
700070a4:	4290      	cmp	r0, r2
700070a6:	eb71 0303 	sbcs.w	r3, r1, r3
700070aa:	da05      	bge.n	700070b8 <get_system_ticks+0x50>
            lTemp = PERFC.Ticks.lOldTimestamp;
700070ac:	4b0c      	ldr	r3, [pc, #48]	@ (700070e0 <get_system_ticks+0x78>)
700070ae:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
700070b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
700070b6:	e004      	b.n	700070c2 <get_system_ticks+0x5a>
        } else {
            PERFC.Ticks.lOldTimestamp = lTemp;
700070b8:	4909      	ldr	r1, [pc, #36]	@ (700070e0 <get_system_ticks+0x78>)
700070ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
700070be:	e9c1 2302 	strd	r2, r3, [r1, #8]
    __PERFC_SAFE {
700070c2:	6838      	ldr	r0, [r7, #0]
700070c4:	f7ff fd32 	bl	70006b2c <perfc_port_resume_systimer_interrupt>
700070c8:	687b      	ldr	r3, [r7, #4]
700070ca:	1d1a      	adds	r2, r3, #4
700070cc:	607a      	str	r2, [r7, #4]
700070ce:	2b00      	cmp	r3, #0
700070d0:	d0d9      	beq.n	70007086 <get_system_ticks+0x1e>
        }
    }

    return lTemp;
700070d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
700070d6:	4610      	mov	r0, r2
700070d8:	4619      	mov	r1, r3
700070da:	3710      	adds	r7, #16
700070dc:	46bd      	mov	sp, r7
700070de:	bdb0      	pop	{r4, r5, r7, pc}
700070e0:	24000bf8 	.word	0x24000bf8

700070e4 <perfc_convert_ticks_to_ms>:
{
    return get_system_ticks();
}

int64_t perfc_convert_ticks_to_ms(int64_t lTick)
{
700070e4:	b580      	push	{r7, lr}
700070e6:	b082      	sub	sp, #8
700070e8:	af00      	add	r7, sp, #0
700070ea:	e9c7 0100 	strd	r0, r1, [r7]
    return lTick / (int64_t)PERFC.MS.wUnit;
700070ee:	4908      	ldr	r1, [pc, #32]	@ (70007110 <perfc_convert_ticks_to_ms+0x2c>)
700070f0:	6949      	ldr	r1, [r1, #20]
700070f2:	2000      	movs	r0, #0
700070f4:	460a      	mov	r2, r1
700070f6:	4603      	mov	r3, r0
700070f8:	e9d7 0100 	ldrd	r0, r1, [r7]
700070fc:	f7f9 f950 	bl	700003a0 <__aeabi_ldivmod>
70007100:	4602      	mov	r2, r0
70007102:	460b      	mov	r3, r1
}
70007104:	4610      	mov	r0, r2
70007106:	4619      	mov	r1, r3
70007108:	3708      	adds	r7, #8
7000710a:	46bd      	mov	sp, r7
7000710c:	bd80      	pop	{r7, pc}
7000710e:	bf00      	nop
70007110:	24000bf8 	.word	0x24000bf8

70007114 <perfc_convert_ms_to_ticks>:

int64_t perfc_convert_ms_to_ticks(uint32_t wMS)
{
70007114:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
70007118:	b083      	sub	sp, #12
7000711a:	af00      	add	r7, sp, #0
7000711c:	6078      	str	r0, [r7, #4]
    return (int64_t)PERFC.MS.wUnit * (int64_t)wMS;
7000711e:	490c      	ldr	r1, [pc, #48]	@ (70007150 <perfc_convert_ms_to_ticks+0x3c>)
70007120:	6949      	ldr	r1, [r1, #20]
70007122:	2000      	movs	r0, #0
70007124:	4688      	mov	r8, r1
70007126:	4681      	mov	r9, r0
70007128:	6879      	ldr	r1, [r7, #4]
7000712a:	2000      	movs	r0, #0
7000712c:	460c      	mov	r4, r1
7000712e:	4605      	mov	r5, r0
70007130:	fb04 f009 	mul.w	r0, r4, r9
70007134:	fb08 f105 	mul.w	r1, r8, r5
70007138:	4401      	add	r1, r0
7000713a:	fba8 2304 	umull	r2, r3, r8, r4
7000713e:	4419      	add	r1, r3
70007140:	460b      	mov	r3, r1
}
70007142:	4610      	mov	r0, r2
70007144:	4619      	mov	r1, r3
70007146:	370c      	adds	r7, #12
70007148:	46bd      	mov	sp, r7
7000714a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
7000714e:	4770      	bx	lr
70007150:	24000bf8 	.word	0x24000bf8

70007154 <perfc_convert_ticks_to_us>:


int64_t perfc_convert_ticks_to_us(int64_t lTick)
{
70007154:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
70007158:	b084      	sub	sp, #16
7000715a:	af00      	add	r7, sp, #0
7000715c:	e9c7 0100 	strd	r0, r1, [r7]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
70007160:	491f      	ldr	r1, [pc, #124]	@ (700071e0 <perfc_convert_ticks_to_us+0x8c>)
70007162:	7e49      	ldrb	r1, [r1, #25]
70007164:	b2c9      	uxtb	r1, r1
70007166:	2900      	cmp	r1, #0
70007168:	d01b      	beq.n	700071a2 <perfc_convert_ticks_to_us+0x4e>
        lResult = Q16_TO_INT(lTick * PERFC.US.q16Unit);
7000716a:	491d      	ldr	r1, [pc, #116]	@ (700071e0 <perfc_convert_ticks_to_us+0x8c>)
7000716c:	6909      	ldr	r1, [r1, #16]
7000716e:	17c8      	asrs	r0, r1, #31
70007170:	460c      	mov	r4, r1
70007172:	4605      	mov	r5, r0
70007174:	6839      	ldr	r1, [r7, #0]
70007176:	fb05 f001 	mul.w	r0, r5, r1
7000717a:	6879      	ldr	r1, [r7, #4]
7000717c:	fb04 f101 	mul.w	r1, r4, r1
70007180:	4401      	add	r1, r0
70007182:	6838      	ldr	r0, [r7, #0]
70007184:	fba0 2304 	umull	r2, r3, r0, r4
70007188:	4419      	add	r1, r3
7000718a:	460b      	mov	r3, r1
7000718c:	f04f 0000 	mov.w	r0, #0
70007190:	f04f 0100 	mov.w	r1, #0
70007194:	0c10      	lsrs	r0, r2, #16
70007196:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
7000719a:	1419      	asrs	r1, r3, #16
7000719c:	e9c7 0102 	strd	r0, r1, [r7, #8]
700071a0:	e016      	b.n	700071d0 <perfc_convert_ticks_to_us+0x7c>
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = lTick / (int64_t)PERFC.US.wUnit
    #else
        lResult = INT_TO_Q16(lTick) / PERFC.US.q16Unit;
700071a2:	e9d7 2300 	ldrd	r2, r3, [r7]
700071a6:	f04f 0000 	mov.w	r0, #0
700071aa:	f04f 0100 	mov.w	r1, #0
700071ae:	0419      	lsls	r1, r3, #16
700071b0:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
700071b4:	0410      	lsls	r0, r2, #16
700071b6:	4b0a      	ldr	r3, [pc, #40]	@ (700071e0 <perfc_convert_ticks_to_us+0x8c>)
700071b8:	691b      	ldr	r3, [r3, #16]
700071ba:	17da      	asrs	r2, r3, #31
700071bc:	4698      	mov	r8, r3
700071be:	4691      	mov	r9, r2
700071c0:	4642      	mov	r2, r8
700071c2:	464b      	mov	r3, r9
700071c4:	f7f9 f8ec 	bl	700003a0 <__aeabi_ldivmod>
700071c8:	4602      	mov	r2, r0
700071ca:	460b      	mov	r3, r1
700071cc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    #endif
    }
    
    return lResult;
700071d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
700071d4:	4610      	mov	r0, r2
700071d6:	4619      	mov	r1, r3
700071d8:	3710      	adds	r7, #16
700071da:	46bd      	mov	sp, r7
700071dc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
700071e0:	24000bf8 	.word	0x24000bf8

700071e4 <perfc_convert_us_to_ticks>:

int64_t perfc_convert_us_to_ticks(uint32_t wUS)
{
700071e4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
700071e8:	b085      	sub	sp, #20
700071ea:	af00      	add	r7, sp, #0
700071ec:	6078      	str	r0, [r7, #4]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
700071ee:	491b      	ldr	r1, [pc, #108]	@ (7000725c <perfc_convert_us_to_ticks+0x78>)
700071f0:	7e49      	ldrb	r1, [r1, #25]
700071f2:	b2c9      	uxtb	r1, r1
700071f4:	2900      	cmp	r1, #0
700071f6:	d00b      	beq.n	70007210 <perfc_convert_us_to_ticks+0x2c>
        lResult = INT_TO_Q16(wUS) / PERFC.US.q16Unit;
700071f8:	687b      	ldr	r3, [r7, #4]
700071fa:	041b      	lsls	r3, r3, #16
700071fc:	4a17      	ldr	r2, [pc, #92]	@ (7000725c <perfc_convert_us_to_ticks+0x78>)
700071fe:	6912      	ldr	r2, [r2, #16]
70007200:	fbb3 f3f2 	udiv	r3, r3, r2
70007204:	2200      	movs	r2, #0
70007206:	469a      	mov	sl, r3
70007208:	4693      	mov	fp, r2
7000720a:	e9c7 ab02 	strd	sl, fp, [r7, #8]
7000720e:	e01b      	b.n	70007248 <perfc_convert_us_to_ticks+0x64>
        
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = (int64_t)PERFC.US.wUnit * (int64_t)wUS;
    #else
        lResult = Q16_TO_INT((int64_t)wUS * (int64_t)PERFC.US.q16Unit);
70007210:	6879      	ldr	r1, [r7, #4]
70007212:	2000      	movs	r0, #0
70007214:	4688      	mov	r8, r1
70007216:	4681      	mov	r9, r0
70007218:	4910      	ldr	r1, [pc, #64]	@ (7000725c <perfc_convert_us_to_ticks+0x78>)
7000721a:	6909      	ldr	r1, [r1, #16]
7000721c:	17c8      	asrs	r0, r1, #31
7000721e:	460c      	mov	r4, r1
70007220:	4605      	mov	r5, r0
70007222:	fb04 f009 	mul.w	r0, r4, r9
70007226:	fb08 f105 	mul.w	r1, r8, r5
7000722a:	4401      	add	r1, r0
7000722c:	fba8 2304 	umull	r2, r3, r8, r4
70007230:	4419      	add	r1, r3
70007232:	460b      	mov	r3, r1
70007234:	f04f 0000 	mov.w	r0, #0
70007238:	f04f 0100 	mov.w	r1, #0
7000723c:	0c10      	lsrs	r0, r2, #16
7000723e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
70007242:	1419      	asrs	r1, r3, #16
70007244:	e9c7 0102 	strd	r0, r1, [r7, #8]
    #endif
    }
    return lResult;
70007248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000724c:	4610      	mov	r0, r2
7000724e:	4619      	mov	r1, r3
70007250:	3714      	adds	r7, #20
70007252:	46bd      	mov	sp, r7
70007254:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
70007258:	4770      	bx	lr
7000725a:	bf00      	nop
7000725c:	24000bf8 	.word	0x24000bf8

70007260 <perfc_port_mask_systimer_interrupt>:
{
70007260:	b480      	push	{r7}
70007262:	b083      	sub	sp, #12
70007264:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
70007266:	f3ef 8310 	mrs	r3, PRIMASK
7000726a:	603b      	str	r3, [r7, #0]
  return(result);
7000726c:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000726e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
70007270:	b672      	cpsid	i
}
70007272:	bf00      	nop
    return tStatus;
70007274:	687b      	ldr	r3, [r7, #4]
}
70007276:	4618      	mov	r0, r3
70007278:	370c      	adds	r7, #12
7000727a:	46bd      	mov	sp, r7
7000727c:	f85d 7b04 	ldr.w	r7, [sp], #4
70007280:	4770      	bx	lr

70007282 <perfc_port_resume_systimer_interrupt>:
{
70007282:	b480      	push	{r7}
70007284:	b085      	sub	sp, #20
70007286:	af00      	add	r7, sp, #0
70007288:	6078      	str	r0, [r7, #4]
7000728a:	687b      	ldr	r3, [r7, #4]
7000728c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000728e:	68fb      	ldr	r3, [r7, #12]
70007290:	f383 8810 	msr	PRIMASK, r3
}
70007294:	bf00      	nop
}
70007296:	bf00      	nop
70007298:	3714      	adds	r7, #20
7000729a:	46bd      	mov	sp, r7
7000729c:	f85d 7b04 	ldr.w	r7, [sp], #4
700072a0:	4770      	bx	lr
	...

700072a4 <perfc_port_init_system_timer>:

#if !__PERFC_CFG_DISABLE_DEFAULT_SYSTICK_PORTING__
__WEAK
__attribute__((noinline))
bool perfc_port_init_system_timer(bool bTimerOccupied)
{
700072a4:	b580      	push	{r7, lr}
700072a6:	b084      	sub	sp, #16
700072a8:	af00      	add	r7, sp, #0
700072aa:	4603      	mov	r3, r0
700072ac:	71fb      	strb	r3, [r7, #7]
    do {
        if (bTimerOccupied) {
700072ae:	79fb      	ldrb	r3, [r7, #7]
700072b0:	2b00      	cmp	r3, #0
700072b2:	d123      	bne.n	700072fc <perfc_port_init_system_timer+0x58>
            break;
        }

        __PERFC_SAFE {
700072b4:	f7ff ffd4 	bl	70007260 <perfc_port_mask_systimer_interrupt>
700072b8:	60b8      	str	r0, [r7, #8]
700072ba:	2300      	movs	r3, #0
700072bc:	60fb      	str	r3, [r7, #12]
700072be:	e017      	b.n	700072f0 <perfc_port_init_system_timer+0x4c>
            SysTick->CTRL  = 0;
700072c0:	4b11      	ldr	r3, [pc, #68]	@ (70007308 <perfc_port_init_system_timer+0x64>)
700072c2:	2200      	movs	r2, #0
700072c4:	601a      	str	r2, [r3, #0]
            SysTick->LOAD  = SysTick_LOAD_RELOAD_Msk;                               /* set reload register */
700072c6:	4b10      	ldr	r3, [pc, #64]	@ (70007308 <perfc_port_init_system_timer+0x64>)
700072c8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
700072cc:	605a      	str	r2, [r3, #4]
            SCB->SHPR[11]  = __PERFC_SYSTIMER_PRIORITY__;                           /* set priority */
700072ce:	4b0f      	ldr	r3, [pc, #60]	@ (7000730c <perfc_port_init_system_timer+0x68>)
700072d0:	2200      	movs	r2, #0
700072d2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            SysTick->VAL   = 0UL;                                                   /* Load the SysTick Counter Value */
700072d6:	4b0c      	ldr	r3, [pc, #48]	@ (70007308 <perfc_port_init_system_timer+0x64>)
700072d8:	2200      	movs	r2, #0
700072da:	609a      	str	r2, [r3, #8]
            SysTick->CTRL  =   SysTick_CTRL_CLKSOURCE_Msk |
700072dc:	4b0a      	ldr	r3, [pc, #40]	@ (70007308 <perfc_port_init_system_timer+0x64>)
700072de:	2207      	movs	r2, #7
700072e0:	601a      	str	r2, [r3, #0]
                               SysTick_CTRL_TICKINT_Msk   |
                               SysTick_CTRL_ENABLE_Msk;                             /* Enable SysTick IRQ and SysTick Timer */
            SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
700072e2:	4b0a      	ldr	r3, [pc, #40]	@ (7000730c <perfc_port_init_system_timer+0x68>)
700072e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
700072e8:	605a      	str	r2, [r3, #4]
        __PERFC_SAFE {
700072ea:	68b8      	ldr	r0, [r7, #8]
700072ec:	f7ff ffc9 	bl	70007282 <perfc_port_resume_systimer_interrupt>
700072f0:	68fb      	ldr	r3, [r7, #12]
700072f2:	1d1a      	adds	r2, r3, #4
700072f4:	60fa      	str	r2, [r7, #12]
700072f6:	2b00      	cmp	r3, #0
700072f8:	d0e2      	beq.n	700072c0 <perfc_port_init_system_timer+0x1c>
700072fa:	e000      	b.n	700072fe <perfc_port_init_system_timer+0x5a>
            break;
700072fc:	bf00      	nop
        }
    } while(0);
    
    return true;
700072fe:	2301      	movs	r3, #1
}
70007300:	4618      	mov	r0, r3
70007302:	3710      	adds	r7, #16
70007304:	46bd      	mov	sp, r7
70007306:	bd80      	pop	{r7, pc}
70007308:	e000e010 	.word	0xe000e010
7000730c:	e000ed00 	.word	0xe000ed00

70007310 <perfc_port_get_system_timer_freq>:

__WEAK
__attribute__((noinline))
uint32_t perfc_port_get_system_timer_freq(void)
{
70007310:	b480      	push	{r7}
70007312:	af00      	add	r7, sp, #0
    return SystemCoreClock;
70007314:	4b03      	ldr	r3, [pc, #12]	@ (70007324 <perfc_port_get_system_timer_freq+0x14>)
70007316:	681b      	ldr	r3, [r3, #0]
}
70007318:	4618      	mov	r0, r3
7000731a:	46bd      	mov	sp, r7
7000731c:	f85d 7b04 	ldr.w	r7, [sp], #4
70007320:	4770      	bx	lr
70007322:	bf00      	nop
70007324:	24000000 	.word	0x24000000

70007328 <perfc_port_is_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
bool perfc_port_is_system_timer_ovf_pending(void)
{
70007328:	b480      	push	{r7}
7000732a:	af00      	add	r7, sp, #0
    return SCB->ICSR & SCB_ICSR_PENDSTSET_Msk;
7000732c:	4b06      	ldr	r3, [pc, #24]	@ (70007348 <perfc_port_is_system_timer_ovf_pending+0x20>)
7000732e:	685b      	ldr	r3, [r3, #4]
70007330:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70007334:	2b00      	cmp	r3, #0
70007336:	bf14      	ite	ne
70007338:	2301      	movne	r3, #1
7000733a:	2300      	moveq	r3, #0
7000733c:	b2db      	uxtb	r3, r3
}
7000733e:	4618      	mov	r0, r3
70007340:	46bd      	mov	sp, r7
70007342:	f85d 7b04 	ldr.w	r7, [sp], #4
70007346:	4770      	bx	lr
70007348:	e000ed00 	.word	0xe000ed00

7000734c <perfc_port_get_system_timer_top>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_top(void)
{
7000734c:	b480      	push	{r7}
7000734e:	af00      	add	r7, sp, #0
    return SysTick->LOAD;
70007350:	4b06      	ldr	r3, [pc, #24]	@ (7000736c <perfc_port_get_system_timer_top+0x20>)
70007352:	685b      	ldr	r3, [r3, #4]
70007354:	2200      	movs	r2, #0
70007356:	4618      	mov	r0, r3
70007358:	4611      	mov	r1, r2
7000735a:	4602      	mov	r2, r0
7000735c:	460b      	mov	r3, r1
}
7000735e:	4610      	mov	r0, r2
70007360:	4619      	mov	r1, r3
70007362:	46bd      	mov	sp, r7
70007364:	f85d 7b04 	ldr.w	r7, [sp], #4
70007368:	4770      	bx	lr
7000736a:	bf00      	nop
7000736c:	e000e010 	.word	0xe000e010

70007370 <perfc_port_get_system_timer_elapsed>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_elapsed(void)
{
70007370:	b4f0      	push	{r4, r5, r6, r7}
70007372:	af00      	add	r7, sp, #0
    return (int64_t)SysTick->LOAD - (uint32_t)SysTick->VAL;
70007374:	4e0a      	ldr	r6, [pc, #40]	@ (700073a0 <perfc_port_get_system_timer_elapsed+0x30>)
70007376:	6876      	ldr	r6, [r6, #4]
70007378:	f04f 0c00 	mov.w	ip, #0
7000737c:	4630      	mov	r0, r6
7000737e:	4661      	mov	r1, ip
70007380:	4e07      	ldr	r6, [pc, #28]	@ (700073a0 <perfc_port_get_system_timer_elapsed+0x30>)
70007382:	68b6      	ldr	r6, [r6, #8]
70007384:	f04f 0c00 	mov.w	ip, #0
70007388:	4632      	mov	r2, r6
7000738a:	4663      	mov	r3, ip
7000738c:	1a84      	subs	r4, r0, r2
7000738e:	eb61 0503 	sbc.w	r5, r1, r3
70007392:	4622      	mov	r2, r4
70007394:	462b      	mov	r3, r5
}
70007396:	4610      	mov	r0, r2
70007398:	4619      	mov	r1, r3
7000739a:	46bd      	mov	sp, r7
7000739c:	bcf0      	pop	{r4, r5, r6, r7}
7000739e:	4770      	bx	lr
700073a0:	e000e010 	.word	0xe000e010

700073a4 <perfc_port_clear_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
void perfc_port_clear_system_timer_ovf_pending(void)
{
700073a4:	b480      	push	{r7}
700073a6:	af00      	add	r7, sp, #0
    SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
700073a8:	4b04      	ldr	r3, [pc, #16]	@ (700073bc <perfc_port_clear_system_timer_ovf_pending+0x18>)
700073aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
700073ae:	605a      	str	r2, [r3, #4]
}
700073b0:	bf00      	nop
700073b2:	46bd      	mov	sp, r7
700073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
700073b8:	4770      	bx	lr
700073ba:	bf00      	nop
700073bc:	e000ed00 	.word	0xe000ed00

700073c0 <__sflush_r>:
700073c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
700073c4:	4605      	mov	r5, r0
700073c6:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
700073ca:	0706      	lsls	r6, r0, #28
700073cc:	460c      	mov	r4, r1
700073ce:	d457      	bmi.n	70007480 <__sflush_r+0xc0>
700073d0:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
700073d4:	818b      	strh	r3, [r1, #12]
700073d6:	684b      	ldr	r3, [r1, #4]
700073d8:	2b00      	cmp	r3, #0
700073da:	dc02      	bgt.n	700073e2 <__sflush_r+0x22>
700073dc:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
700073de:	2b00      	cmp	r3, #0
700073e0:	dd4c      	ble.n	7000747c <__sflush_r+0xbc>
700073e2:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
700073e4:	2e00      	cmp	r6, #0
700073e6:	d049      	beq.n	7000747c <__sflush_r+0xbc>
700073e8:	2300      	movs	r3, #0
700073ea:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
700073ee:	682f      	ldr	r7, [r5, #0]
700073f0:	69e1      	ldr	r1, [r4, #28]
700073f2:	602b      	str	r3, [r5, #0]
700073f4:	d034      	beq.n	70007460 <__sflush_r+0xa0>
700073f6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
700073f8:	89a3      	ldrh	r3, [r4, #12]
700073fa:	0759      	lsls	r1, r3, #29
700073fc:	d505      	bpl.n	7000740a <__sflush_r+0x4a>
700073fe:	6863      	ldr	r3, [r4, #4]
70007400:	1ad2      	subs	r2, r2, r3
70007402:	6b23      	ldr	r3, [r4, #48]	@ 0x30
70007404:	b10b      	cbz	r3, 7000740a <__sflush_r+0x4a>
70007406:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
70007408:	1ad2      	subs	r2, r2, r3
7000740a:	2300      	movs	r3, #0
7000740c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
7000740e:	69e1      	ldr	r1, [r4, #28]
70007410:	4628      	mov	r0, r5
70007412:	47b0      	blx	r6
70007414:	1c43      	adds	r3, r0, #1
70007416:	d106      	bne.n	70007426 <__sflush_r+0x66>
70007418:	682a      	ldr	r2, [r5, #0]
7000741a:	2a1d      	cmp	r2, #29
7000741c:	d848      	bhi.n	700074b0 <__sflush_r+0xf0>
7000741e:	4b2b      	ldr	r3, [pc, #172]	@ (700074cc <__sflush_r+0x10c>)
70007420:	40d3      	lsrs	r3, r2
70007422:	07de      	lsls	r6, r3, #31
70007424:	d544      	bpl.n	700074b0 <__sflush_r+0xf0>
70007426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000742a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
7000742e:	81a2      	strh	r2, [r4, #12]
70007430:	2200      	movs	r2, #0
70007432:	6062      	str	r2, [r4, #4]
70007434:	04d9      	lsls	r1, r3, #19
70007436:	6922      	ldr	r2, [r4, #16]
70007438:	6022      	str	r2, [r4, #0]
7000743a:	d504      	bpl.n	70007446 <__sflush_r+0x86>
7000743c:	1c42      	adds	r2, r0, #1
7000743e:	d101      	bne.n	70007444 <__sflush_r+0x84>
70007440:	682b      	ldr	r3, [r5, #0]
70007442:	b903      	cbnz	r3, 70007446 <__sflush_r+0x86>
70007444:	6520      	str	r0, [r4, #80]	@ 0x50
70007446:	6b21      	ldr	r1, [r4, #48]	@ 0x30
70007448:	602f      	str	r7, [r5, #0]
7000744a:	b1b9      	cbz	r1, 7000747c <__sflush_r+0xbc>
7000744c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
70007450:	4299      	cmp	r1, r3
70007452:	d002      	beq.n	7000745a <__sflush_r+0x9a>
70007454:	4628      	mov	r0, r5
70007456:	f000 fac1 	bl	700079dc <_free_r>
7000745a:	2300      	movs	r3, #0
7000745c:	6323      	str	r3, [r4, #48]	@ 0x30
7000745e:	e00d      	b.n	7000747c <__sflush_r+0xbc>
70007460:	2301      	movs	r3, #1
70007462:	4628      	mov	r0, r5
70007464:	47b0      	blx	r6
70007466:	4602      	mov	r2, r0
70007468:	1c50      	adds	r0, r2, #1
7000746a:	d1c5      	bne.n	700073f8 <__sflush_r+0x38>
7000746c:	682b      	ldr	r3, [r5, #0]
7000746e:	2b00      	cmp	r3, #0
70007470:	d0c2      	beq.n	700073f8 <__sflush_r+0x38>
70007472:	2b1d      	cmp	r3, #29
70007474:	d001      	beq.n	7000747a <__sflush_r+0xba>
70007476:	2b16      	cmp	r3, #22
70007478:	d11a      	bne.n	700074b0 <__sflush_r+0xf0>
7000747a:	602f      	str	r7, [r5, #0]
7000747c:	2000      	movs	r0, #0
7000747e:	e01e      	b.n	700074be <__sflush_r+0xfe>
70007480:	690f      	ldr	r7, [r1, #16]
70007482:	2f00      	cmp	r7, #0
70007484:	d0fa      	beq.n	7000747c <__sflush_r+0xbc>
70007486:	0783      	lsls	r3, r0, #30
70007488:	680e      	ldr	r6, [r1, #0]
7000748a:	bf08      	it	eq
7000748c:	694b      	ldreq	r3, [r1, #20]
7000748e:	600f      	str	r7, [r1, #0]
70007490:	bf18      	it	ne
70007492:	2300      	movne	r3, #0
70007494:	eba6 0807 	sub.w	r8, r6, r7
70007498:	608b      	str	r3, [r1, #8]
7000749a:	f1b8 0f00 	cmp.w	r8, #0
7000749e:	dded      	ble.n	7000747c <__sflush_r+0xbc>
700074a0:	69e1      	ldr	r1, [r4, #28]
700074a2:	6a66      	ldr	r6, [r4, #36]	@ 0x24
700074a4:	4643      	mov	r3, r8
700074a6:	463a      	mov	r2, r7
700074a8:	4628      	mov	r0, r5
700074aa:	47b0      	blx	r6
700074ac:	2800      	cmp	r0, #0
700074ae:	dc08      	bgt.n	700074c2 <__sflush_r+0x102>
700074b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
700074b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700074b8:	81a3      	strh	r3, [r4, #12]
700074ba:	f04f 30ff 	mov.w	r0, #4294967295
700074be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
700074c2:	4407      	add	r7, r0
700074c4:	eba8 0800 	sub.w	r8, r8, r0
700074c8:	e7e7      	b.n	7000749a <__sflush_r+0xda>
700074ca:	bf00      	nop
700074cc:	20400001 	.word	0x20400001

700074d0 <_fflush_r>:
700074d0:	b538      	push	{r3, r4, r5, lr}
700074d2:	460c      	mov	r4, r1
700074d4:	4605      	mov	r5, r0
700074d6:	b118      	cbz	r0, 700074e0 <_fflush_r+0x10>
700074d8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
700074da:	b90b      	cbnz	r3, 700074e0 <_fflush_r+0x10>
700074dc:	f000 f8be 	bl	7000765c <__sinit>
700074e0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
700074e4:	b1b8      	cbz	r0, 70007516 <_fflush_r+0x46>
700074e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
700074e8:	07db      	lsls	r3, r3, #31
700074ea:	d404      	bmi.n	700074f6 <_fflush_r+0x26>
700074ec:	0581      	lsls	r1, r0, #22
700074ee:	d402      	bmi.n	700074f6 <_fflush_r+0x26>
700074f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
700074f2:	f000 fa0b 	bl	7000790c <__retarget_lock_acquire_recursive>
700074f6:	4628      	mov	r0, r5
700074f8:	4621      	mov	r1, r4
700074fa:	f7ff ff61 	bl	700073c0 <__sflush_r>
700074fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
70007500:	07da      	lsls	r2, r3, #31
70007502:	4605      	mov	r5, r0
70007504:	d405      	bmi.n	70007512 <_fflush_r+0x42>
70007506:	89a3      	ldrh	r3, [r4, #12]
70007508:	059b      	lsls	r3, r3, #22
7000750a:	d402      	bmi.n	70007512 <_fflush_r+0x42>
7000750c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000750e:	f000 f9fe 	bl	7000790e <__retarget_lock_release_recursive>
70007512:	4628      	mov	r0, r5
70007514:	bd38      	pop	{r3, r4, r5, pc}
70007516:	4605      	mov	r5, r0
70007518:	e7fb      	b.n	70007512 <_fflush_r+0x42>
	...

7000751c <fflush>:
7000751c:	4601      	mov	r1, r0
7000751e:	b920      	cbnz	r0, 7000752a <fflush+0xe>
70007520:	4a04      	ldr	r2, [pc, #16]	@ (70007534 <fflush+0x18>)
70007522:	4905      	ldr	r1, [pc, #20]	@ (70007538 <fflush+0x1c>)
70007524:	4805      	ldr	r0, [pc, #20]	@ (7000753c <fflush+0x20>)
70007526:	f000 b8b1 	b.w	7000768c <_fwalk_sglue>
7000752a:	4b05      	ldr	r3, [pc, #20]	@ (70007540 <fflush+0x24>)
7000752c:	6818      	ldr	r0, [r3, #0]
7000752e:	f7ff bfcf 	b.w	700074d0 <_fflush_r>
70007532:	bf00      	nop
70007534:	2400001c 	.word	0x2400001c
70007538:	700074d1 	.word	0x700074d1
7000753c:	24000030 	.word	0x24000030
70007540:	24000028 	.word	0x24000028

70007544 <std>:
70007544:	2300      	movs	r3, #0
70007546:	b510      	push	{r4, lr}
70007548:	4604      	mov	r4, r0
7000754a:	e9c0 3300 	strd	r3, r3, [r0]
7000754e:	e9c0 3304 	strd	r3, r3, [r0, #16]
70007552:	6083      	str	r3, [r0, #8]
70007554:	8181      	strh	r1, [r0, #12]
70007556:	6643      	str	r3, [r0, #100]	@ 0x64
70007558:	81c2      	strh	r2, [r0, #14]
7000755a:	6183      	str	r3, [r0, #24]
7000755c:	4619      	mov	r1, r3
7000755e:	2208      	movs	r2, #8
70007560:	305c      	adds	r0, #92	@ 0x5c
70007562:	f000 f958 	bl	70007816 <memset>
70007566:	4b0d      	ldr	r3, [pc, #52]	@ (7000759c <std+0x58>)
70007568:	6223      	str	r3, [r4, #32]
7000756a:	4b0d      	ldr	r3, [pc, #52]	@ (700075a0 <std+0x5c>)
7000756c:	6263      	str	r3, [r4, #36]	@ 0x24
7000756e:	4b0d      	ldr	r3, [pc, #52]	@ (700075a4 <std+0x60>)
70007570:	62a3      	str	r3, [r4, #40]	@ 0x28
70007572:	4b0d      	ldr	r3, [pc, #52]	@ (700075a8 <std+0x64>)
70007574:	62e3      	str	r3, [r4, #44]	@ 0x2c
70007576:	4b0d      	ldr	r3, [pc, #52]	@ (700075ac <std+0x68>)
70007578:	61e4      	str	r4, [r4, #28]
7000757a:	429c      	cmp	r4, r3
7000757c:	d006      	beq.n	7000758c <std+0x48>
7000757e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
70007582:	4294      	cmp	r4, r2
70007584:	d002      	beq.n	7000758c <std+0x48>
70007586:	33d0      	adds	r3, #208	@ 0xd0
70007588:	429c      	cmp	r4, r3
7000758a:	d105      	bne.n	70007598 <std+0x54>
7000758c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
70007590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
70007594:	f000 b9b8 	b.w	70007908 <__retarget_lock_init_recursive>
70007598:	bd10      	pop	{r4, pc}
7000759a:	bf00      	nop
7000759c:	70007791 	.word	0x70007791
700075a0:	700077b3 	.word	0x700077b3
700075a4:	700077eb 	.word	0x700077eb
700075a8:	7000780f 	.word	0x7000780f
700075ac:	24000c1c 	.word	0x24000c1c

700075b0 <stdio_exit_handler>:
700075b0:	4a02      	ldr	r2, [pc, #8]	@ (700075bc <stdio_exit_handler+0xc>)
700075b2:	4903      	ldr	r1, [pc, #12]	@ (700075c0 <stdio_exit_handler+0x10>)
700075b4:	4803      	ldr	r0, [pc, #12]	@ (700075c4 <stdio_exit_handler+0x14>)
700075b6:	f000 b869 	b.w	7000768c <_fwalk_sglue>
700075ba:	bf00      	nop
700075bc:	2400001c 	.word	0x2400001c
700075c0:	70009447 	.word	0x70009447
700075c4:	24000030 	.word	0x24000030

700075c8 <cleanup_stdio>:
700075c8:	6841      	ldr	r1, [r0, #4]
700075ca:	4b0c      	ldr	r3, [pc, #48]	@ (700075fc <cleanup_stdio+0x34>)
700075cc:	4299      	cmp	r1, r3
700075ce:	b510      	push	{r4, lr}
700075d0:	4604      	mov	r4, r0
700075d2:	d001      	beq.n	700075d8 <cleanup_stdio+0x10>
700075d4:	f001 ff37 	bl	70009446 <_fclose_r>
700075d8:	68a1      	ldr	r1, [r4, #8]
700075da:	4b09      	ldr	r3, [pc, #36]	@ (70007600 <cleanup_stdio+0x38>)
700075dc:	4299      	cmp	r1, r3
700075de:	d002      	beq.n	700075e6 <cleanup_stdio+0x1e>
700075e0:	4620      	mov	r0, r4
700075e2:	f001 ff30 	bl	70009446 <_fclose_r>
700075e6:	68e1      	ldr	r1, [r4, #12]
700075e8:	4b06      	ldr	r3, [pc, #24]	@ (70007604 <cleanup_stdio+0x3c>)
700075ea:	4299      	cmp	r1, r3
700075ec:	d004      	beq.n	700075f8 <cleanup_stdio+0x30>
700075ee:	4620      	mov	r0, r4
700075f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
700075f4:	f001 bf27 	b.w	70009446 <_fclose_r>
700075f8:	bd10      	pop	{r4, pc}
700075fa:	bf00      	nop
700075fc:	24000c1c 	.word	0x24000c1c
70007600:	24000c84 	.word	0x24000c84
70007604:	24000cec 	.word	0x24000cec

70007608 <global_stdio_init.part.0>:
70007608:	b510      	push	{r4, lr}
7000760a:	4b0b      	ldr	r3, [pc, #44]	@ (70007638 <global_stdio_init.part.0+0x30>)
7000760c:	4c0b      	ldr	r4, [pc, #44]	@ (7000763c <global_stdio_init.part.0+0x34>)
7000760e:	4a0c      	ldr	r2, [pc, #48]	@ (70007640 <global_stdio_init.part.0+0x38>)
70007610:	601a      	str	r2, [r3, #0]
70007612:	4620      	mov	r0, r4
70007614:	2200      	movs	r2, #0
70007616:	2104      	movs	r1, #4
70007618:	f7ff ff94 	bl	70007544 <std>
7000761c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
70007620:	2201      	movs	r2, #1
70007622:	2109      	movs	r1, #9
70007624:	f7ff ff8e 	bl	70007544 <std>
70007628:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
7000762c:	2202      	movs	r2, #2
7000762e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
70007632:	2112      	movs	r1, #18
70007634:	f7ff bf86 	b.w	70007544 <std>
70007638:	24000d54 	.word	0x24000d54
7000763c:	24000c1c 	.word	0x24000c1c
70007640:	700075b1 	.word	0x700075b1

70007644 <__sfp_lock_acquire>:
70007644:	4801      	ldr	r0, [pc, #4]	@ (7000764c <__sfp_lock_acquire+0x8>)
70007646:	f000 b961 	b.w	7000790c <__retarget_lock_acquire_recursive>
7000764a:	bf00      	nop
7000764c:	24000d5e 	.word	0x24000d5e

70007650 <__sfp_lock_release>:
70007650:	4801      	ldr	r0, [pc, #4]	@ (70007658 <__sfp_lock_release+0x8>)
70007652:	f000 b95c 	b.w	7000790e <__retarget_lock_release_recursive>
70007656:	bf00      	nop
70007658:	24000d5e 	.word	0x24000d5e

7000765c <__sinit>:
7000765c:	b510      	push	{r4, lr}
7000765e:	4604      	mov	r4, r0
70007660:	f7ff fff0 	bl	70007644 <__sfp_lock_acquire>
70007664:	6b63      	ldr	r3, [r4, #52]	@ 0x34
70007666:	b11b      	cbz	r3, 70007670 <__sinit+0x14>
70007668:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000766c:	f7ff bff0 	b.w	70007650 <__sfp_lock_release>
70007670:	4b04      	ldr	r3, [pc, #16]	@ (70007684 <__sinit+0x28>)
70007672:	6363      	str	r3, [r4, #52]	@ 0x34
70007674:	4b04      	ldr	r3, [pc, #16]	@ (70007688 <__sinit+0x2c>)
70007676:	681b      	ldr	r3, [r3, #0]
70007678:	2b00      	cmp	r3, #0
7000767a:	d1f5      	bne.n	70007668 <__sinit+0xc>
7000767c:	f7ff ffc4 	bl	70007608 <global_stdio_init.part.0>
70007680:	e7f2      	b.n	70007668 <__sinit+0xc>
70007682:	bf00      	nop
70007684:	700075c9 	.word	0x700075c9
70007688:	24000d54 	.word	0x24000d54

7000768c <_fwalk_sglue>:
7000768c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
70007690:	4607      	mov	r7, r0
70007692:	4688      	mov	r8, r1
70007694:	4614      	mov	r4, r2
70007696:	2600      	movs	r6, #0
70007698:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
7000769c:	f1b9 0901 	subs.w	r9, r9, #1
700076a0:	d505      	bpl.n	700076ae <_fwalk_sglue+0x22>
700076a2:	6824      	ldr	r4, [r4, #0]
700076a4:	2c00      	cmp	r4, #0
700076a6:	d1f7      	bne.n	70007698 <_fwalk_sglue+0xc>
700076a8:	4630      	mov	r0, r6
700076aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
700076ae:	89ab      	ldrh	r3, [r5, #12]
700076b0:	2b01      	cmp	r3, #1
700076b2:	d907      	bls.n	700076c4 <_fwalk_sglue+0x38>
700076b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
700076b8:	3301      	adds	r3, #1
700076ba:	d003      	beq.n	700076c4 <_fwalk_sglue+0x38>
700076bc:	4629      	mov	r1, r5
700076be:	4638      	mov	r0, r7
700076c0:	47c0      	blx	r8
700076c2:	4306      	orrs	r6, r0
700076c4:	3568      	adds	r5, #104	@ 0x68
700076c6:	e7e9      	b.n	7000769c <_fwalk_sglue+0x10>

700076c8 <printf>:
700076c8:	b40f      	push	{r0, r1, r2, r3}
700076ca:	b507      	push	{r0, r1, r2, lr}
700076cc:	4906      	ldr	r1, [pc, #24]	@ (700076e8 <printf+0x20>)
700076ce:	ab04      	add	r3, sp, #16
700076d0:	6808      	ldr	r0, [r1, #0]
700076d2:	f853 2b04 	ldr.w	r2, [r3], #4
700076d6:	6881      	ldr	r1, [r0, #8]
700076d8:	9301      	str	r3, [sp, #4]
700076da:	f000 fc85 	bl	70007fe8 <_vfprintf_r>
700076de:	b003      	add	sp, #12
700076e0:	f85d eb04 	ldr.w	lr, [sp], #4
700076e4:	b004      	add	sp, #16
700076e6:	4770      	bx	lr
700076e8:	24000028 	.word	0x24000028

700076ec <_puts_r>:
700076ec:	b530      	push	{r4, r5, lr}
700076ee:	4605      	mov	r5, r0
700076f0:	b089      	sub	sp, #36	@ 0x24
700076f2:	4608      	mov	r0, r1
700076f4:	460c      	mov	r4, r1
700076f6:	f7f8 fdfb 	bl	700002f0 <strlen>
700076fa:	4b20      	ldr	r3, [pc, #128]	@ (7000777c <_puts_r+0x90>)
700076fc:	9306      	str	r3, [sp, #24]
700076fe:	2301      	movs	r3, #1
70007700:	e9cd 4004 	strd	r4, r0, [sp, #16]
70007704:	9307      	str	r3, [sp, #28]
70007706:	4418      	add	r0, r3
70007708:	ab04      	add	r3, sp, #16
7000770a:	9301      	str	r3, [sp, #4]
7000770c:	2302      	movs	r3, #2
7000770e:	9302      	str	r3, [sp, #8]
70007710:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
70007712:	68ac      	ldr	r4, [r5, #8]
70007714:	9003      	str	r0, [sp, #12]
70007716:	b913      	cbnz	r3, 7000771e <_puts_r+0x32>
70007718:	4628      	mov	r0, r5
7000771a:	f7ff ff9f 	bl	7000765c <__sinit>
7000771e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
70007720:	07da      	lsls	r2, r3, #31
70007722:	d405      	bmi.n	70007730 <_puts_r+0x44>
70007724:	89a3      	ldrh	r3, [r4, #12]
70007726:	059b      	lsls	r3, r3, #22
70007728:	d402      	bmi.n	70007730 <_puts_r+0x44>
7000772a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000772c:	f000 f8ee 	bl	7000790c <__retarget_lock_acquire_recursive>
70007730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
70007734:	0498      	lsls	r0, r3, #18
70007736:	d406      	bmi.n	70007746 <_puts_r+0x5a>
70007738:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000773a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000773e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
70007742:	81a3      	strh	r3, [r4, #12]
70007744:	6662      	str	r2, [r4, #100]	@ 0x64
70007746:	6e63      	ldr	r3, [r4, #100]	@ 0x64
70007748:	0499      	lsls	r1, r3, #18
7000774a:	d50d      	bpl.n	70007768 <_puts_r+0x7c>
7000774c:	f04f 35ff 	mov.w	r5, #4294967295
70007750:	6e63      	ldr	r3, [r4, #100]	@ 0x64
70007752:	07da      	lsls	r2, r3, #31
70007754:	d405      	bmi.n	70007762 <_puts_r+0x76>
70007756:	89a3      	ldrh	r3, [r4, #12]
70007758:	059b      	lsls	r3, r3, #22
7000775a:	d402      	bmi.n	70007762 <_puts_r+0x76>
7000775c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000775e:	f000 f8d6 	bl	7000790e <__retarget_lock_release_recursive>
70007762:	4628      	mov	r0, r5
70007764:	b009      	add	sp, #36	@ 0x24
70007766:	bd30      	pop	{r4, r5, pc}
70007768:	aa01      	add	r2, sp, #4
7000776a:	4621      	mov	r1, r4
7000776c:	4628      	mov	r0, r5
7000776e:	f001 fec1 	bl	700094f4 <__sfvwrite_r>
70007772:	2800      	cmp	r0, #0
70007774:	d1ea      	bne.n	7000774c <_puts_r+0x60>
70007776:	250a      	movs	r5, #10
70007778:	e7ea      	b.n	70007750 <_puts_r+0x64>
7000777a:	bf00      	nop
7000777c:	7000c043 	.word	0x7000c043

70007780 <puts>:
70007780:	4b02      	ldr	r3, [pc, #8]	@ (7000778c <puts+0xc>)
70007782:	4601      	mov	r1, r0
70007784:	6818      	ldr	r0, [r3, #0]
70007786:	f7ff bfb1 	b.w	700076ec <_puts_r>
7000778a:	bf00      	nop
7000778c:	24000028 	.word	0x24000028

70007790 <__sread>:
70007790:	b510      	push	{r4, lr}
70007792:	460c      	mov	r4, r1
70007794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
70007798:	f000 f868 	bl	7000786c <_read_r>
7000779c:	2800      	cmp	r0, #0
7000779e:	bfab      	itete	ge
700077a0:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
700077a2:	89a3      	ldrhlt	r3, [r4, #12]
700077a4:	181b      	addge	r3, r3, r0
700077a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
700077aa:	bfac      	ite	ge
700077ac:	6523      	strge	r3, [r4, #80]	@ 0x50
700077ae:	81a3      	strhlt	r3, [r4, #12]
700077b0:	bd10      	pop	{r4, pc}

700077b2 <__swrite>:
700077b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
700077b6:	461f      	mov	r7, r3
700077b8:	898b      	ldrh	r3, [r1, #12]
700077ba:	05db      	lsls	r3, r3, #23
700077bc:	4605      	mov	r5, r0
700077be:	460c      	mov	r4, r1
700077c0:	4616      	mov	r6, r2
700077c2:	d505      	bpl.n	700077d0 <__swrite+0x1e>
700077c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
700077c8:	2302      	movs	r3, #2
700077ca:	2200      	movs	r2, #0
700077cc:	f000 f83c 	bl	70007848 <_lseek_r>
700077d0:	89a3      	ldrh	r3, [r4, #12]
700077d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
700077d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
700077da:	81a3      	strh	r3, [r4, #12]
700077dc:	4632      	mov	r2, r6
700077de:	463b      	mov	r3, r7
700077e0:	4628      	mov	r0, r5
700077e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
700077e6:	f000 b853 	b.w	70007890 <_write_r>

700077ea <__sseek>:
700077ea:	b510      	push	{r4, lr}
700077ec:	460c      	mov	r4, r1
700077ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
700077f2:	f000 f829 	bl	70007848 <_lseek_r>
700077f6:	1c43      	adds	r3, r0, #1
700077f8:	89a3      	ldrh	r3, [r4, #12]
700077fa:	bf15      	itete	ne
700077fc:	6520      	strne	r0, [r4, #80]	@ 0x50
700077fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
70007802:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
70007806:	81a3      	strheq	r3, [r4, #12]
70007808:	bf18      	it	ne
7000780a:	81a3      	strhne	r3, [r4, #12]
7000780c:	bd10      	pop	{r4, pc}

7000780e <__sclose>:
7000780e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
70007812:	f000 b809 	b.w	70007828 <_close_r>

70007816 <memset>:
70007816:	4402      	add	r2, r0
70007818:	4603      	mov	r3, r0
7000781a:	4293      	cmp	r3, r2
7000781c:	d100      	bne.n	70007820 <memset+0xa>
7000781e:	4770      	bx	lr
70007820:	f803 1b01 	strb.w	r1, [r3], #1
70007824:	e7f9      	b.n	7000781a <memset+0x4>
	...

70007828 <_close_r>:
70007828:	b538      	push	{r3, r4, r5, lr}
7000782a:	4d06      	ldr	r5, [pc, #24]	@ (70007844 <_close_r+0x1c>)
7000782c:	2300      	movs	r3, #0
7000782e:	4604      	mov	r4, r0
70007830:	4608      	mov	r0, r1
70007832:	602b      	str	r3, [r5, #0]
70007834:	f7fa fa23 	bl	70001c7e <_close>
70007838:	1c43      	adds	r3, r0, #1
7000783a:	d102      	bne.n	70007842 <_close_r+0x1a>
7000783c:	682b      	ldr	r3, [r5, #0]
7000783e:	b103      	cbz	r3, 70007842 <_close_r+0x1a>
70007840:	6023      	str	r3, [r4, #0]
70007842:	bd38      	pop	{r3, r4, r5, pc}
70007844:	24000d58 	.word	0x24000d58

70007848 <_lseek_r>:
70007848:	b538      	push	{r3, r4, r5, lr}
7000784a:	4d07      	ldr	r5, [pc, #28]	@ (70007868 <_lseek_r+0x20>)
7000784c:	4604      	mov	r4, r0
7000784e:	4608      	mov	r0, r1
70007850:	4611      	mov	r1, r2
70007852:	2200      	movs	r2, #0
70007854:	602a      	str	r2, [r5, #0]
70007856:	461a      	mov	r2, r3
70007858:	f7fa fa38 	bl	70001ccc <_lseek>
7000785c:	1c43      	adds	r3, r0, #1
7000785e:	d102      	bne.n	70007866 <_lseek_r+0x1e>
70007860:	682b      	ldr	r3, [r5, #0]
70007862:	b103      	cbz	r3, 70007866 <_lseek_r+0x1e>
70007864:	6023      	str	r3, [r4, #0]
70007866:	bd38      	pop	{r3, r4, r5, pc}
70007868:	24000d58 	.word	0x24000d58

7000786c <_read_r>:
7000786c:	b538      	push	{r3, r4, r5, lr}
7000786e:	4d07      	ldr	r5, [pc, #28]	@ (7000788c <_read_r+0x20>)
70007870:	4604      	mov	r4, r0
70007872:	4608      	mov	r0, r1
70007874:	4611      	mov	r1, r2
70007876:	2200      	movs	r2, #0
70007878:	602a      	str	r2, [r5, #0]
7000787a:	461a      	mov	r2, r3
7000787c:	f7fa f9c6 	bl	70001c0c <_read>
70007880:	1c43      	adds	r3, r0, #1
70007882:	d102      	bne.n	7000788a <_read_r+0x1e>
70007884:	682b      	ldr	r3, [r5, #0]
70007886:	b103      	cbz	r3, 7000788a <_read_r+0x1e>
70007888:	6023      	str	r3, [r4, #0]
7000788a:	bd38      	pop	{r3, r4, r5, pc}
7000788c:	24000d58 	.word	0x24000d58

70007890 <_write_r>:
70007890:	b538      	push	{r3, r4, r5, lr}
70007892:	4d07      	ldr	r5, [pc, #28]	@ (700078b0 <_write_r+0x20>)
70007894:	4604      	mov	r4, r0
70007896:	4608      	mov	r0, r1
70007898:	4611      	mov	r1, r2
7000789a:	2200      	movs	r2, #0
7000789c:	602a      	str	r2, [r5, #0]
7000789e:	461a      	mov	r2, r3
700078a0:	f7fa f9d1 	bl	70001c46 <_write>
700078a4:	1c43      	adds	r3, r0, #1
700078a6:	d102      	bne.n	700078ae <_write_r+0x1e>
700078a8:	682b      	ldr	r3, [r5, #0]
700078aa:	b103      	cbz	r3, 700078ae <_write_r+0x1e>
700078ac:	6023      	str	r3, [r4, #0]
700078ae:	bd38      	pop	{r3, r4, r5, pc}
700078b0:	24000d58 	.word	0x24000d58

700078b4 <__errno>:
700078b4:	4b01      	ldr	r3, [pc, #4]	@ (700078bc <__errno+0x8>)
700078b6:	6818      	ldr	r0, [r3, #0]
700078b8:	4770      	bx	lr
700078ba:	bf00      	nop
700078bc:	24000028 	.word	0x24000028

700078c0 <__libc_init_array>:
700078c0:	b570      	push	{r4, r5, r6, lr}
700078c2:	4d0d      	ldr	r5, [pc, #52]	@ (700078f8 <__libc_init_array+0x38>)
700078c4:	4c0d      	ldr	r4, [pc, #52]	@ (700078fc <__libc_init_array+0x3c>)
700078c6:	1b64      	subs	r4, r4, r5
700078c8:	10a4      	asrs	r4, r4, #2
700078ca:	2600      	movs	r6, #0
700078cc:	42a6      	cmp	r6, r4
700078ce:	d109      	bne.n	700078e4 <__libc_init_array+0x24>
700078d0:	4d0b      	ldr	r5, [pc, #44]	@ (70007900 <__libc_init_array+0x40>)
700078d2:	4c0c      	ldr	r4, [pc, #48]	@ (70007904 <__libc_init_array+0x44>)
700078d4:	f004 f952 	bl	7000bb7c <_init>
700078d8:	1b64      	subs	r4, r4, r5
700078da:	10a4      	asrs	r4, r4, #2
700078dc:	2600      	movs	r6, #0
700078de:	42a6      	cmp	r6, r4
700078e0:	d105      	bne.n	700078ee <__libc_init_array+0x2e>
700078e2:	bd70      	pop	{r4, r5, r6, pc}
700078e4:	f855 3b04 	ldr.w	r3, [r5], #4
700078e8:	4798      	blx	r3
700078ea:	3601      	adds	r6, #1
700078ec:	e7ee      	b.n	700078cc <__libc_init_array+0xc>
700078ee:	f855 3b04 	ldr.w	r3, [r5], #4
700078f2:	4798      	blx	r3
700078f4:	3601      	adds	r6, #1
700078f6:	e7f2      	b.n	700078de <__libc_init_array+0x1e>
700078f8:	7000c294 	.word	0x7000c294
700078fc:	7000c294 	.word	0x7000c294
70007900:	7000c294 	.word	0x7000c294
70007904:	7000c2a0 	.word	0x7000c2a0

70007908 <__retarget_lock_init_recursive>:
70007908:	4770      	bx	lr

7000790a <__retarget_lock_close_recursive>:
7000790a:	4770      	bx	lr

7000790c <__retarget_lock_acquire_recursive>:
7000790c:	4770      	bx	lr

7000790e <__retarget_lock_release_recursive>:
7000790e:	4770      	bx	lr

70007910 <register_fini>:
70007910:	4b02      	ldr	r3, [pc, #8]	@ (7000791c <register_fini+0xc>)
70007912:	b113      	cbz	r3, 7000791a <register_fini+0xa>
70007914:	4802      	ldr	r0, [pc, #8]	@ (70007920 <register_fini+0x10>)
70007916:	f000 b805 	b.w	70007924 <atexit>
7000791a:	4770      	bx	lr
7000791c:	00000000 	.word	0x00000000
70007920:	700098bd 	.word	0x700098bd

70007924 <atexit>:
70007924:	2300      	movs	r3, #0
70007926:	4601      	mov	r1, r0
70007928:	461a      	mov	r2, r3
7000792a:	4618      	mov	r0, r3
7000792c:	f002 b828 	b.w	70009980 <__register_exitproc>

70007930 <_malloc_trim_r>:
70007930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
70007934:	4606      	mov	r6, r0
70007936:	2008      	movs	r0, #8
70007938:	4689      	mov	r9, r1
7000793a:	f001 ffd3 	bl	700098e4 <sysconf>
7000793e:	4f24      	ldr	r7, [pc, #144]	@ (700079d0 <_malloc_trim_r+0xa0>)
70007940:	4680      	mov	r8, r0
70007942:	4630      	mov	r0, r6
70007944:	f000 fb44 	bl	70007fd0 <__malloc_lock>
70007948:	68bb      	ldr	r3, [r7, #8]
7000794a:	685d      	ldr	r5, [r3, #4]
7000794c:	f025 0503 	bic.w	r5, r5, #3
70007950:	f1a5 0411 	sub.w	r4, r5, #17
70007954:	eba4 0409 	sub.w	r4, r4, r9
70007958:	4444      	add	r4, r8
7000795a:	fbb4 f4f8 	udiv	r4, r4, r8
7000795e:	3c01      	subs	r4, #1
70007960:	fb08 f404 	mul.w	r4, r8, r4
70007964:	45a0      	cmp	r8, r4
70007966:	dd05      	ble.n	70007974 <_malloc_trim_r+0x44>
70007968:	4630      	mov	r0, r6
7000796a:	f000 fb37 	bl	70007fdc <__malloc_unlock>
7000796e:	2000      	movs	r0, #0
70007970:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
70007974:	2100      	movs	r1, #0
70007976:	4630      	mov	r0, r6
70007978:	f001 ff90 	bl	7000989c <_sbrk_r>
7000797c:	68bb      	ldr	r3, [r7, #8]
7000797e:	442b      	add	r3, r5
70007980:	4298      	cmp	r0, r3
70007982:	d1f1      	bne.n	70007968 <_malloc_trim_r+0x38>
70007984:	4261      	negs	r1, r4
70007986:	4630      	mov	r0, r6
70007988:	f001 ff88 	bl	7000989c <_sbrk_r>
7000798c:	3001      	adds	r0, #1
7000798e:	d110      	bne.n	700079b2 <_malloc_trim_r+0x82>
70007990:	2100      	movs	r1, #0
70007992:	4630      	mov	r0, r6
70007994:	f001 ff82 	bl	7000989c <_sbrk_r>
70007998:	68ba      	ldr	r2, [r7, #8]
7000799a:	1a83      	subs	r3, r0, r2
7000799c:	2b0f      	cmp	r3, #15
7000799e:	dde3      	ble.n	70007968 <_malloc_trim_r+0x38>
700079a0:	490c      	ldr	r1, [pc, #48]	@ (700079d4 <_malloc_trim_r+0xa4>)
700079a2:	6809      	ldr	r1, [r1, #0]
700079a4:	1a40      	subs	r0, r0, r1
700079a6:	490c      	ldr	r1, [pc, #48]	@ (700079d8 <_malloc_trim_r+0xa8>)
700079a8:	f043 0301 	orr.w	r3, r3, #1
700079ac:	6008      	str	r0, [r1, #0]
700079ae:	6053      	str	r3, [r2, #4]
700079b0:	e7da      	b.n	70007968 <_malloc_trim_r+0x38>
700079b2:	68bb      	ldr	r3, [r7, #8]
700079b4:	4a08      	ldr	r2, [pc, #32]	@ (700079d8 <_malloc_trim_r+0xa8>)
700079b6:	1b2d      	subs	r5, r5, r4
700079b8:	f045 0501 	orr.w	r5, r5, #1
700079bc:	605d      	str	r5, [r3, #4]
700079be:	6813      	ldr	r3, [r2, #0]
700079c0:	4630      	mov	r0, r6
700079c2:	1b1b      	subs	r3, r3, r4
700079c4:	6013      	str	r3, [r2, #0]
700079c6:	f000 fb09 	bl	70007fdc <__malloc_unlock>
700079ca:	2001      	movs	r0, #1
700079cc:	e7d0      	b.n	70007970 <_malloc_trim_r+0x40>
700079ce:	bf00      	nop
700079d0:	2400017c 	.word	0x2400017c
700079d4:	24000174 	.word	0x24000174
700079d8:	24000d64 	.word	0x24000d64

700079dc <_free_r>:
700079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
700079de:	4604      	mov	r4, r0
700079e0:	460f      	mov	r7, r1
700079e2:	2900      	cmp	r1, #0
700079e4:	f000 80b1 	beq.w	70007b4a <_free_r+0x16e>
700079e8:	f000 faf2 	bl	70007fd0 <__malloc_lock>
700079ec:	f857 2c04 	ldr.w	r2, [r7, #-4]
700079f0:	4d56      	ldr	r5, [pc, #344]	@ (70007b4c <_free_r+0x170>)
700079f2:	f022 0001 	bic.w	r0, r2, #1
700079f6:	f1a7 0308 	sub.w	r3, r7, #8
700079fa:	eb03 0c00 	add.w	ip, r3, r0
700079fe:	68a9      	ldr	r1, [r5, #8]
70007a00:	f8dc 6004 	ldr.w	r6, [ip, #4]
70007a04:	4561      	cmp	r1, ip
70007a06:	f026 0603 	bic.w	r6, r6, #3
70007a0a:	f002 0201 	and.w	r2, r2, #1
70007a0e:	d11b      	bne.n	70007a48 <_free_r+0x6c>
70007a10:	4406      	add	r6, r0
70007a12:	b93a      	cbnz	r2, 70007a24 <_free_r+0x48>
70007a14:	f857 2c08 	ldr.w	r2, [r7, #-8]
70007a18:	1a9b      	subs	r3, r3, r2
70007a1a:	4416      	add	r6, r2
70007a1c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
70007a20:	60ca      	str	r2, [r1, #12]
70007a22:	6091      	str	r1, [r2, #8]
70007a24:	f046 0201 	orr.w	r2, r6, #1
70007a28:	605a      	str	r2, [r3, #4]
70007a2a:	60ab      	str	r3, [r5, #8]
70007a2c:	4b48      	ldr	r3, [pc, #288]	@ (70007b50 <_free_r+0x174>)
70007a2e:	681b      	ldr	r3, [r3, #0]
70007a30:	42b3      	cmp	r3, r6
70007a32:	d804      	bhi.n	70007a3e <_free_r+0x62>
70007a34:	4b47      	ldr	r3, [pc, #284]	@ (70007b54 <_free_r+0x178>)
70007a36:	4620      	mov	r0, r4
70007a38:	6819      	ldr	r1, [r3, #0]
70007a3a:	f7ff ff79 	bl	70007930 <_malloc_trim_r>
70007a3e:	4620      	mov	r0, r4
70007a40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
70007a44:	f000 baca 	b.w	70007fdc <__malloc_unlock>
70007a48:	f8cc 6004 	str.w	r6, [ip, #4]
70007a4c:	2a00      	cmp	r2, #0
70007a4e:	d138      	bne.n	70007ac2 <_free_r+0xe6>
70007a50:	f857 1c08 	ldr.w	r1, [r7, #-8]
70007a54:	1a5b      	subs	r3, r3, r1
70007a56:	4408      	add	r0, r1
70007a58:	6899      	ldr	r1, [r3, #8]
70007a5a:	f105 0708 	add.w	r7, r5, #8
70007a5e:	42b9      	cmp	r1, r7
70007a60:	d031      	beq.n	70007ac6 <_free_r+0xea>
70007a62:	68df      	ldr	r7, [r3, #12]
70007a64:	60cf      	str	r7, [r1, #12]
70007a66:	60b9      	str	r1, [r7, #8]
70007a68:	eb0c 0106 	add.w	r1, ip, r6
70007a6c:	6849      	ldr	r1, [r1, #4]
70007a6e:	07c9      	lsls	r1, r1, #31
70007a70:	d40b      	bmi.n	70007a8a <_free_r+0xae>
70007a72:	f8dc 1008 	ldr.w	r1, [ip, #8]
70007a76:	4430      	add	r0, r6
70007a78:	bb3a      	cbnz	r2, 70007aca <_free_r+0xee>
70007a7a:	4e37      	ldr	r6, [pc, #220]	@ (70007b58 <_free_r+0x17c>)
70007a7c:	42b1      	cmp	r1, r6
70007a7e:	d124      	bne.n	70007aca <_free_r+0xee>
70007a80:	e9c5 3304 	strd	r3, r3, [r5, #16]
70007a84:	e9c3 1102 	strd	r1, r1, [r3, #8]
70007a88:	2201      	movs	r2, #1
70007a8a:	f040 0101 	orr.w	r1, r0, #1
70007a8e:	6059      	str	r1, [r3, #4]
70007a90:	5018      	str	r0, [r3, r0]
70007a92:	2a00      	cmp	r2, #0
70007a94:	d1d3      	bne.n	70007a3e <_free_r+0x62>
70007a96:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
70007a9a:	d21b      	bcs.n	70007ad4 <_free_r+0xf8>
70007a9c:	08c2      	lsrs	r2, r0, #3
70007a9e:	2101      	movs	r1, #1
70007aa0:	0940      	lsrs	r0, r0, #5
70007aa2:	4081      	lsls	r1, r0
70007aa4:	6868      	ldr	r0, [r5, #4]
70007aa6:	3201      	adds	r2, #1
70007aa8:	4301      	orrs	r1, r0
70007aaa:	6069      	str	r1, [r5, #4]
70007aac:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
70007ab0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
70007ab4:	3908      	subs	r1, #8
70007ab6:	e9c3 0102 	strd	r0, r1, [r3, #8]
70007aba:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
70007abe:	60c3      	str	r3, [r0, #12]
70007ac0:	e7bd      	b.n	70007a3e <_free_r+0x62>
70007ac2:	2200      	movs	r2, #0
70007ac4:	e7d0      	b.n	70007a68 <_free_r+0x8c>
70007ac6:	2201      	movs	r2, #1
70007ac8:	e7ce      	b.n	70007a68 <_free_r+0x8c>
70007aca:	f8dc 600c 	ldr.w	r6, [ip, #12]
70007ace:	60ce      	str	r6, [r1, #12]
70007ad0:	60b1      	str	r1, [r6, #8]
70007ad2:	e7da      	b.n	70007a8a <_free_r+0xae>
70007ad4:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
70007ad8:	ea4f 2250 	mov.w	r2, r0, lsr #9
70007adc:	d214      	bcs.n	70007b08 <_free_r+0x12c>
70007ade:	0982      	lsrs	r2, r0, #6
70007ae0:	3238      	adds	r2, #56	@ 0x38
70007ae2:	1c51      	adds	r1, r2, #1
70007ae4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
70007ae8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
70007aec:	428e      	cmp	r6, r1
70007aee:	d125      	bne.n	70007b3c <_free_r+0x160>
70007af0:	2001      	movs	r0, #1
70007af2:	1092      	asrs	r2, r2, #2
70007af4:	fa00 f202 	lsl.w	r2, r0, r2
70007af8:	6868      	ldr	r0, [r5, #4]
70007afa:	4302      	orrs	r2, r0
70007afc:	606a      	str	r2, [r5, #4]
70007afe:	e9c3 1602 	strd	r1, r6, [r3, #8]
70007b02:	60b3      	str	r3, [r6, #8]
70007b04:	60cb      	str	r3, [r1, #12]
70007b06:	e79a      	b.n	70007a3e <_free_r+0x62>
70007b08:	2a14      	cmp	r2, #20
70007b0a:	d801      	bhi.n	70007b10 <_free_r+0x134>
70007b0c:	325b      	adds	r2, #91	@ 0x5b
70007b0e:	e7e8      	b.n	70007ae2 <_free_r+0x106>
70007b10:	2a54      	cmp	r2, #84	@ 0x54
70007b12:	d802      	bhi.n	70007b1a <_free_r+0x13e>
70007b14:	0b02      	lsrs	r2, r0, #12
70007b16:	326e      	adds	r2, #110	@ 0x6e
70007b18:	e7e3      	b.n	70007ae2 <_free_r+0x106>
70007b1a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
70007b1e:	d802      	bhi.n	70007b26 <_free_r+0x14a>
70007b20:	0bc2      	lsrs	r2, r0, #15
70007b22:	3277      	adds	r2, #119	@ 0x77
70007b24:	e7dd      	b.n	70007ae2 <_free_r+0x106>
70007b26:	f240 5154 	movw	r1, #1364	@ 0x554
70007b2a:	428a      	cmp	r2, r1
70007b2c:	bf9a      	itte	ls
70007b2e:	0c82      	lsrls	r2, r0, #18
70007b30:	327c      	addls	r2, #124	@ 0x7c
70007b32:	227e      	movhi	r2, #126	@ 0x7e
70007b34:	e7d5      	b.n	70007ae2 <_free_r+0x106>
70007b36:	6889      	ldr	r1, [r1, #8]
70007b38:	428e      	cmp	r6, r1
70007b3a:	d004      	beq.n	70007b46 <_free_r+0x16a>
70007b3c:	684a      	ldr	r2, [r1, #4]
70007b3e:	f022 0203 	bic.w	r2, r2, #3
70007b42:	4282      	cmp	r2, r0
70007b44:	d8f7      	bhi.n	70007b36 <_free_r+0x15a>
70007b46:	68ce      	ldr	r6, [r1, #12]
70007b48:	e7d9      	b.n	70007afe <_free_r+0x122>
70007b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
70007b4c:	2400017c 	.word	0x2400017c
70007b50:	24000178 	.word	0x24000178
70007b54:	24000d94 	.word	0x24000d94
70007b58:	24000184 	.word	0x24000184

70007b5c <_malloc_r>:
70007b5c:	f101 030b 	add.w	r3, r1, #11
70007b60:	2b16      	cmp	r3, #22
70007b62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
70007b66:	4605      	mov	r5, r0
70007b68:	d906      	bls.n	70007b78 <_malloc_r+0x1c>
70007b6a:	f033 0707 	bics.w	r7, r3, #7
70007b6e:	d504      	bpl.n	70007b7a <_malloc_r+0x1e>
70007b70:	230c      	movs	r3, #12
70007b72:	602b      	str	r3, [r5, #0]
70007b74:	2400      	movs	r4, #0
70007b76:	e1a3      	b.n	70007ec0 <_malloc_r+0x364>
70007b78:	2710      	movs	r7, #16
70007b7a:	42b9      	cmp	r1, r7
70007b7c:	d8f8      	bhi.n	70007b70 <_malloc_r+0x14>
70007b7e:	4628      	mov	r0, r5
70007b80:	f000 fa26 	bl	70007fd0 <__malloc_lock>
70007b84:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
70007b88:	4eaf      	ldr	r6, [pc, #700]	@ (70007e48 <_malloc_r+0x2ec>)
70007b8a:	d237      	bcs.n	70007bfc <_malloc_r+0xa0>
70007b8c:	f107 0208 	add.w	r2, r7, #8
70007b90:	4432      	add	r2, r6
70007b92:	f1a2 0108 	sub.w	r1, r2, #8
70007b96:	6854      	ldr	r4, [r2, #4]
70007b98:	428c      	cmp	r4, r1
70007b9a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
70007b9e:	d102      	bne.n	70007ba6 <_malloc_r+0x4a>
70007ba0:	68d4      	ldr	r4, [r2, #12]
70007ba2:	42a2      	cmp	r2, r4
70007ba4:	d010      	beq.n	70007bc8 <_malloc_r+0x6c>
70007ba6:	6863      	ldr	r3, [r4, #4]
70007ba8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
70007bac:	f023 0303 	bic.w	r3, r3, #3
70007bb0:	60ca      	str	r2, [r1, #12]
70007bb2:	4423      	add	r3, r4
70007bb4:	6091      	str	r1, [r2, #8]
70007bb6:	685a      	ldr	r2, [r3, #4]
70007bb8:	f042 0201 	orr.w	r2, r2, #1
70007bbc:	605a      	str	r2, [r3, #4]
70007bbe:	4628      	mov	r0, r5
70007bc0:	f000 fa0c 	bl	70007fdc <__malloc_unlock>
70007bc4:	3408      	adds	r4, #8
70007bc6:	e17b      	b.n	70007ec0 <_malloc_r+0x364>
70007bc8:	3302      	adds	r3, #2
70007bca:	6934      	ldr	r4, [r6, #16]
70007bcc:	499f      	ldr	r1, [pc, #636]	@ (70007e4c <_malloc_r+0x2f0>)
70007bce:	428c      	cmp	r4, r1
70007bd0:	d077      	beq.n	70007cc2 <_malloc_r+0x166>
70007bd2:	6862      	ldr	r2, [r4, #4]
70007bd4:	f022 0c03 	bic.w	ip, r2, #3
70007bd8:	ebac 0007 	sub.w	r0, ip, r7
70007bdc:	280f      	cmp	r0, #15
70007bde:	dd48      	ble.n	70007c72 <_malloc_r+0x116>
70007be0:	19e2      	adds	r2, r4, r7
70007be2:	f040 0301 	orr.w	r3, r0, #1
70007be6:	f047 0701 	orr.w	r7, r7, #1
70007bea:	6067      	str	r7, [r4, #4]
70007bec:	e9c6 2204 	strd	r2, r2, [r6, #16]
70007bf0:	e9c2 1102 	strd	r1, r1, [r2, #8]
70007bf4:	6053      	str	r3, [r2, #4]
70007bf6:	f844 000c 	str.w	r0, [r4, ip]
70007bfa:	e7e0      	b.n	70007bbe <_malloc_r+0x62>
70007bfc:	0a7b      	lsrs	r3, r7, #9
70007bfe:	d02a      	beq.n	70007c56 <_malloc_r+0xfa>
70007c00:	2b04      	cmp	r3, #4
70007c02:	d812      	bhi.n	70007c2a <_malloc_r+0xce>
70007c04:	09bb      	lsrs	r3, r7, #6
70007c06:	3338      	adds	r3, #56	@ 0x38
70007c08:	1c5a      	adds	r2, r3, #1
70007c0a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
70007c0e:	f1a2 0c08 	sub.w	ip, r2, #8
70007c12:	6854      	ldr	r4, [r2, #4]
70007c14:	4564      	cmp	r4, ip
70007c16:	d006      	beq.n	70007c26 <_malloc_r+0xca>
70007c18:	6862      	ldr	r2, [r4, #4]
70007c1a:	f022 0203 	bic.w	r2, r2, #3
70007c1e:	1bd0      	subs	r0, r2, r7
70007c20:	280f      	cmp	r0, #15
70007c22:	dd1c      	ble.n	70007c5e <_malloc_r+0x102>
70007c24:	3b01      	subs	r3, #1
70007c26:	3301      	adds	r3, #1
70007c28:	e7cf      	b.n	70007bca <_malloc_r+0x6e>
70007c2a:	2b14      	cmp	r3, #20
70007c2c:	d801      	bhi.n	70007c32 <_malloc_r+0xd6>
70007c2e:	335b      	adds	r3, #91	@ 0x5b
70007c30:	e7ea      	b.n	70007c08 <_malloc_r+0xac>
70007c32:	2b54      	cmp	r3, #84	@ 0x54
70007c34:	d802      	bhi.n	70007c3c <_malloc_r+0xe0>
70007c36:	0b3b      	lsrs	r3, r7, #12
70007c38:	336e      	adds	r3, #110	@ 0x6e
70007c3a:	e7e5      	b.n	70007c08 <_malloc_r+0xac>
70007c3c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
70007c40:	d802      	bhi.n	70007c48 <_malloc_r+0xec>
70007c42:	0bfb      	lsrs	r3, r7, #15
70007c44:	3377      	adds	r3, #119	@ 0x77
70007c46:	e7df      	b.n	70007c08 <_malloc_r+0xac>
70007c48:	f240 5254 	movw	r2, #1364	@ 0x554
70007c4c:	4293      	cmp	r3, r2
70007c4e:	d804      	bhi.n	70007c5a <_malloc_r+0xfe>
70007c50:	0cbb      	lsrs	r3, r7, #18
70007c52:	337c      	adds	r3, #124	@ 0x7c
70007c54:	e7d8      	b.n	70007c08 <_malloc_r+0xac>
70007c56:	233f      	movs	r3, #63	@ 0x3f
70007c58:	e7d6      	b.n	70007c08 <_malloc_r+0xac>
70007c5a:	237e      	movs	r3, #126	@ 0x7e
70007c5c:	e7d4      	b.n	70007c08 <_malloc_r+0xac>
70007c5e:	2800      	cmp	r0, #0
70007c60:	68e1      	ldr	r1, [r4, #12]
70007c62:	db04      	blt.n	70007c6e <_malloc_r+0x112>
70007c64:	68a3      	ldr	r3, [r4, #8]
70007c66:	60d9      	str	r1, [r3, #12]
70007c68:	608b      	str	r3, [r1, #8]
70007c6a:	18a3      	adds	r3, r4, r2
70007c6c:	e7a3      	b.n	70007bb6 <_malloc_r+0x5a>
70007c6e:	460c      	mov	r4, r1
70007c70:	e7d0      	b.n	70007c14 <_malloc_r+0xb8>
70007c72:	2800      	cmp	r0, #0
70007c74:	e9c6 1104 	strd	r1, r1, [r6, #16]
70007c78:	db07      	blt.n	70007c8a <_malloc_r+0x12e>
70007c7a:	44a4      	add	ip, r4
70007c7c:	f8dc 3004 	ldr.w	r3, [ip, #4]
70007c80:	f043 0301 	orr.w	r3, r3, #1
70007c84:	f8cc 3004 	str.w	r3, [ip, #4]
70007c88:	e799      	b.n	70007bbe <_malloc_r+0x62>
70007c8a:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
70007c8e:	6870      	ldr	r0, [r6, #4]
70007c90:	f080 8095 	bcs.w	70007dbe <_malloc_r+0x262>
70007c94:	ea4f 02dc 	mov.w	r2, ip, lsr #3
70007c98:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
70007c9c:	f04f 0c01 	mov.w	ip, #1
70007ca0:	3201      	adds	r2, #1
70007ca2:	fa0c fc0e 	lsl.w	ip, ip, lr
70007ca6:	ea4c 0000 	orr.w	r0, ip, r0
70007caa:	6070      	str	r0, [r6, #4]
70007cac:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
70007cb0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
70007cb4:	3808      	subs	r0, #8
70007cb6:	e9c4 c002 	strd	ip, r0, [r4, #8]
70007cba:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
70007cbe:	f8cc 400c 	str.w	r4, [ip, #12]
70007cc2:	1098      	asrs	r0, r3, #2
70007cc4:	2201      	movs	r2, #1
70007cc6:	4082      	lsls	r2, r0
70007cc8:	6870      	ldr	r0, [r6, #4]
70007cca:	4290      	cmp	r0, r2
70007ccc:	d326      	bcc.n	70007d1c <_malloc_r+0x1c0>
70007cce:	4210      	tst	r0, r2
70007cd0:	d106      	bne.n	70007ce0 <_malloc_r+0x184>
70007cd2:	f023 0303 	bic.w	r3, r3, #3
70007cd6:	0052      	lsls	r2, r2, #1
70007cd8:	4210      	tst	r0, r2
70007cda:	f103 0304 	add.w	r3, r3, #4
70007cde:	d0fa      	beq.n	70007cd6 <_malloc_r+0x17a>
70007ce0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
70007ce4:	46c1      	mov	r9, r8
70007ce6:	469e      	mov	lr, r3
70007ce8:	f8d9 400c 	ldr.w	r4, [r9, #12]
70007cec:	454c      	cmp	r4, r9
70007cee:	f040 80b9 	bne.w	70007e64 <_malloc_r+0x308>
70007cf2:	f10e 0e01 	add.w	lr, lr, #1
70007cf6:	f01e 0f03 	tst.w	lr, #3
70007cfa:	f109 0908 	add.w	r9, r9, #8
70007cfe:	d1f3      	bne.n	70007ce8 <_malloc_r+0x18c>
70007d00:	0798      	lsls	r0, r3, #30
70007d02:	f040 80e3 	bne.w	70007ecc <_malloc_r+0x370>
70007d06:	6873      	ldr	r3, [r6, #4]
70007d08:	ea23 0302 	bic.w	r3, r3, r2
70007d0c:	6073      	str	r3, [r6, #4]
70007d0e:	6870      	ldr	r0, [r6, #4]
70007d10:	0052      	lsls	r2, r2, #1
70007d12:	4290      	cmp	r0, r2
70007d14:	d302      	bcc.n	70007d1c <_malloc_r+0x1c0>
70007d16:	2a00      	cmp	r2, #0
70007d18:	f040 80e5 	bne.w	70007ee6 <_malloc_r+0x38a>
70007d1c:	f8d6 a008 	ldr.w	sl, [r6, #8]
70007d20:	f8da 3004 	ldr.w	r3, [sl, #4]
70007d24:	f023 0903 	bic.w	r9, r3, #3
70007d28:	45b9      	cmp	r9, r7
70007d2a:	d304      	bcc.n	70007d36 <_malloc_r+0x1da>
70007d2c:	eba9 0207 	sub.w	r2, r9, r7
70007d30:	2a0f      	cmp	r2, #15
70007d32:	f300 8141 	bgt.w	70007fb8 <_malloc_r+0x45c>
70007d36:	4b46      	ldr	r3, [pc, #280]	@ (70007e50 <_malloc_r+0x2f4>)
70007d38:	6819      	ldr	r1, [r3, #0]
70007d3a:	3110      	adds	r1, #16
70007d3c:	4439      	add	r1, r7
70007d3e:	2008      	movs	r0, #8
70007d40:	9101      	str	r1, [sp, #4]
70007d42:	f001 fdcf 	bl	700098e4 <sysconf>
70007d46:	4a43      	ldr	r2, [pc, #268]	@ (70007e54 <_malloc_r+0x2f8>)
70007d48:	9901      	ldr	r1, [sp, #4]
70007d4a:	6813      	ldr	r3, [r2, #0]
70007d4c:	3301      	adds	r3, #1
70007d4e:	bf1f      	itttt	ne
70007d50:	f101 31ff 	addne.w	r1, r1, #4294967295
70007d54:	1809      	addne	r1, r1, r0
70007d56:	4243      	negne	r3, r0
70007d58:	4019      	andne	r1, r3
70007d5a:	4680      	mov	r8, r0
70007d5c:	4628      	mov	r0, r5
70007d5e:	9101      	str	r1, [sp, #4]
70007d60:	f001 fd9c 	bl	7000989c <_sbrk_r>
70007d64:	1c42      	adds	r2, r0, #1
70007d66:	eb0a 0b09 	add.w	fp, sl, r9
70007d6a:	4604      	mov	r4, r0
70007d6c:	f000 80f7 	beq.w	70007f5e <_malloc_r+0x402>
70007d70:	4583      	cmp	fp, r0
70007d72:	9901      	ldr	r1, [sp, #4]
70007d74:	4a37      	ldr	r2, [pc, #220]	@ (70007e54 <_malloc_r+0x2f8>)
70007d76:	d902      	bls.n	70007d7e <_malloc_r+0x222>
70007d78:	45b2      	cmp	sl, r6
70007d7a:	f040 80f0 	bne.w	70007f5e <_malloc_r+0x402>
70007d7e:	4b36      	ldr	r3, [pc, #216]	@ (70007e58 <_malloc_r+0x2fc>)
70007d80:	6818      	ldr	r0, [r3, #0]
70007d82:	45a3      	cmp	fp, r4
70007d84:	eb00 0e01 	add.w	lr, r0, r1
70007d88:	f8c3 e000 	str.w	lr, [r3]
70007d8c:	f108 3cff 	add.w	ip, r8, #4294967295
70007d90:	f040 80ab 	bne.w	70007eea <_malloc_r+0x38e>
70007d94:	ea1b 0f0c 	tst.w	fp, ip
70007d98:	f040 80a7 	bne.w	70007eea <_malloc_r+0x38e>
70007d9c:	68b2      	ldr	r2, [r6, #8]
70007d9e:	4449      	add	r1, r9
70007da0:	f041 0101 	orr.w	r1, r1, #1
70007da4:	6051      	str	r1, [r2, #4]
70007da6:	4a2d      	ldr	r2, [pc, #180]	@ (70007e5c <_malloc_r+0x300>)
70007da8:	681b      	ldr	r3, [r3, #0]
70007daa:	6811      	ldr	r1, [r2, #0]
70007dac:	428b      	cmp	r3, r1
70007dae:	bf88      	it	hi
70007db0:	6013      	strhi	r3, [r2, #0]
70007db2:	4a2b      	ldr	r2, [pc, #172]	@ (70007e60 <_malloc_r+0x304>)
70007db4:	6811      	ldr	r1, [r2, #0]
70007db6:	428b      	cmp	r3, r1
70007db8:	bf88      	it	hi
70007dba:	6013      	strhi	r3, [r2, #0]
70007dbc:	e0cf      	b.n	70007f5e <_malloc_r+0x402>
70007dbe:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
70007dc2:	ea4f 225c 	mov.w	r2, ip, lsr #9
70007dc6:	d218      	bcs.n	70007dfa <_malloc_r+0x29e>
70007dc8:	ea4f 129c 	mov.w	r2, ip, lsr #6
70007dcc:	3238      	adds	r2, #56	@ 0x38
70007dce:	f102 0e01 	add.w	lr, r2, #1
70007dd2:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
70007dd6:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
70007dda:	45f0      	cmp	r8, lr
70007ddc:	d12b      	bne.n	70007e36 <_malloc_r+0x2da>
70007dde:	1092      	asrs	r2, r2, #2
70007de0:	f04f 0c01 	mov.w	ip, #1
70007de4:	fa0c f202 	lsl.w	r2, ip, r2
70007de8:	4302      	orrs	r2, r0
70007dea:	6072      	str	r2, [r6, #4]
70007dec:	e9c4 e802 	strd	lr, r8, [r4, #8]
70007df0:	f8c8 4008 	str.w	r4, [r8, #8]
70007df4:	f8ce 400c 	str.w	r4, [lr, #12]
70007df8:	e763      	b.n	70007cc2 <_malloc_r+0x166>
70007dfa:	2a14      	cmp	r2, #20
70007dfc:	d801      	bhi.n	70007e02 <_malloc_r+0x2a6>
70007dfe:	325b      	adds	r2, #91	@ 0x5b
70007e00:	e7e5      	b.n	70007dce <_malloc_r+0x272>
70007e02:	2a54      	cmp	r2, #84	@ 0x54
70007e04:	d803      	bhi.n	70007e0e <_malloc_r+0x2b2>
70007e06:	ea4f 321c 	mov.w	r2, ip, lsr #12
70007e0a:	326e      	adds	r2, #110	@ 0x6e
70007e0c:	e7df      	b.n	70007dce <_malloc_r+0x272>
70007e0e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
70007e12:	d803      	bhi.n	70007e1c <_malloc_r+0x2c0>
70007e14:	ea4f 32dc 	mov.w	r2, ip, lsr #15
70007e18:	3277      	adds	r2, #119	@ 0x77
70007e1a:	e7d8      	b.n	70007dce <_malloc_r+0x272>
70007e1c:	f240 5e54 	movw	lr, #1364	@ 0x554
70007e20:	4572      	cmp	r2, lr
70007e22:	bf9a      	itte	ls
70007e24:	ea4f 429c 	movls.w	r2, ip, lsr #18
70007e28:	327c      	addls	r2, #124	@ 0x7c
70007e2a:	227e      	movhi	r2, #126	@ 0x7e
70007e2c:	e7cf      	b.n	70007dce <_malloc_r+0x272>
70007e2e:	f8de e008 	ldr.w	lr, [lr, #8]
70007e32:	45f0      	cmp	r8, lr
70007e34:	d005      	beq.n	70007e42 <_malloc_r+0x2e6>
70007e36:	f8de 2004 	ldr.w	r2, [lr, #4]
70007e3a:	f022 0203 	bic.w	r2, r2, #3
70007e3e:	4562      	cmp	r2, ip
70007e40:	d8f5      	bhi.n	70007e2e <_malloc_r+0x2d2>
70007e42:	f8de 800c 	ldr.w	r8, [lr, #12]
70007e46:	e7d1      	b.n	70007dec <_malloc_r+0x290>
70007e48:	2400017c 	.word	0x2400017c
70007e4c:	24000184 	.word	0x24000184
70007e50:	24000d94 	.word	0x24000d94
70007e54:	24000174 	.word	0x24000174
70007e58:	24000d64 	.word	0x24000d64
70007e5c:	24000d90 	.word	0x24000d90
70007e60:	24000d8c 	.word	0x24000d8c
70007e64:	6860      	ldr	r0, [r4, #4]
70007e66:	f8d4 c00c 	ldr.w	ip, [r4, #12]
70007e6a:	f020 0003 	bic.w	r0, r0, #3
70007e6e:	eba0 0a07 	sub.w	sl, r0, r7
70007e72:	f1ba 0f0f 	cmp.w	sl, #15
70007e76:	dd12      	ble.n	70007e9e <_malloc_r+0x342>
70007e78:	68a3      	ldr	r3, [r4, #8]
70007e7a:	19e2      	adds	r2, r4, r7
70007e7c:	f047 0701 	orr.w	r7, r7, #1
70007e80:	6067      	str	r7, [r4, #4]
70007e82:	f8c3 c00c 	str.w	ip, [r3, #12]
70007e86:	f8cc 3008 	str.w	r3, [ip, #8]
70007e8a:	f04a 0301 	orr.w	r3, sl, #1
70007e8e:	e9c6 2204 	strd	r2, r2, [r6, #16]
70007e92:	e9c2 1102 	strd	r1, r1, [r2, #8]
70007e96:	6053      	str	r3, [r2, #4]
70007e98:	f844 a000 	str.w	sl, [r4, r0]
70007e9c:	e68f      	b.n	70007bbe <_malloc_r+0x62>
70007e9e:	f1ba 0f00 	cmp.w	sl, #0
70007ea2:	db11      	blt.n	70007ec8 <_malloc_r+0x36c>
70007ea4:	4420      	add	r0, r4
70007ea6:	6843      	ldr	r3, [r0, #4]
70007ea8:	f043 0301 	orr.w	r3, r3, #1
70007eac:	6043      	str	r3, [r0, #4]
70007eae:	f854 3f08 	ldr.w	r3, [r4, #8]!
70007eb2:	4628      	mov	r0, r5
70007eb4:	f8c3 c00c 	str.w	ip, [r3, #12]
70007eb8:	f8cc 3008 	str.w	r3, [ip, #8]
70007ebc:	f000 f88e 	bl	70007fdc <__malloc_unlock>
70007ec0:	4620      	mov	r0, r4
70007ec2:	b003      	add	sp, #12
70007ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
70007ec8:	4664      	mov	r4, ip
70007eca:	e70f      	b.n	70007cec <_malloc_r+0x190>
70007ecc:	f858 0908 	ldr.w	r0, [r8], #-8
70007ed0:	4540      	cmp	r0, r8
70007ed2:	f103 33ff 	add.w	r3, r3, #4294967295
70007ed6:	f43f af13 	beq.w	70007d00 <_malloc_r+0x1a4>
70007eda:	e718      	b.n	70007d0e <_malloc_r+0x1b2>
70007edc:	3304      	adds	r3, #4
70007ede:	0052      	lsls	r2, r2, #1
70007ee0:	4210      	tst	r0, r2
70007ee2:	d0fb      	beq.n	70007edc <_malloc_r+0x380>
70007ee4:	e6fc      	b.n	70007ce0 <_malloc_r+0x184>
70007ee6:	4673      	mov	r3, lr
70007ee8:	e7fa      	b.n	70007ee0 <_malloc_r+0x384>
70007eea:	6810      	ldr	r0, [r2, #0]
70007eec:	3001      	adds	r0, #1
70007eee:	bf1b      	ittet	ne
70007ef0:	eba4 0b0b 	subne.w	fp, r4, fp
70007ef4:	eb0b 020e 	addne.w	r2, fp, lr
70007ef8:	6014      	streq	r4, [r2, #0]
70007efa:	601a      	strne	r2, [r3, #0]
70007efc:	f014 0b07 	ands.w	fp, r4, #7
70007f00:	bf1a      	itte	ne
70007f02:	f1cb 0008 	rsbne	r0, fp, #8
70007f06:	1824      	addne	r4, r4, r0
70007f08:	4658      	moveq	r0, fp
70007f0a:	1862      	adds	r2, r4, r1
70007f0c:	ea02 010c 	and.w	r1, r2, ip
70007f10:	4480      	add	r8, r0
70007f12:	eba8 0801 	sub.w	r8, r8, r1
70007f16:	ea08 080c 	and.w	r8, r8, ip
70007f1a:	4641      	mov	r1, r8
70007f1c:	4628      	mov	r0, r5
70007f1e:	9201      	str	r2, [sp, #4]
70007f20:	f001 fcbc 	bl	7000989c <_sbrk_r>
70007f24:	1c43      	adds	r3, r0, #1
70007f26:	9a01      	ldr	r2, [sp, #4]
70007f28:	4b28      	ldr	r3, [pc, #160]	@ (70007fcc <_malloc_r+0x470>)
70007f2a:	d107      	bne.n	70007f3c <_malloc_r+0x3e0>
70007f2c:	f1bb 0f00 	cmp.w	fp, #0
70007f30:	d023      	beq.n	70007f7a <_malloc_r+0x41e>
70007f32:	f1ab 0008 	sub.w	r0, fp, #8
70007f36:	4410      	add	r0, r2
70007f38:	f04f 0800 	mov.w	r8, #0
70007f3c:	681a      	ldr	r2, [r3, #0]
70007f3e:	60b4      	str	r4, [r6, #8]
70007f40:	1b00      	subs	r0, r0, r4
70007f42:	4440      	add	r0, r8
70007f44:	4442      	add	r2, r8
70007f46:	f040 0001 	orr.w	r0, r0, #1
70007f4a:	45b2      	cmp	sl, r6
70007f4c:	601a      	str	r2, [r3, #0]
70007f4e:	6060      	str	r0, [r4, #4]
70007f50:	f43f af29 	beq.w	70007da6 <_malloc_r+0x24a>
70007f54:	f1b9 0f0f 	cmp.w	r9, #15
70007f58:	d812      	bhi.n	70007f80 <_malloc_r+0x424>
70007f5a:	2301      	movs	r3, #1
70007f5c:	6063      	str	r3, [r4, #4]
70007f5e:	68b3      	ldr	r3, [r6, #8]
70007f60:	685b      	ldr	r3, [r3, #4]
70007f62:	f023 0303 	bic.w	r3, r3, #3
70007f66:	42bb      	cmp	r3, r7
70007f68:	eba3 0207 	sub.w	r2, r3, r7
70007f6c:	d301      	bcc.n	70007f72 <_malloc_r+0x416>
70007f6e:	2a0f      	cmp	r2, #15
70007f70:	dc22      	bgt.n	70007fb8 <_malloc_r+0x45c>
70007f72:	4628      	mov	r0, r5
70007f74:	f000 f832 	bl	70007fdc <__malloc_unlock>
70007f78:	e5fc      	b.n	70007b74 <_malloc_r+0x18>
70007f7a:	4610      	mov	r0, r2
70007f7c:	46d8      	mov	r8, fp
70007f7e:	e7dd      	b.n	70007f3c <_malloc_r+0x3e0>
70007f80:	f8da 2004 	ldr.w	r2, [sl, #4]
70007f84:	f1a9 090c 	sub.w	r9, r9, #12
70007f88:	f029 0907 	bic.w	r9, r9, #7
70007f8c:	f002 0201 	and.w	r2, r2, #1
70007f90:	ea42 0209 	orr.w	r2, r2, r9
70007f94:	f8ca 2004 	str.w	r2, [sl, #4]
70007f98:	2105      	movs	r1, #5
70007f9a:	eb0a 0209 	add.w	r2, sl, r9
70007f9e:	f1b9 0f0f 	cmp.w	r9, #15
70007fa2:	e9c2 1101 	strd	r1, r1, [r2, #4]
70007fa6:	f67f aefe 	bls.w	70007da6 <_malloc_r+0x24a>
70007faa:	f10a 0108 	add.w	r1, sl, #8
70007fae:	4628      	mov	r0, r5
70007fb0:	f7ff fd14 	bl	700079dc <_free_r>
70007fb4:	4b05      	ldr	r3, [pc, #20]	@ (70007fcc <_malloc_r+0x470>)
70007fb6:	e6f6      	b.n	70007da6 <_malloc_r+0x24a>
70007fb8:	68b4      	ldr	r4, [r6, #8]
70007fba:	f047 0301 	orr.w	r3, r7, #1
70007fbe:	4427      	add	r7, r4
70007fc0:	f042 0201 	orr.w	r2, r2, #1
70007fc4:	6063      	str	r3, [r4, #4]
70007fc6:	60b7      	str	r7, [r6, #8]
70007fc8:	607a      	str	r2, [r7, #4]
70007fca:	e5f8      	b.n	70007bbe <_malloc_r+0x62>
70007fcc:	24000d64 	.word	0x24000d64

70007fd0 <__malloc_lock>:
70007fd0:	4801      	ldr	r0, [pc, #4]	@ (70007fd8 <__malloc_lock+0x8>)
70007fd2:	f7ff bc9b 	b.w	7000790c <__retarget_lock_acquire_recursive>
70007fd6:	bf00      	nop
70007fd8:	24000d5c 	.word	0x24000d5c

70007fdc <__malloc_unlock>:
70007fdc:	4801      	ldr	r0, [pc, #4]	@ (70007fe4 <__malloc_unlock+0x8>)
70007fde:	f7ff bc96 	b.w	7000790e <__retarget_lock_release_recursive>
70007fe2:	bf00      	nop
70007fe4:	24000d5c 	.word	0x24000d5c

70007fe8 <_vfprintf_r>:
70007fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
70007fec:	ed2d 8b04 	vpush	{d8-d9}
70007ff0:	b0cb      	sub	sp, #300	@ 0x12c
70007ff2:	468b      	mov	fp, r1
70007ff4:	4692      	mov	sl, r2
70007ff6:	461c      	mov	r4, r3
70007ff8:	461f      	mov	r7, r3
70007ffa:	9002      	str	r0, [sp, #8]
70007ffc:	f001 fc4a 	bl	70009894 <_localeconv_r>
70008000:	6803      	ldr	r3, [r0, #0]
70008002:	930f      	str	r3, [sp, #60]	@ 0x3c
70008004:	4618      	mov	r0, r3
70008006:	f7f8 f973 	bl	700002f0 <strlen>
7000800a:	9b02      	ldr	r3, [sp, #8]
7000800c:	9009      	str	r0, [sp, #36]	@ 0x24
7000800e:	b123      	cbz	r3, 7000801a <_vfprintf_r+0x32>
70008010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008012:	b913      	cbnz	r3, 7000801a <_vfprintf_r+0x32>
70008014:	9802      	ldr	r0, [sp, #8]
70008016:	f7ff fb21 	bl	7000765c <__sinit>
7000801a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000801e:	07dd      	lsls	r5, r3, #31
70008020:	d407      	bmi.n	70008032 <_vfprintf_r+0x4a>
70008022:	f8bb 300c 	ldrh.w	r3, [fp, #12]
70008026:	0598      	lsls	r0, r3, #22
70008028:	d403      	bmi.n	70008032 <_vfprintf_r+0x4a>
7000802a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000802e:	f7ff fc6d 	bl	7000790c <__retarget_lock_acquire_recursive>
70008032:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
70008036:	0499      	lsls	r1, r3, #18
70008038:	d409      	bmi.n	7000804e <_vfprintf_r+0x66>
7000803a:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
7000803e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
70008042:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
70008046:	f8ab 300c 	strh.w	r3, [fp, #12]
7000804a:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
7000804e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
70008052:	049a      	lsls	r2, r3, #18
70008054:	d50a      	bpl.n	7000806c <_vfprintf_r+0x84>
70008056:	07de      	lsls	r6, r3, #31
70008058:	d517      	bpl.n	7000808a <_vfprintf_r+0xa2>
7000805a:	f04f 33ff 	mov.w	r3, #4294967295
7000805e:	930b      	str	r3, [sp, #44]	@ 0x2c
70008060:	980b      	ldr	r0, [sp, #44]	@ 0x2c
70008062:	b04b      	add	sp, #300	@ 0x12c
70008064:	ecbd 8b04 	vpop	{d8-d9}
70008068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000806c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
70008070:	071d      	lsls	r5, r3, #28
70008072:	d502      	bpl.n	7000807a <_vfprintf_r+0x92>
70008074:	f8db 3010 	ldr.w	r3, [fp, #16]
70008078:	b983      	cbnz	r3, 7000809c <_vfprintf_r+0xb4>
7000807a:	9802      	ldr	r0, [sp, #8]
7000807c:	4659      	mov	r1, fp
7000807e:	f001 fb85 	bl	7000978c <__swsetup_r>
70008082:	b158      	cbz	r0, 7000809c <_vfprintf_r+0xb4>
70008084:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
70008088:	e7e5      	b.n	70008056 <_vfprintf_r+0x6e>
7000808a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000808e:	0598      	lsls	r0, r3, #22
70008090:	d4e3      	bmi.n	7000805a <_vfprintf_r+0x72>
70008092:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
70008096:	f7ff fc3a 	bl	7000790e <__retarget_lock_release_recursive>
7000809a:	e7de      	b.n	7000805a <_vfprintf_r+0x72>
7000809c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
700080a0:	f003 021a 	and.w	r2, r3, #26
700080a4:	2a0a      	cmp	r2, #10
700080a6:	d118      	bne.n	700080da <_vfprintf_r+0xf2>
700080a8:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
700080ac:	2a00      	cmp	r2, #0
700080ae:	db14      	blt.n	700080da <_vfprintf_r+0xf2>
700080b0:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
700080b4:	07d1      	lsls	r1, r2, #31
700080b6:	d405      	bmi.n	700080c4 <_vfprintf_r+0xdc>
700080b8:	059a      	lsls	r2, r3, #22
700080ba:	d403      	bmi.n	700080c4 <_vfprintf_r+0xdc>
700080bc:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
700080c0:	f7ff fc25 	bl	7000790e <__retarget_lock_release_recursive>
700080c4:	9802      	ldr	r0, [sp, #8]
700080c6:	4623      	mov	r3, r4
700080c8:	4652      	mov	r2, sl
700080ca:	4659      	mov	r1, fp
700080cc:	b04b      	add	sp, #300	@ 0x12c
700080ce:	ecbd 8b04 	vpop	{d8-d9}
700080d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
700080d6:	f001 b969 	b.w	700093ac <__sbprintf>
700080da:	2300      	movs	r3, #0
700080dc:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
700080e0:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 70008340 <_vfprintf_r+0x358>
700080e4:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
700080e8:	ac21      	add	r4, sp, #132	@ 0x84
700080ea:	941e      	str	r4, [sp, #120]	@ 0x78
700080ec:	9303      	str	r3, [sp, #12]
700080ee:	9307      	str	r3, [sp, #28]
700080f0:	930e      	str	r3, [sp, #56]	@ 0x38
700080f2:	9310      	str	r3, [sp, #64]	@ 0x40
700080f4:	930b      	str	r3, [sp, #44]	@ 0x2c
700080f6:	4653      	mov	r3, sl
700080f8:	461d      	mov	r5, r3
700080fa:	f813 2b01 	ldrb.w	r2, [r3], #1
700080fe:	b10a      	cbz	r2, 70008104 <_vfprintf_r+0x11c>
70008100:	2a25      	cmp	r2, #37	@ 0x25
70008102:	d1f9      	bne.n	700080f8 <_vfprintf_r+0x110>
70008104:	ebb5 060a 	subs.w	r6, r5, sl
70008108:	d00d      	beq.n	70008126 <_vfprintf_r+0x13e>
7000810a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000810c:	4433      	add	r3, r6
7000810e:	9320      	str	r3, [sp, #128]	@ 0x80
70008110:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008112:	3301      	adds	r3, #1
70008114:	2b07      	cmp	r3, #7
70008116:	e9c4 a600 	strd	sl, r6, [r4]
7000811a:	931f      	str	r3, [sp, #124]	@ 0x7c
7000811c:	dc75      	bgt.n	7000820a <_vfprintf_r+0x222>
7000811e:	3408      	adds	r4, #8
70008120:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
70008122:	4433      	add	r3, r6
70008124:	930b      	str	r3, [sp, #44]	@ 0x2c
70008126:	782b      	ldrb	r3, [r5, #0]
70008128:	2b00      	cmp	r3, #0
7000812a:	f001 80fa 	beq.w	70009322 <_vfprintf_r+0x133a>
7000812e:	2200      	movs	r2, #0
70008130:	1c6b      	adds	r3, r5, #1
70008132:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
70008136:	f04f 36ff 	mov.w	r6, #4294967295
7000813a:	920a      	str	r2, [sp, #40]	@ 0x28
7000813c:	4615      	mov	r5, r2
7000813e:	f813 2b01 	ldrb.w	r2, [r3], #1
70008142:	9204      	str	r2, [sp, #16]
70008144:	9308      	str	r3, [sp, #32]
70008146:	9b04      	ldr	r3, [sp, #16]
70008148:	3b20      	subs	r3, #32
7000814a:	2b5a      	cmp	r3, #90	@ 0x5a
7000814c:	f200 8571 	bhi.w	70008c32 <_vfprintf_r+0xc4a>
70008150:	e8df f013 	tbh	[pc, r3, lsl #1]
70008154:	056f009d 	.word	0x056f009d
70008158:	00a5056f 	.word	0x00a5056f
7000815c:	056f056f 	.word	0x056f056f
70008160:	0085056f 	.word	0x0085056f
70008164:	056f056f 	.word	0x056f056f
70008168:	00b200a8 	.word	0x00b200a8
7000816c:	00af056f 	.word	0x00af056f
70008170:	056f00b4 	.word	0x056f00b4
70008174:	00d200cf 	.word	0x00d200cf
70008178:	00d200d2 	.word	0x00d200d2
7000817c:	00d200d2 	.word	0x00d200d2
70008180:	00d200d2 	.word	0x00d200d2
70008184:	00d200d2 	.word	0x00d200d2
70008188:	056f056f 	.word	0x056f056f
7000818c:	056f056f 	.word	0x056f056f
70008190:	056f056f 	.word	0x056f056f
70008194:	014a056f 	.word	0x014a056f
70008198:	0109056f 	.word	0x0109056f
7000819c:	014a011b 	.word	0x014a011b
700081a0:	014a014a 	.word	0x014a014a
700081a4:	056f056f 	.word	0x056f056f
700081a8:	056f056f 	.word	0x056f056f
700081ac:	056f00e5 	.word	0x056f00e5
700081b0:	0467056f 	.word	0x0467056f
700081b4:	056f056f 	.word	0x056f056f
700081b8:	04b1056f 	.word	0x04b1056f
700081bc:	04d0056f 	.word	0x04d0056f
700081c0:	056f056f 	.word	0x056f056f
700081c4:	056f04f3 	.word	0x056f04f3
700081c8:	056f056f 	.word	0x056f056f
700081cc:	056f056f 	.word	0x056f056f
700081d0:	056f056f 	.word	0x056f056f
700081d4:	014a056f 	.word	0x014a056f
700081d8:	0109056f 	.word	0x0109056f
700081dc:	014a011d 	.word	0x014a011d
700081e0:	014a014a 	.word	0x014a014a
700081e4:	011d00e8 	.word	0x011d00e8
700081e8:	056f0103 	.word	0x056f0103
700081ec:	056f00fc 	.word	0x056f00fc
700081f0:	0469044b 	.word	0x0469044b
700081f4:	0103049f 	.word	0x0103049f
700081f8:	04b1056f 	.word	0x04b1056f
700081fc:	04d2009b 	.word	0x04d2009b
70008200:	056f056f 	.word	0x056f056f
70008204:	056f0065 	.word	0x056f0065
70008208:	009b      	.short	0x009b
7000820a:	9802      	ldr	r0, [sp, #8]
7000820c:	aa1e      	add	r2, sp, #120	@ 0x78
7000820e:	4659      	mov	r1, fp
70008210:	f001 f90c 	bl	7000942c <__sprint_r>
70008214:	2800      	cmp	r0, #0
70008216:	f040 8139 	bne.w	7000848c <_vfprintf_r+0x4a4>
7000821a:	ac21      	add	r4, sp, #132	@ 0x84
7000821c:	e780      	b.n	70008120 <_vfprintf_r+0x138>
7000821e:	4b4a      	ldr	r3, [pc, #296]	@ (70008348 <_vfprintf_r+0x360>)
70008220:	9312      	str	r3, [sp, #72]	@ 0x48
70008222:	f015 0320 	ands.w	r3, r5, #32
70008226:	f000 848b 	beq.w	70008b40 <_vfprintf_r+0xb58>
7000822a:	3707      	adds	r7, #7
7000822c:	f027 0307 	bic.w	r3, r7, #7
70008230:	461a      	mov	r2, r3
70008232:	f8d3 8004 	ldr.w	r8, [r3, #4]
70008236:	f852 7b08 	ldr.w	r7, [r2], #8
7000823a:	9205      	str	r2, [sp, #20]
7000823c:	07eb      	lsls	r3, r5, #31
7000823e:	d50a      	bpl.n	70008256 <_vfprintf_r+0x26e>
70008240:	ea57 0308 	orrs.w	r3, r7, r8
70008244:	d007      	beq.n	70008256 <_vfprintf_r+0x26e>
70008246:	2330      	movs	r3, #48	@ 0x30
70008248:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
7000824c:	9b04      	ldr	r3, [sp, #16]
7000824e:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
70008252:	f045 0502 	orr.w	r5, r5, #2
70008256:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000825a:	2302      	movs	r3, #2
7000825c:	e3f2      	b.n	70008a44 <_vfprintf_r+0xa5c>
7000825e:	9802      	ldr	r0, [sp, #8]
70008260:	f001 fb18 	bl	70009894 <_localeconv_r>
70008264:	6843      	ldr	r3, [r0, #4]
70008266:	9310      	str	r3, [sp, #64]	@ 0x40
70008268:	4618      	mov	r0, r3
7000826a:	f7f8 f841 	bl	700002f0 <strlen>
7000826e:	900e      	str	r0, [sp, #56]	@ 0x38
70008270:	9802      	ldr	r0, [sp, #8]
70008272:	f001 fb0f 	bl	70009894 <_localeconv_r>
70008276:	6883      	ldr	r3, [r0, #8]
70008278:	9307      	str	r3, [sp, #28]
7000827a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000827c:	b12b      	cbz	r3, 7000828a <_vfprintf_r+0x2a2>
7000827e:	9b07      	ldr	r3, [sp, #28]
70008280:	b11b      	cbz	r3, 7000828a <_vfprintf_r+0x2a2>
70008282:	781b      	ldrb	r3, [r3, #0]
70008284:	b10b      	cbz	r3, 7000828a <_vfprintf_r+0x2a2>
70008286:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
7000828a:	9b08      	ldr	r3, [sp, #32]
7000828c:	e757      	b.n	7000813e <_vfprintf_r+0x156>
7000828e:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
70008292:	2b00      	cmp	r3, #0
70008294:	d1f9      	bne.n	7000828a <_vfprintf_r+0x2a2>
70008296:	2320      	movs	r3, #32
70008298:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000829c:	e7f5      	b.n	7000828a <_vfprintf_r+0x2a2>
7000829e:	f045 0501 	orr.w	r5, r5, #1
700082a2:	e7f2      	b.n	7000828a <_vfprintf_r+0x2a2>
700082a4:	f857 3b04 	ldr.w	r3, [r7], #4
700082a8:	930a      	str	r3, [sp, #40]	@ 0x28
700082aa:	2b00      	cmp	r3, #0
700082ac:	daed      	bge.n	7000828a <_vfprintf_r+0x2a2>
700082ae:	425b      	negs	r3, r3
700082b0:	930a      	str	r3, [sp, #40]	@ 0x28
700082b2:	f045 0504 	orr.w	r5, r5, #4
700082b6:	e7e8      	b.n	7000828a <_vfprintf_r+0x2a2>
700082b8:	232b      	movs	r3, #43	@ 0x2b
700082ba:	e7ed      	b.n	70008298 <_vfprintf_r+0x2b0>
700082bc:	9b08      	ldr	r3, [sp, #32]
700082be:	f813 2b01 	ldrb.w	r2, [r3], #1
700082c2:	9204      	str	r2, [sp, #16]
700082c4:	2a2a      	cmp	r2, #42	@ 0x2a
700082c6:	d111      	bne.n	700082ec <_vfprintf_r+0x304>
700082c8:	f857 6b04 	ldr.w	r6, [r7], #4
700082cc:	9308      	str	r3, [sp, #32]
700082ce:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
700082d2:	e7da      	b.n	7000828a <_vfprintf_r+0x2a2>
700082d4:	fb01 2606 	mla	r6, r1, r6, r2
700082d8:	f813 2b01 	ldrb.w	r2, [r3], #1
700082dc:	9204      	str	r2, [sp, #16]
700082de:	9a04      	ldr	r2, [sp, #16]
700082e0:	3a30      	subs	r2, #48	@ 0x30
700082e2:	2a09      	cmp	r2, #9
700082e4:	d9f6      	bls.n	700082d4 <_vfprintf_r+0x2ec>
700082e6:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
700082ea:	e72b      	b.n	70008144 <_vfprintf_r+0x15c>
700082ec:	2600      	movs	r6, #0
700082ee:	210a      	movs	r1, #10
700082f0:	e7f5      	b.n	700082de <_vfprintf_r+0x2f6>
700082f2:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
700082f6:	e7c8      	b.n	7000828a <_vfprintf_r+0x2a2>
700082f8:	2300      	movs	r3, #0
700082fa:	930a      	str	r3, [sp, #40]	@ 0x28
700082fc:	220a      	movs	r2, #10
700082fe:	9b04      	ldr	r3, [sp, #16]
70008300:	990a      	ldr	r1, [sp, #40]	@ 0x28
70008302:	3b30      	subs	r3, #48	@ 0x30
70008304:	fb02 3301 	mla	r3, r2, r1, r3
70008308:	930a      	str	r3, [sp, #40]	@ 0x28
7000830a:	9b08      	ldr	r3, [sp, #32]
7000830c:	f813 1b01 	ldrb.w	r1, [r3], #1
70008310:	9308      	str	r3, [sp, #32]
70008312:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
70008316:	2b09      	cmp	r3, #9
70008318:	9104      	str	r1, [sp, #16]
7000831a:	d9f0      	bls.n	700082fe <_vfprintf_r+0x316>
7000831c:	e713      	b.n	70008146 <_vfprintf_r+0x15e>
7000831e:	f045 0508 	orr.w	r5, r5, #8
70008322:	e7b2      	b.n	7000828a <_vfprintf_r+0x2a2>
70008324:	9b08      	ldr	r3, [sp, #32]
70008326:	781b      	ldrb	r3, [r3, #0]
70008328:	2b68      	cmp	r3, #104	@ 0x68
7000832a:	bf01      	itttt	eq
7000832c:	9b08      	ldreq	r3, [sp, #32]
7000832e:	3301      	addeq	r3, #1
70008330:	9308      	streq	r3, [sp, #32]
70008332:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
70008336:	bf18      	it	ne
70008338:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
7000833c:	e7a5      	b.n	7000828a <_vfprintf_r+0x2a2>
7000833e:	bf00      	nop
	...
70008348:	7000bf0c 	.word	0x7000bf0c
7000834c:	9b08      	ldr	r3, [sp, #32]
7000834e:	781b      	ldrb	r3, [r3, #0]
70008350:	2b6c      	cmp	r3, #108	@ 0x6c
70008352:	d105      	bne.n	70008360 <_vfprintf_r+0x378>
70008354:	9b08      	ldr	r3, [sp, #32]
70008356:	3301      	adds	r3, #1
70008358:	9308      	str	r3, [sp, #32]
7000835a:	f045 0520 	orr.w	r5, r5, #32
7000835e:	e794      	b.n	7000828a <_vfprintf_r+0x2a2>
70008360:	f045 0510 	orr.w	r5, r5, #16
70008364:	e791      	b.n	7000828a <_vfprintf_r+0x2a2>
70008366:	463a      	mov	r2, r7
70008368:	f852 3b04 	ldr.w	r3, [r2], #4
7000836c:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
70008370:	2300      	movs	r3, #0
70008372:	9205      	str	r2, [sp, #20]
70008374:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
70008378:	4699      	mov	r9, r3
7000837a:	2601      	movs	r6, #1
7000837c:	930c      	str	r3, [sp, #48]	@ 0x30
7000837e:	4698      	mov	r8, r3
70008380:	9306      	str	r3, [sp, #24]
70008382:	461f      	mov	r7, r3
70008384:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
70008388:	e18f      	b.n	700086aa <_vfprintf_r+0x6c2>
7000838a:	f045 0510 	orr.w	r5, r5, #16
7000838e:	06ab      	lsls	r3, r5, #26
70008390:	d514      	bpl.n	700083bc <_vfprintf_r+0x3d4>
70008392:	3707      	adds	r7, #7
70008394:	f027 0307 	bic.w	r3, r7, #7
70008398:	461a      	mov	r2, r3
7000839a:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000839e:	f852 7b08 	ldr.w	r7, [r2], #8
700083a2:	9205      	str	r2, [sp, #20]
700083a4:	f1b8 0f00 	cmp.w	r8, #0
700083a8:	da06      	bge.n	700083b8 <_vfprintf_r+0x3d0>
700083aa:	427f      	negs	r7, r7
700083ac:	f04f 032d 	mov.w	r3, #45	@ 0x2d
700083b0:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
700083b4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
700083b8:	2301      	movs	r3, #1
700083ba:	e346      	b.n	70008a4a <_vfprintf_r+0xa62>
700083bc:	463a      	mov	r2, r7
700083be:	06e8      	lsls	r0, r5, #27
700083c0:	f852 3b04 	ldr.w	r3, [r2], #4
700083c4:	9205      	str	r2, [sp, #20]
700083c6:	d503      	bpl.n	700083d0 <_vfprintf_r+0x3e8>
700083c8:	461f      	mov	r7, r3
700083ca:	ea4f 78e3 	mov.w	r8, r3, asr #31
700083ce:	e7e9      	b.n	700083a4 <_vfprintf_r+0x3bc>
700083d0:	0669      	lsls	r1, r5, #25
700083d2:	d503      	bpl.n	700083dc <_vfprintf_r+0x3f4>
700083d4:	b21f      	sxth	r7, r3
700083d6:	f343 38c0 	sbfx	r8, r3, #15, #1
700083da:	e7e3      	b.n	700083a4 <_vfprintf_r+0x3bc>
700083dc:	05aa      	lsls	r2, r5, #22
700083de:	d5f3      	bpl.n	700083c8 <_vfprintf_r+0x3e0>
700083e0:	b25f      	sxtb	r7, r3
700083e2:	f343 18c0 	sbfx	r8, r3, #7, #1
700083e6:	e7dd      	b.n	700083a4 <_vfprintf_r+0x3bc>
700083e8:	3707      	adds	r7, #7
700083ea:	f027 0307 	bic.w	r3, r7, #7
700083ee:	ecb3 8b02 	vldmia	r3!, {d8}
700083f2:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 70008580 <_vfprintf_r+0x598>
700083f6:	eeb0 6bc8 	vabs.f64	d6, d8
700083fa:	eeb4 6b47 	vcmp.f64	d6, d7
700083fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70008402:	9305      	str	r3, [sp, #20]
70008404:	dd17      	ble.n	70008436 <_vfprintf_r+0x44e>
70008406:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
7000840a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000840e:	d502      	bpl.n	70008416 <_vfprintf_r+0x42e>
70008410:	232d      	movs	r3, #45	@ 0x2d
70008412:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
70008416:	4a5c      	ldr	r2, [pc, #368]	@ (70008588 <_vfprintf_r+0x5a0>)
70008418:	4b5c      	ldr	r3, [pc, #368]	@ (7000858c <_vfprintf_r+0x5a4>)
7000841a:	9904      	ldr	r1, [sp, #16]
7000841c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
70008420:	2947      	cmp	r1, #71	@ 0x47
70008422:	bfcc      	ite	gt
70008424:	4692      	movgt	sl, r2
70008426:	469a      	movle	sl, r3
70008428:	f04f 0900 	mov.w	r9, #0
7000842c:	2603      	movs	r6, #3
7000842e:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
70008432:	f000 bfb1 	b.w	70009398 <_vfprintf_r+0x13b0>
70008436:	eeb4 8b48 	vcmp.f64	d8, d8
7000843a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000843e:	d709      	bvc.n	70008454 <_vfprintf_r+0x46c>
70008440:	ee18 3a90 	vmov	r3, s17
70008444:	2b00      	cmp	r3, #0
70008446:	bfbc      	itt	lt
70008448:	232d      	movlt	r3, #45	@ 0x2d
7000844a:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
7000844e:	4a50      	ldr	r2, [pc, #320]	@ (70008590 <_vfprintf_r+0x5a8>)
70008450:	4b50      	ldr	r3, [pc, #320]	@ (70008594 <_vfprintf_r+0x5ac>)
70008452:	e7e2      	b.n	7000841a <_vfprintf_r+0x432>
70008454:	9b04      	ldr	r3, [sp, #16]
70008456:	2b61      	cmp	r3, #97	@ 0x61
70008458:	d02a      	beq.n	700084b0 <_vfprintf_r+0x4c8>
7000845a:	2b41      	cmp	r3, #65	@ 0x41
7000845c:	d12a      	bne.n	700084b4 <_vfprintf_r+0x4cc>
7000845e:	2358      	movs	r3, #88	@ 0x58
70008460:	2230      	movs	r2, #48	@ 0x30
70008462:	2e63      	cmp	r6, #99	@ 0x63
70008464:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
70008468:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
7000846c:	f045 0502 	orr.w	r5, r5, #2
70008470:	dd2c      	ble.n	700084cc <_vfprintf_r+0x4e4>
70008472:	9802      	ldr	r0, [sp, #8]
70008474:	1c71      	adds	r1, r6, #1
70008476:	f7ff fb71 	bl	70007b5c <_malloc_r>
7000847a:	4682      	mov	sl, r0
7000847c:	2800      	cmp	r0, #0
7000847e:	d16f      	bne.n	70008560 <_vfprintf_r+0x578>
70008480:	f8bb 300c 	ldrh.w	r3, [fp, #12]
70008484:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70008488:	f8ab 300c 	strh.w	r3, [fp, #12]
7000848c:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
70008490:	07d9      	lsls	r1, r3, #31
70008492:	d407      	bmi.n	700084a4 <_vfprintf_r+0x4bc>
70008494:	f8bb 300c 	ldrh.w	r3, [fp, #12]
70008498:	059a      	lsls	r2, r3, #22
7000849a:	d403      	bmi.n	700084a4 <_vfprintf_r+0x4bc>
7000849c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
700084a0:	f7ff fa35 	bl	7000790e <__retarget_lock_release_recursive>
700084a4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
700084a8:	065b      	lsls	r3, r3, #25
700084aa:	f57f add9 	bpl.w	70008060 <_vfprintf_r+0x78>
700084ae:	e5d4      	b.n	7000805a <_vfprintf_r+0x72>
700084b0:	2378      	movs	r3, #120	@ 0x78
700084b2:	e7d5      	b.n	70008460 <_vfprintf_r+0x478>
700084b4:	1c77      	adds	r7, r6, #1
700084b6:	d055      	beq.n	70008564 <_vfprintf_r+0x57c>
700084b8:	9b04      	ldr	r3, [sp, #16]
700084ba:	f023 0320 	bic.w	r3, r3, #32
700084be:	2b47      	cmp	r3, #71	@ 0x47
700084c0:	d101      	bne.n	700084c6 <_vfprintf_r+0x4de>
700084c2:	2e00      	cmp	r6, #0
700084c4:	d052      	beq.n	7000856c <_vfprintf_r+0x584>
700084c6:	f04f 0900 	mov.w	r9, #0
700084ca:	e003      	b.n	700084d4 <_vfprintf_r+0x4ec>
700084cc:	f04f 0900 	mov.w	r9, #0
700084d0:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
700084d4:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
700084d8:	930c      	str	r3, [sp, #48]	@ 0x30
700084da:	ee18 3a90 	vmov	r3, s17
700084de:	2b00      	cmp	r3, #0
700084e0:	da47      	bge.n	70008572 <_vfprintf_r+0x58a>
700084e2:	eeb1 9b48 	vneg.f64	d9, d8
700084e6:	232d      	movs	r3, #45	@ 0x2d
700084e8:	930d      	str	r3, [sp, #52]	@ 0x34
700084ea:	9b04      	ldr	r3, [sp, #16]
700084ec:	f023 0820 	bic.w	r8, r3, #32
700084f0:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
700084f4:	f040 81b5 	bne.w	70008862 <_vfprintf_r+0x87a>
700084f8:	eeb0 0b49 	vmov.f64	d0, d9
700084fc:	a818      	add	r0, sp, #96	@ 0x60
700084fe:	f001 fa0b 	bl	70009918 <frexp>
70008502:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
70008506:	ee20 0b07 	vmul.f64	d0, d0, d7
7000850a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000850e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70008512:	bf04      	itt	eq
70008514:	2301      	moveq	r3, #1
70008516:	9318      	streq	r3, [sp, #96]	@ 0x60
70008518:	491f      	ldr	r1, [pc, #124]	@ (70008598 <_vfprintf_r+0x5b0>)
7000851a:	4b20      	ldr	r3, [pc, #128]	@ (7000859c <_vfprintf_r+0x5b4>)
7000851c:	9a04      	ldr	r2, [sp, #16]
7000851e:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
70008522:	2a61      	cmp	r2, #97	@ 0x61
70008524:	bf08      	it	eq
70008526:	4619      	moveq	r1, r3
70008528:	3e01      	subs	r6, #1
7000852a:	4653      	mov	r3, sl
7000852c:	ee20 0b07 	vmul.f64	d0, d0, d7
70008530:	eefd 6bc0 	vcvt.s32.f64	s13, d0
70008534:	ee16 2a90 	vmov	r2, s13
70008538:	5c88      	ldrb	r0, [r1, r2]
7000853a:	f803 0b01 	strb.w	r0, [r3], #1
7000853e:	1c70      	adds	r0, r6, #1
70008540:	eeb8 6be6 	vcvt.f64.s32	d6, s13
70008544:	ee30 0b46 	vsub.f64	d0, d0, d6
70008548:	d02a      	beq.n	700085a0 <_vfprintf_r+0x5b8>
7000854a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000854e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70008552:	f106 32ff 	add.w	r2, r6, #4294967295
70008556:	d110      	bne.n	7000857a <_vfprintf_r+0x592>
70008558:	461a      	mov	r2, r3
7000855a:	1998      	adds	r0, r3, r6
7000855c:	2730      	movs	r7, #48	@ 0x30
7000855e:	e177      	b.n	70008850 <_vfprintf_r+0x868>
70008560:	4681      	mov	r9, r0
70008562:	e7b7      	b.n	700084d4 <_vfprintf_r+0x4ec>
70008564:	f04f 0900 	mov.w	r9, #0
70008568:	2606      	movs	r6, #6
7000856a:	e7b3      	b.n	700084d4 <_vfprintf_r+0x4ec>
7000856c:	46b1      	mov	r9, r6
7000856e:	2601      	movs	r6, #1
70008570:	e7b0      	b.n	700084d4 <_vfprintf_r+0x4ec>
70008572:	2300      	movs	r3, #0
70008574:	eeb0 9b48 	vmov.f64	d9, d8
70008578:	e7b6      	b.n	700084e8 <_vfprintf_r+0x500>
7000857a:	4616      	mov	r6, r2
7000857c:	e7d6      	b.n	7000852c <_vfprintf_r+0x544>
7000857e:	bf00      	nop
70008580:	ffffffff 	.word	0xffffffff
70008584:	7fefffff 	.word	0x7fefffff
70008588:	7000bf00 	.word	0x7000bf00
7000858c:	7000befc 	.word	0x7000befc
70008590:	7000bf08 	.word	0x7000bf08
70008594:	7000bf04 	.word	0x7000bf04
70008598:	7000bf1d 	.word	0x7000bf1d
7000859c:	7000bf0c 	.word	0x7000bf0c
700085a0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
700085a4:	eeb4 0bc7 	vcmpe.f64	d0, d7
700085a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
700085ac:	dc06      	bgt.n	700085bc <_vfprintf_r+0x5d4>
700085ae:	eeb4 0b47 	vcmp.f64	d0, d7
700085b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
700085b6:	d1cf      	bne.n	70008558 <_vfprintf_r+0x570>
700085b8:	07d7      	lsls	r7, r2, #31
700085ba:	d5cd      	bpl.n	70008558 <_vfprintf_r+0x570>
700085bc:	7bce      	ldrb	r6, [r1, #15]
700085be:	931c      	str	r3, [sp, #112]	@ 0x70
700085c0:	2730      	movs	r7, #48	@ 0x30
700085c2:	981c      	ldr	r0, [sp, #112]	@ 0x70
700085c4:	1e42      	subs	r2, r0, #1
700085c6:	921c      	str	r2, [sp, #112]	@ 0x70
700085c8:	f810 2c01 	ldrb.w	r2, [r0, #-1]
700085cc:	42b2      	cmp	r2, r6
700085ce:	f000 813a 	beq.w	70008846 <_vfprintf_r+0x85e>
700085d2:	2a39      	cmp	r2, #57	@ 0x39
700085d4:	bf16      	itet	ne
700085d6:	3201      	addne	r2, #1
700085d8:	7a8a      	ldrbeq	r2, [r1, #10]
700085da:	b2d2      	uxtbne	r2, r2
700085dc:	f800 2c01 	strb.w	r2, [r0, #-1]
700085e0:	eba3 030a 	sub.w	r3, r3, sl
700085e4:	9303      	str	r3, [sp, #12]
700085e6:	9904      	ldr	r1, [sp, #16]
700085e8:	f89d 2010 	ldrb.w	r2, [sp, #16]
700085ec:	9818      	ldr	r0, [sp, #96]	@ 0x60
700085ee:	f021 0120 	bic.w	r1, r1, #32
700085f2:	2941      	cmp	r1, #65	@ 0x41
700085f4:	bf08      	it	eq
700085f6:	320f      	addeq	r2, #15
700085f8:	f100 33ff 	add.w	r3, r0, #4294967295
700085fc:	bf06      	itte	eq
700085fe:	b2d2      	uxtbeq	r2, r2
70008600:	2101      	moveq	r1, #1
70008602:	2100      	movne	r1, #0
70008604:	2b00      	cmp	r3, #0
70008606:	9318      	str	r3, [sp, #96]	@ 0x60
70008608:	bfb8      	it	lt
7000860a:	f1c0 0301 	rsblt	r3, r0, #1
7000860e:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
70008612:	bfb4      	ite	lt
70008614:	222d      	movlt	r2, #45	@ 0x2d
70008616:	222b      	movge	r2, #43	@ 0x2b
70008618:	2b09      	cmp	r3, #9
7000861a:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
7000861e:	f340 8188 	ble.w	70008932 <_vfprintf_r+0x94a>
70008622:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
70008626:	270a      	movs	r7, #10
70008628:	4602      	mov	r2, r0
7000862a:	fbb3 f6f7 	udiv	r6, r3, r7
7000862e:	fb07 3116 	mls	r1, r7, r6, r3
70008632:	3130      	adds	r1, #48	@ 0x30
70008634:	f802 1c01 	strb.w	r1, [r2, #-1]
70008638:	4619      	mov	r1, r3
7000863a:	2963      	cmp	r1, #99	@ 0x63
7000863c:	f100 30ff 	add.w	r0, r0, #4294967295
70008640:	4633      	mov	r3, r6
70008642:	dcf1      	bgt.n	70008628 <_vfprintf_r+0x640>
70008644:	3330      	adds	r3, #48	@ 0x30
70008646:	1e91      	subs	r1, r2, #2
70008648:	f800 3c01 	strb.w	r3, [r0, #-1]
7000864c:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
70008650:	460b      	mov	r3, r1
70008652:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
70008656:	4283      	cmp	r3, r0
70008658:	f0c0 8166 	bcc.w	70008928 <_vfprintf_r+0x940>
7000865c:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
70008660:	1a9b      	subs	r3, r3, r2
70008662:	4281      	cmp	r1, r0
70008664:	bf88      	it	hi
70008666:	2300      	movhi	r3, #0
70008668:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000866c:	441a      	add	r2, r3
7000866e:	ab1a      	add	r3, sp, #104	@ 0x68
70008670:	1ad3      	subs	r3, r2, r3
70008672:	9311      	str	r3, [sp, #68]	@ 0x44
70008674:	9b03      	ldr	r3, [sp, #12]
70008676:	9a11      	ldr	r2, [sp, #68]	@ 0x44
70008678:	2b01      	cmp	r3, #1
7000867a:	eb03 0602 	add.w	r6, r3, r2
7000867e:	dc01      	bgt.n	70008684 <_vfprintf_r+0x69c>
70008680:	07ea      	lsls	r2, r5, #31
70008682:	d501      	bpl.n	70008688 <_vfprintf_r+0x6a0>
70008684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70008686:	441e      	add	r6, r3
70008688:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000868c:	f04f 0800 	mov.w	r8, #0
70008690:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
70008694:	930c      	str	r3, [sp, #48]	@ 0x30
70008696:	f8cd 8018 	str.w	r8, [sp, #24]
7000869a:	4647      	mov	r7, r8
7000869c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
7000869e:	2b00      	cmp	r3, #0
700086a0:	f040 819f 	bne.w	700089e2 <_vfprintf_r+0x9fa>
700086a4:	2300      	movs	r3, #0
700086a6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
700086a8:	930c      	str	r3, [sp, #48]	@ 0x30
700086aa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
700086ac:	42b3      	cmp	r3, r6
700086ae:	bfb8      	it	lt
700086b0:	4633      	movlt	r3, r6
700086b2:	930d      	str	r3, [sp, #52]	@ 0x34
700086b4:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
700086b8:	b113      	cbz	r3, 700086c0 <_vfprintf_r+0x6d8>
700086ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
700086bc:	3301      	adds	r3, #1
700086be:	930d      	str	r3, [sp, #52]	@ 0x34
700086c0:	f015 0302 	ands.w	r3, r5, #2
700086c4:	9313      	str	r3, [sp, #76]	@ 0x4c
700086c6:	bf1e      	ittt	ne
700086c8:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
700086ca:	3302      	addne	r3, #2
700086cc:	930d      	strne	r3, [sp, #52]	@ 0x34
700086ce:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
700086d2:	9314      	str	r3, [sp, #80]	@ 0x50
700086d4:	d120      	bne.n	70008718 <_vfprintf_r+0x730>
700086d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
700086d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
700086da:	1a9b      	subs	r3, r3, r2
700086dc:	2b00      	cmp	r3, #0
700086de:	dd1b      	ble.n	70008718 <_vfprintf_r+0x730>
700086e0:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
700086e4:	49a6      	ldr	r1, [pc, #664]	@ (70008980 <_vfprintf_r+0x998>)
700086e6:	6021      	str	r1, [r4, #0]
700086e8:	2b10      	cmp	r3, #16
700086ea:	f102 0201 	add.w	r2, r2, #1
700086ee:	f104 0008 	add.w	r0, r4, #8
700086f2:	f300 82aa 	bgt.w	70008c4a <_vfprintf_r+0xc62>
700086f6:	eb0c 0103 	add.w	r1, ip, r3
700086fa:	2a07      	cmp	r2, #7
700086fc:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
70008700:	6063      	str	r3, [r4, #4]
70008702:	f340 82b7 	ble.w	70008c74 <_vfprintf_r+0xc8c>
70008706:	9802      	ldr	r0, [sp, #8]
70008708:	aa1e      	add	r2, sp, #120	@ 0x78
7000870a:	4659      	mov	r1, fp
7000870c:	f000 fe8e 	bl	7000942c <__sprint_r>
70008710:	2800      	cmp	r0, #0
70008712:	f040 85e4 	bne.w	700092de <_vfprintf_r+0x12f6>
70008716:	ac21      	add	r4, sp, #132	@ 0x84
70008718:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
7000871c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000871e:	b16a      	cbz	r2, 7000873c <_vfprintf_r+0x754>
70008720:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
70008724:	6022      	str	r2, [r4, #0]
70008726:	2201      	movs	r2, #1
70008728:	4413      	add	r3, r2
7000872a:	9320      	str	r3, [sp, #128]	@ 0x80
7000872c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000872e:	6062      	str	r2, [r4, #4]
70008730:	4413      	add	r3, r2
70008732:	2b07      	cmp	r3, #7
70008734:	931f      	str	r3, [sp, #124]	@ 0x7c
70008736:	f300 829f 	bgt.w	70008c78 <_vfprintf_r+0xc90>
7000873a:	3408      	adds	r4, #8
7000873c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
7000873e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70008740:	b162      	cbz	r2, 7000875c <_vfprintf_r+0x774>
70008742:	aa17      	add	r2, sp, #92	@ 0x5c
70008744:	6022      	str	r2, [r4, #0]
70008746:	2202      	movs	r2, #2
70008748:	4413      	add	r3, r2
7000874a:	9320      	str	r3, [sp, #128]	@ 0x80
7000874c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000874e:	6062      	str	r2, [r4, #4]
70008750:	3301      	adds	r3, #1
70008752:	2b07      	cmp	r3, #7
70008754:	931f      	str	r3, [sp, #124]	@ 0x7c
70008756:	f300 8299 	bgt.w	70008c8c <_vfprintf_r+0xca4>
7000875a:	3408      	adds	r4, #8
7000875c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
7000875e:	2b80      	cmp	r3, #128	@ 0x80
70008760:	d120      	bne.n	700087a4 <_vfprintf_r+0x7bc>
70008762:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
70008764:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
70008766:	1a9b      	subs	r3, r3, r2
70008768:	2b00      	cmp	r3, #0
7000876a:	dd1b      	ble.n	700087a4 <_vfprintf_r+0x7bc>
7000876c:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
70008770:	4984      	ldr	r1, [pc, #528]	@ (70008984 <_vfprintf_r+0x99c>)
70008772:	6021      	str	r1, [r4, #0]
70008774:	2b10      	cmp	r3, #16
70008776:	f102 0201 	add.w	r2, r2, #1
7000877a:	f104 0008 	add.w	r0, r4, #8
7000877e:	f300 828f 	bgt.w	70008ca0 <_vfprintf_r+0xcb8>
70008782:	eb0c 0103 	add.w	r1, ip, r3
70008786:	2a07      	cmp	r2, #7
70008788:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000878c:	6063      	str	r3, [r4, #4]
7000878e:	f340 829c 	ble.w	70008cca <_vfprintf_r+0xce2>
70008792:	9802      	ldr	r0, [sp, #8]
70008794:	aa1e      	add	r2, sp, #120	@ 0x78
70008796:	4659      	mov	r1, fp
70008798:	f000 fe48 	bl	7000942c <__sprint_r>
7000879c:	2800      	cmp	r0, #0
7000879e:	f040 859e 	bne.w	700092de <_vfprintf_r+0x12f6>
700087a2:	ac21      	add	r4, sp, #132	@ 0x84
700087a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
700087a6:	1b9b      	subs	r3, r3, r6
700087a8:	2b00      	cmp	r3, #0
700087aa:	930c      	str	r3, [sp, #48]	@ 0x30
700087ac:	dd1c      	ble.n	700087e8 <_vfprintf_r+0x800>
700087ae:	980c      	ldr	r0, [sp, #48]	@ 0x30
700087b0:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
700087b4:	2810      	cmp	r0, #16
700087b6:	4873      	ldr	r0, [pc, #460]	@ (70008984 <_vfprintf_r+0x99c>)
700087b8:	6020      	str	r0, [r4, #0]
700087ba:	f102 0201 	add.w	r2, r2, #1
700087be:	f104 0108 	add.w	r1, r4, #8
700087c2:	f300 8284 	bgt.w	70008cce <_vfprintf_r+0xce6>
700087c6:	980c      	ldr	r0, [sp, #48]	@ 0x30
700087c8:	6060      	str	r0, [r4, #4]
700087ca:	4403      	add	r3, r0
700087cc:	2a07      	cmp	r2, #7
700087ce:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
700087d2:	f340 8291 	ble.w	70008cf8 <_vfprintf_r+0xd10>
700087d6:	9802      	ldr	r0, [sp, #8]
700087d8:	aa1e      	add	r2, sp, #120	@ 0x78
700087da:	4659      	mov	r1, fp
700087dc:	f000 fe26 	bl	7000942c <__sprint_r>
700087e0:	2800      	cmp	r0, #0
700087e2:	f040 857c 	bne.w	700092de <_vfprintf_r+0x12f6>
700087e6:	ac21      	add	r4, sp, #132	@ 0x84
700087e8:	05e8      	lsls	r0, r5, #23
700087ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
700087ec:	f100 828a 	bmi.w	70008d04 <_vfprintf_r+0xd1c>
700087f0:	4433      	add	r3, r6
700087f2:	9320      	str	r3, [sp, #128]	@ 0x80
700087f4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
700087f6:	3301      	adds	r3, #1
700087f8:	2b07      	cmp	r3, #7
700087fa:	e9c4 a600 	strd	sl, r6, [r4]
700087fe:	931f      	str	r3, [sp, #124]	@ 0x7c
70008800:	f300 82c2 	bgt.w	70008d88 <_vfprintf_r+0xda0>
70008804:	3408      	adds	r4, #8
70008806:	0768      	lsls	r0, r5, #29
70008808:	f100 854b 	bmi.w	700092a2 <_vfprintf_r+0x12ba>
7000880c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
70008810:	990d      	ldr	r1, [sp, #52]	@ 0x34
70008812:	428a      	cmp	r2, r1
70008814:	bfac      	ite	ge
70008816:	189b      	addge	r3, r3, r2
70008818:	185b      	addlt	r3, r3, r1
7000881a:	930b      	str	r3, [sp, #44]	@ 0x2c
7000881c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000881e:	b13b      	cbz	r3, 70008830 <_vfprintf_r+0x848>
70008820:	9802      	ldr	r0, [sp, #8]
70008822:	aa1e      	add	r2, sp, #120	@ 0x78
70008824:	4659      	mov	r1, fp
70008826:	f000 fe01 	bl	7000942c <__sprint_r>
7000882a:	2800      	cmp	r0, #0
7000882c:	f040 8557 	bne.w	700092de <_vfprintf_r+0x12f6>
70008830:	2300      	movs	r3, #0
70008832:	931f      	str	r3, [sp, #124]	@ 0x7c
70008834:	f1b9 0f00 	cmp.w	r9, #0
70008838:	f040 856d 	bne.w	70009316 <_vfprintf_r+0x132e>
7000883c:	9f05      	ldr	r7, [sp, #20]
7000883e:	ac21      	add	r4, sp, #132	@ 0x84
70008840:	f8dd a020 	ldr.w	sl, [sp, #32]
70008844:	e457      	b.n	700080f6 <_vfprintf_r+0x10e>
70008846:	f800 7c01 	strb.w	r7, [r0, #-1]
7000884a:	e6ba      	b.n	700085c2 <_vfprintf_r+0x5da>
7000884c:	f802 7b01 	strb.w	r7, [r2], #1
70008850:	1a81      	subs	r1, r0, r2
70008852:	2900      	cmp	r1, #0
70008854:	dafa      	bge.n	7000884c <_vfprintf_r+0x864>
70008856:	1c72      	adds	r2, r6, #1
70008858:	3601      	adds	r6, #1
7000885a:	bfb8      	it	lt
7000885c:	2200      	movlt	r2, #0
7000885e:	4413      	add	r3, r2
70008860:	e6be      	b.n	700085e0 <_vfprintf_r+0x5f8>
70008862:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
70008866:	d005      	beq.n	70008874 <_vfprintf_r+0x88c>
70008868:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
7000886c:	d12f      	bne.n	700088ce <_vfprintf_r+0x8e6>
7000886e:	1c77      	adds	r7, r6, #1
70008870:	2102      	movs	r1, #2
70008872:	e001      	b.n	70008878 <_vfprintf_r+0x890>
70008874:	4637      	mov	r7, r6
70008876:	2103      	movs	r1, #3
70008878:	ab1c      	add	r3, sp, #112	@ 0x70
7000887a:	9301      	str	r3, [sp, #4]
7000887c:	ab19      	add	r3, sp, #100	@ 0x64
7000887e:	9300      	str	r3, [sp, #0]
70008880:	9802      	ldr	r0, [sp, #8]
70008882:	eeb0 0b49 	vmov.f64	d0, d9
70008886:	ab18      	add	r3, sp, #96	@ 0x60
70008888:	463a      	mov	r2, r7
7000888a:	f001 f941 	bl	70009b10 <_dtoa_r>
7000888e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
70008892:	4682      	mov	sl, r0
70008894:	d12d      	bne.n	700088f2 <_vfprintf_r+0x90a>
70008896:	07e8      	lsls	r0, r5, #31
70008898:	d41b      	bmi.n	700088d2 <_vfprintf_r+0x8ea>
7000889a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
7000889c:	9f18      	ldr	r7, [sp, #96]	@ 0x60
7000889e:	eba3 030a 	sub.w	r3, r3, sl
700088a2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
700088a6:	9303      	str	r3, [sp, #12]
700088a8:	d036      	beq.n	70008918 <_vfprintf_r+0x930>
700088aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
700088ae:	f47f ae9a 	bne.w	700085e6 <_vfprintf_r+0x5fe>
700088b2:	f005 0301 	and.w	r3, r5, #1
700088b6:	2f00      	cmp	r7, #0
700088b8:	ea43 0306 	orr.w	r3, r3, r6
700088bc:	dd53      	ble.n	70008966 <_vfprintf_r+0x97e>
700088be:	2b00      	cmp	r3, #0
700088c0:	d05b      	beq.n	7000897a <_vfprintf_r+0x992>
700088c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
700088c4:	18fb      	adds	r3, r7, r3
700088c6:	441e      	add	r6, r3
700088c8:	2366      	movs	r3, #102	@ 0x66
700088ca:	9304      	str	r3, [sp, #16]
700088cc:	e05f      	b.n	7000898e <_vfprintf_r+0x9a6>
700088ce:	4637      	mov	r7, r6
700088d0:	e7ce      	b.n	70008870 <_vfprintf_r+0x888>
700088d2:	eb0a 0307 	add.w	r3, sl, r7
700088d6:	eeb5 9b40 	vcmp.f64	d9, #0.0
700088da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
700088de:	bf08      	it	eq
700088e0:	931c      	streq	r3, [sp, #112]	@ 0x70
700088e2:	2130      	movs	r1, #48	@ 0x30
700088e4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
700088e6:	4293      	cmp	r3, r2
700088e8:	d9d7      	bls.n	7000889a <_vfprintf_r+0x8b2>
700088ea:	1c50      	adds	r0, r2, #1
700088ec:	901c      	str	r0, [sp, #112]	@ 0x70
700088ee:	7011      	strb	r1, [r2, #0]
700088f0:	e7f8      	b.n	700088e4 <_vfprintf_r+0x8fc>
700088f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
700088f6:	eb00 0307 	add.w	r3, r0, r7
700088fa:	d1ec      	bne.n	700088d6 <_vfprintf_r+0x8ee>
700088fc:	7802      	ldrb	r2, [r0, #0]
700088fe:	2a30      	cmp	r2, #48	@ 0x30
70008900:	d107      	bne.n	70008912 <_vfprintf_r+0x92a>
70008902:	eeb5 9b40 	vcmp.f64	d9, #0.0
70008906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000890a:	bf1c      	itt	ne
7000890c:	f1c7 0701 	rsbne	r7, r7, #1
70008910:	9718      	strne	r7, [sp, #96]	@ 0x60
70008912:	9a18      	ldr	r2, [sp, #96]	@ 0x60
70008914:	4413      	add	r3, r2
70008916:	e7de      	b.n	700088d6 <_vfprintf_r+0x8ee>
70008918:	1cf9      	adds	r1, r7, #3
7000891a:	db01      	blt.n	70008920 <_vfprintf_r+0x938>
7000891c:	42be      	cmp	r6, r7
7000891e:	da15      	bge.n	7000894c <_vfprintf_r+0x964>
70008920:	9b04      	ldr	r3, [sp, #16]
70008922:	3b02      	subs	r3, #2
70008924:	9304      	str	r3, [sp, #16]
70008926:	e65e      	b.n	700085e6 <_vfprintf_r+0x5fe>
70008928:	f813 7b01 	ldrb.w	r7, [r3], #1
7000892c:	f806 7f01 	strb.w	r7, [r6, #1]!
70008930:	e691      	b.n	70008656 <_vfprintf_r+0x66e>
70008932:	b941      	cbnz	r1, 70008946 <_vfprintf_r+0x95e>
70008934:	2230      	movs	r2, #48	@ 0x30
70008936:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
7000893a:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
7000893e:	3330      	adds	r3, #48	@ 0x30
70008940:	f802 3b01 	strb.w	r3, [r2], #1
70008944:	e693      	b.n	7000866e <_vfprintf_r+0x686>
70008946:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000894a:	e7f8      	b.n	7000893e <_vfprintf_r+0x956>
7000894c:	9b03      	ldr	r3, [sp, #12]
7000894e:	42bb      	cmp	r3, r7
70008950:	dd0d      	ble.n	7000896e <_vfprintf_r+0x986>
70008952:	9b03      	ldr	r3, [sp, #12]
70008954:	9a09      	ldr	r2, [sp, #36]	@ 0x24
70008956:	2f00      	cmp	r7, #0
70008958:	eb03 0602 	add.w	r6, r3, r2
7000895c:	dc0b      	bgt.n	70008976 <_vfprintf_r+0x98e>
7000895e:	f1c7 0301 	rsb	r3, r7, #1
70008962:	441e      	add	r6, r3
70008964:	e007      	b.n	70008976 <_vfprintf_r+0x98e>
70008966:	b17b      	cbz	r3, 70008988 <_vfprintf_r+0x9a0>
70008968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000896a:	3301      	adds	r3, #1
7000896c:	e7ab      	b.n	700088c6 <_vfprintf_r+0x8de>
7000896e:	07eb      	lsls	r3, r5, #31
70008970:	d522      	bpl.n	700089b8 <_vfprintf_r+0x9d0>
70008972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70008974:	18fe      	adds	r6, r7, r3
70008976:	2367      	movs	r3, #103	@ 0x67
70008978:	e7a7      	b.n	700088ca <_vfprintf_r+0x8e2>
7000897a:	463e      	mov	r6, r7
7000897c:	e7a4      	b.n	700088c8 <_vfprintf_r+0x8e0>
7000897e:	bf00      	nop
70008980:	7000c055 	.word	0x7000c055
70008984:	7000c045 	.word	0x7000c045
70008988:	2366      	movs	r3, #102	@ 0x66
7000898a:	9304      	str	r3, [sp, #16]
7000898c:	2601      	movs	r6, #1
7000898e:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
70008992:	9306      	str	r3, [sp, #24]
70008994:	d022      	beq.n	700089dc <_vfprintf_r+0x9f4>
70008996:	f04f 0800 	mov.w	r8, #0
7000899a:	2f00      	cmp	r7, #0
7000899c:	f8cd 8018 	str.w	r8, [sp, #24]
700089a0:	f77f ae7c 	ble.w	7000869c <_vfprintf_r+0x6b4>
700089a4:	9b07      	ldr	r3, [sp, #28]
700089a6:	781b      	ldrb	r3, [r3, #0]
700089a8:	2bff      	cmp	r3, #255	@ 0xff
700089aa:	d107      	bne.n	700089bc <_vfprintf_r+0x9d4>
700089ac:	9b06      	ldr	r3, [sp, #24]
700089ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
700089b0:	4443      	add	r3, r8
700089b2:	fb02 6603 	mla	r6, r2, r3, r6
700089b6:	e671      	b.n	7000869c <_vfprintf_r+0x6b4>
700089b8:	463e      	mov	r6, r7
700089ba:	e7dc      	b.n	70008976 <_vfprintf_r+0x98e>
700089bc:	42bb      	cmp	r3, r7
700089be:	daf5      	bge.n	700089ac <_vfprintf_r+0x9c4>
700089c0:	1aff      	subs	r7, r7, r3
700089c2:	9b07      	ldr	r3, [sp, #28]
700089c4:	785b      	ldrb	r3, [r3, #1]
700089c6:	b133      	cbz	r3, 700089d6 <_vfprintf_r+0x9ee>
700089c8:	9b06      	ldr	r3, [sp, #24]
700089ca:	3301      	adds	r3, #1
700089cc:	9306      	str	r3, [sp, #24]
700089ce:	9b07      	ldr	r3, [sp, #28]
700089d0:	3301      	adds	r3, #1
700089d2:	9307      	str	r3, [sp, #28]
700089d4:	e7e6      	b.n	700089a4 <_vfprintf_r+0x9bc>
700089d6:	f108 0801 	add.w	r8, r8, #1
700089da:	e7e3      	b.n	700089a4 <_vfprintf_r+0x9bc>
700089dc:	f8dd 8018 	ldr.w	r8, [sp, #24]
700089e0:	e65c      	b.n	7000869c <_vfprintf_r+0x6b4>
700089e2:	232d      	movs	r3, #45	@ 0x2d
700089e4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
700089e8:	e65c      	b.n	700086a4 <_vfprintf_r+0x6bc>
700089ea:	06ae      	lsls	r6, r5, #26
700089ec:	d507      	bpl.n	700089fe <_vfprintf_r+0xa16>
700089ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
700089f0:	683b      	ldr	r3, [r7, #0]
700089f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
700089f4:	17d2      	asrs	r2, r2, #31
700089f6:	e9c3 1200 	strd	r1, r2, [r3]
700089fa:	3704      	adds	r7, #4
700089fc:	e720      	b.n	70008840 <_vfprintf_r+0x858>
700089fe:	06e8      	lsls	r0, r5, #27
70008a00:	d503      	bpl.n	70008a0a <_vfprintf_r+0xa22>
70008a02:	683b      	ldr	r3, [r7, #0]
70008a04:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
70008a06:	601a      	str	r2, [r3, #0]
70008a08:	e7f7      	b.n	700089fa <_vfprintf_r+0xa12>
70008a0a:	0669      	lsls	r1, r5, #25
70008a0c:	d503      	bpl.n	70008a16 <_vfprintf_r+0xa2e>
70008a0e:	683b      	ldr	r3, [r7, #0]
70008a10:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
70008a12:	801a      	strh	r2, [r3, #0]
70008a14:	e7f1      	b.n	700089fa <_vfprintf_r+0xa12>
70008a16:	05aa      	lsls	r2, r5, #22
70008a18:	d5f3      	bpl.n	70008a02 <_vfprintf_r+0xa1a>
70008a1a:	683b      	ldr	r3, [r7, #0]
70008a1c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
70008a1e:	701a      	strb	r2, [r3, #0]
70008a20:	e7eb      	b.n	700089fa <_vfprintf_r+0xa12>
70008a22:	f045 0510 	orr.w	r5, r5, #16
70008a26:	f015 0320 	ands.w	r3, r5, #32
70008a2a:	d01f      	beq.n	70008a6c <_vfprintf_r+0xa84>
70008a2c:	3707      	adds	r7, #7
70008a2e:	f027 0307 	bic.w	r3, r7, #7
70008a32:	461a      	mov	r2, r3
70008a34:	f8d3 8004 	ldr.w	r8, [r3, #4]
70008a38:	f852 7b08 	ldr.w	r7, [r2], #8
70008a3c:	9205      	str	r2, [sp, #20]
70008a3e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
70008a42:	2300      	movs	r3, #0
70008a44:	2200      	movs	r2, #0
70008a46:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
70008a4a:	2e00      	cmp	r6, #0
70008a4c:	f2c0 8478 	blt.w	70009340 <_vfprintf_r+0x1358>
70008a50:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
70008a54:	9206      	str	r2, [sp, #24]
70008a56:	ea57 0208 	orrs.w	r2, r7, r8
70008a5a:	f040 8476 	bne.w	7000934a <_vfprintf_r+0x1362>
70008a5e:	2e00      	cmp	r6, #0
70008a60:	f000 80df 	beq.w	70008c22 <_vfprintf_r+0xc3a>
70008a64:	2b01      	cmp	r3, #1
70008a66:	f040 8473 	bne.w	70009350 <_vfprintf_r+0x1368>
70008a6a:	e083      	b.n	70008b74 <_vfprintf_r+0xb8c>
70008a6c:	463a      	mov	r2, r7
70008a6e:	f015 0810 	ands.w	r8, r5, #16
70008a72:	f852 7b04 	ldr.w	r7, [r2], #4
70008a76:	9205      	str	r2, [sp, #20]
70008a78:	d001      	beq.n	70008a7e <_vfprintf_r+0xa96>
70008a7a:	4698      	mov	r8, r3
70008a7c:	e7df      	b.n	70008a3e <_vfprintf_r+0xa56>
70008a7e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
70008a82:	d001      	beq.n	70008a88 <_vfprintf_r+0xaa0>
70008a84:	b2bf      	uxth	r7, r7
70008a86:	e7da      	b.n	70008a3e <_vfprintf_r+0xa56>
70008a88:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
70008a8c:	d0d7      	beq.n	70008a3e <_vfprintf_r+0xa56>
70008a8e:	b2ff      	uxtb	r7, r7
70008a90:	e7f3      	b.n	70008a7a <_vfprintf_r+0xa92>
70008a92:	463b      	mov	r3, r7
70008a94:	2278      	movs	r2, #120	@ 0x78
70008a96:	f853 7b04 	ldr.w	r7, [r3], #4
70008a9a:	9305      	str	r3, [sp, #20]
70008a9c:	f647 0330 	movw	r3, #30768	@ 0x7830
70008aa0:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
70008aa4:	4b95      	ldr	r3, [pc, #596]	@ (70008cfc <_vfprintf_r+0xd14>)
70008aa6:	9312      	str	r3, [sp, #72]	@ 0x48
70008aa8:	f04f 0800 	mov.w	r8, #0
70008aac:	f045 0502 	orr.w	r5, r5, #2
70008ab0:	2302      	movs	r3, #2
70008ab2:	9204      	str	r2, [sp, #16]
70008ab4:	e7c6      	b.n	70008a44 <_vfprintf_r+0xa5c>
70008ab6:	463b      	mov	r3, r7
70008ab8:	2700      	movs	r7, #0
70008aba:	f853 ab04 	ldr.w	sl, [r3], #4
70008abe:	9305      	str	r3, [sp, #20]
70008ac0:	42be      	cmp	r6, r7
70008ac2:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
70008ac6:	db0f      	blt.n	70008ae8 <_vfprintf_r+0xb00>
70008ac8:	4632      	mov	r2, r6
70008aca:	4639      	mov	r1, r7
70008acc:	4650      	mov	r0, sl
70008ace:	f7f7 fc17 	bl	70000300 <memchr>
70008ad2:	4681      	mov	r9, r0
70008ad4:	2800      	cmp	r0, #0
70008ad6:	f43f acaa 	beq.w	7000842e <_vfprintf_r+0x446>
70008ada:	eba0 060a 	sub.w	r6, r0, sl
70008ade:	46b9      	mov	r9, r7
70008ae0:	970c      	str	r7, [sp, #48]	@ 0x30
70008ae2:	46b8      	mov	r8, r7
70008ae4:	9706      	str	r7, [sp, #24]
70008ae6:	e5e0      	b.n	700086aa <_vfprintf_r+0x6c2>
70008ae8:	4650      	mov	r0, sl
70008aea:	f7f7 fc01 	bl	700002f0 <strlen>
70008aee:	46b9      	mov	r9, r7
70008af0:	4606      	mov	r6, r0
70008af2:	e49c      	b.n	7000842e <_vfprintf_r+0x446>
70008af4:	f045 0510 	orr.w	r5, r5, #16
70008af8:	f015 0320 	ands.w	r3, r5, #32
70008afc:	d00a      	beq.n	70008b14 <_vfprintf_r+0xb2c>
70008afe:	3707      	adds	r7, #7
70008b00:	f027 0307 	bic.w	r3, r7, #7
70008b04:	461a      	mov	r2, r3
70008b06:	f8d3 8004 	ldr.w	r8, [r3, #4]
70008b0a:	f852 7b08 	ldr.w	r7, [r2], #8
70008b0e:	9205      	str	r2, [sp, #20]
70008b10:	2301      	movs	r3, #1
70008b12:	e797      	b.n	70008a44 <_vfprintf_r+0xa5c>
70008b14:	463a      	mov	r2, r7
70008b16:	f015 0810 	ands.w	r8, r5, #16
70008b1a:	f852 7b04 	ldr.w	r7, [r2], #4
70008b1e:	9205      	str	r2, [sp, #20]
70008b20:	d001      	beq.n	70008b26 <_vfprintf_r+0xb3e>
70008b22:	4698      	mov	r8, r3
70008b24:	e7f4      	b.n	70008b10 <_vfprintf_r+0xb28>
70008b26:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
70008b2a:	d001      	beq.n	70008b30 <_vfprintf_r+0xb48>
70008b2c:	b2bf      	uxth	r7, r7
70008b2e:	e7ef      	b.n	70008b10 <_vfprintf_r+0xb28>
70008b30:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
70008b34:	d0ec      	beq.n	70008b10 <_vfprintf_r+0xb28>
70008b36:	b2ff      	uxtb	r7, r7
70008b38:	e7f3      	b.n	70008b22 <_vfprintf_r+0xb3a>
70008b3a:	4b71      	ldr	r3, [pc, #452]	@ (70008d00 <_vfprintf_r+0xd18>)
70008b3c:	f7ff bb70 	b.w	70008220 <_vfprintf_r+0x238>
70008b40:	463a      	mov	r2, r7
70008b42:	f015 0810 	ands.w	r8, r5, #16
70008b46:	f852 7b04 	ldr.w	r7, [r2], #4
70008b4a:	9205      	str	r2, [sp, #20]
70008b4c:	d002      	beq.n	70008b54 <_vfprintf_r+0xb6c>
70008b4e:	4698      	mov	r8, r3
70008b50:	f7ff bb74 	b.w	7000823c <_vfprintf_r+0x254>
70008b54:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
70008b58:	d002      	beq.n	70008b60 <_vfprintf_r+0xb78>
70008b5a:	b2bf      	uxth	r7, r7
70008b5c:	f7ff bb6e 	b.w	7000823c <_vfprintf_r+0x254>
70008b60:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
70008b64:	f43f ab6a 	beq.w	7000823c <_vfprintf_r+0x254>
70008b68:	b2ff      	uxtb	r7, r7
70008b6a:	e7f0      	b.n	70008b4e <_vfprintf_r+0xb66>
70008b6c:	2f0a      	cmp	r7, #10
70008b6e:	f178 0300 	sbcs.w	r3, r8, #0
70008b72:	d207      	bcs.n	70008b84 <_vfprintf_r+0xb9c>
70008b74:	3730      	adds	r7, #48	@ 0x30
70008b76:	b2ff      	uxtb	r7, r7
70008b78:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
70008b7c:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
70008b80:	f000 bc03 	b.w	7000938a <_vfprintf_r+0x13a2>
70008b84:	2300      	movs	r3, #0
70008b86:	9303      	str	r3, [sp, #12]
70008b88:	9b06      	ldr	r3, [sp, #24]
70008b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70008b8e:	ad4a      	add	r5, sp, #296	@ 0x128
70008b90:	930c      	str	r3, [sp, #48]	@ 0x30
70008b92:	220a      	movs	r2, #10
70008b94:	2300      	movs	r3, #0
70008b96:	4638      	mov	r0, r7
70008b98:	4641      	mov	r1, r8
70008b9a:	f7f7 fc51 	bl	70000440 <__aeabi_uldivmod>
70008b9e:	3230      	adds	r2, #48	@ 0x30
70008ba0:	f805 2c01 	strb.w	r2, [r5, #-1]
70008ba4:	9a03      	ldr	r2, [sp, #12]
70008ba6:	3201      	adds	r2, #1
70008ba8:	9203      	str	r2, [sp, #12]
70008baa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
70008bac:	4603      	mov	r3, r0
70008bae:	4689      	mov	r9, r1
70008bb0:	f105 3aff 	add.w	sl, r5, #4294967295
70008bb4:	b30a      	cbz	r2, 70008bfa <_vfprintf_r+0xc12>
70008bb6:	9a07      	ldr	r2, [sp, #28]
70008bb8:	9903      	ldr	r1, [sp, #12]
70008bba:	7812      	ldrb	r2, [r2, #0]
70008bbc:	4291      	cmp	r1, r2
70008bbe:	d11c      	bne.n	70008bfa <_vfprintf_r+0xc12>
70008bc0:	29ff      	cmp	r1, #255	@ 0xff
70008bc2:	d01a      	beq.n	70008bfa <_vfprintf_r+0xc12>
70008bc4:	2f0a      	cmp	r7, #10
70008bc6:	f178 0800 	sbcs.w	r8, r8, #0
70008bca:	f0c0 83de 	bcc.w	7000938a <_vfprintf_r+0x13a2>
70008bce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
70008bd0:	9003      	str	r0, [sp, #12]
70008bd2:	ebaa 0a03 	sub.w	sl, sl, r3
70008bd6:	461a      	mov	r2, r3
70008bd8:	9910      	ldr	r1, [sp, #64]	@ 0x40
70008bda:	4650      	mov	r0, sl
70008bdc:	f000 fe46 	bl	7000986c <strncpy>
70008be0:	9b07      	ldr	r3, [sp, #28]
70008be2:	785a      	ldrb	r2, [r3, #1]
70008be4:	9b03      	ldr	r3, [sp, #12]
70008be6:	b11a      	cbz	r2, 70008bf0 <_vfprintf_r+0xc08>
70008be8:	9a07      	ldr	r2, [sp, #28]
70008bea:	3201      	adds	r2, #1
70008bec:	9207      	str	r2, [sp, #28]
70008bee:	2200      	movs	r2, #0
70008bf0:	9203      	str	r2, [sp, #12]
70008bf2:	461f      	mov	r7, r3
70008bf4:	46c8      	mov	r8, r9
70008bf6:	4655      	mov	r5, sl
70008bf8:	e7cb      	b.n	70008b92 <_vfprintf_r+0xbaa>
70008bfa:	2f0a      	cmp	r7, #10
70008bfc:	f178 0800 	sbcs.w	r8, r8, #0
70008c00:	d2f7      	bcs.n	70008bf2 <_vfprintf_r+0xc0a>
70008c02:	e3c2      	b.n	7000938a <_vfprintf_r+0x13a2>
70008c04:	f007 030f 	and.w	r3, r7, #15
70008c08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
70008c0a:	093f      	lsrs	r7, r7, #4
70008c0c:	5cd3      	ldrb	r3, [r2, r3]
70008c0e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
70008c12:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
70008c16:	ea4f 1818 	mov.w	r8, r8, lsr #4
70008c1a:	ea57 0308 	orrs.w	r3, r7, r8
70008c1e:	d1f1      	bne.n	70008c04 <_vfprintf_r+0xc1c>
70008c20:	e3b3      	b.n	7000938a <_vfprintf_r+0x13a2>
70008c22:	b91b      	cbnz	r3, 70008c2c <_vfprintf_r+0xc44>
70008c24:	07ed      	lsls	r5, r5, #31
70008c26:	d501      	bpl.n	70008c2c <_vfprintf_r+0xc44>
70008c28:	2730      	movs	r7, #48	@ 0x30
70008c2a:	e7a5      	b.n	70008b78 <_vfprintf_r+0xb90>
70008c2c:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
70008c30:	e3ab      	b.n	7000938a <_vfprintf_r+0x13a2>
70008c32:	9b04      	ldr	r3, [sp, #16]
70008c34:	2b00      	cmp	r3, #0
70008c36:	f000 8374 	beq.w	70009322 <_vfprintf_r+0x133a>
70008c3a:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
70008c3e:	2300      	movs	r3, #0
70008c40:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
70008c44:	9705      	str	r7, [sp, #20]
70008c46:	f7ff bb97 	b.w	70008378 <_vfprintf_r+0x390>
70008c4a:	2110      	movs	r1, #16
70008c4c:	6061      	str	r1, [r4, #4]
70008c4e:	2a07      	cmp	r2, #7
70008c50:	4461      	add	r1, ip
70008c52:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
70008c56:	dd0a      	ble.n	70008c6e <_vfprintf_r+0xc86>
70008c58:	9802      	ldr	r0, [sp, #8]
70008c5a:	9315      	str	r3, [sp, #84]	@ 0x54
70008c5c:	aa1e      	add	r2, sp, #120	@ 0x78
70008c5e:	4659      	mov	r1, fp
70008c60:	f000 fbe4 	bl	7000942c <__sprint_r>
70008c64:	2800      	cmp	r0, #0
70008c66:	f040 833a 	bne.w	700092de <_vfprintf_r+0x12f6>
70008c6a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
70008c6c:	a821      	add	r0, sp, #132	@ 0x84
70008c6e:	3b10      	subs	r3, #16
70008c70:	4604      	mov	r4, r0
70008c72:	e535      	b.n	700086e0 <_vfprintf_r+0x6f8>
70008c74:	4604      	mov	r4, r0
70008c76:	e54f      	b.n	70008718 <_vfprintf_r+0x730>
70008c78:	9802      	ldr	r0, [sp, #8]
70008c7a:	aa1e      	add	r2, sp, #120	@ 0x78
70008c7c:	4659      	mov	r1, fp
70008c7e:	f000 fbd5 	bl	7000942c <__sprint_r>
70008c82:	2800      	cmp	r0, #0
70008c84:	f040 832b 	bne.w	700092de <_vfprintf_r+0x12f6>
70008c88:	ac21      	add	r4, sp, #132	@ 0x84
70008c8a:	e557      	b.n	7000873c <_vfprintf_r+0x754>
70008c8c:	9802      	ldr	r0, [sp, #8]
70008c8e:	aa1e      	add	r2, sp, #120	@ 0x78
70008c90:	4659      	mov	r1, fp
70008c92:	f000 fbcb 	bl	7000942c <__sprint_r>
70008c96:	2800      	cmp	r0, #0
70008c98:	f040 8321 	bne.w	700092de <_vfprintf_r+0x12f6>
70008c9c:	ac21      	add	r4, sp, #132	@ 0x84
70008c9e:	e55d      	b.n	7000875c <_vfprintf_r+0x774>
70008ca0:	2110      	movs	r1, #16
70008ca2:	6061      	str	r1, [r4, #4]
70008ca4:	2a07      	cmp	r2, #7
70008ca6:	4461      	add	r1, ip
70008ca8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
70008cac:	dd0a      	ble.n	70008cc4 <_vfprintf_r+0xcdc>
70008cae:	9802      	ldr	r0, [sp, #8]
70008cb0:	9313      	str	r3, [sp, #76]	@ 0x4c
70008cb2:	aa1e      	add	r2, sp, #120	@ 0x78
70008cb4:	4659      	mov	r1, fp
70008cb6:	f000 fbb9 	bl	7000942c <__sprint_r>
70008cba:	2800      	cmp	r0, #0
70008cbc:	f040 830f 	bne.w	700092de <_vfprintf_r+0x12f6>
70008cc0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
70008cc2:	a821      	add	r0, sp, #132	@ 0x84
70008cc4:	3b10      	subs	r3, #16
70008cc6:	4604      	mov	r4, r0
70008cc8:	e550      	b.n	7000876c <_vfprintf_r+0x784>
70008cca:	4604      	mov	r4, r0
70008ccc:	e56a      	b.n	700087a4 <_vfprintf_r+0x7bc>
70008cce:	2010      	movs	r0, #16
70008cd0:	4403      	add	r3, r0
70008cd2:	2a07      	cmp	r2, #7
70008cd4:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
70008cd8:	6060      	str	r0, [r4, #4]
70008cda:	dd08      	ble.n	70008cee <_vfprintf_r+0xd06>
70008cdc:	9802      	ldr	r0, [sp, #8]
70008cde:	aa1e      	add	r2, sp, #120	@ 0x78
70008ce0:	4659      	mov	r1, fp
70008ce2:	f000 fba3 	bl	7000942c <__sprint_r>
70008ce6:	2800      	cmp	r0, #0
70008ce8:	f040 82f9 	bne.w	700092de <_vfprintf_r+0x12f6>
70008cec:	a921      	add	r1, sp, #132	@ 0x84
70008cee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
70008cf0:	3b10      	subs	r3, #16
70008cf2:	930c      	str	r3, [sp, #48]	@ 0x30
70008cf4:	460c      	mov	r4, r1
70008cf6:	e55a      	b.n	700087ae <_vfprintf_r+0x7c6>
70008cf8:	460c      	mov	r4, r1
70008cfa:	e575      	b.n	700087e8 <_vfprintf_r+0x800>
70008cfc:	7000bf0c 	.word	0x7000bf0c
70008d00:	7000bf1d 	.word	0x7000bf1d
70008d04:	9a04      	ldr	r2, [sp, #16]
70008d06:	2a65      	cmp	r2, #101	@ 0x65
70008d08:	f340 823e 	ble.w	70009188 <_vfprintf_r+0x11a0>
70008d0c:	eeb5 8b40 	vcmp.f64	d8, #0.0
70008d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70008d14:	d169      	bne.n	70008dea <_vfprintf_r+0xe02>
70008d16:	4a72      	ldr	r2, [pc, #456]	@ (70008ee0 <_vfprintf_r+0xef8>)
70008d18:	6022      	str	r2, [r4, #0]
70008d1a:	2201      	movs	r2, #1
70008d1c:	4413      	add	r3, r2
70008d1e:	9320      	str	r3, [sp, #128]	@ 0x80
70008d20:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008d22:	6062      	str	r2, [r4, #4]
70008d24:	4413      	add	r3, r2
70008d26:	2b07      	cmp	r3, #7
70008d28:	931f      	str	r3, [sp, #124]	@ 0x7c
70008d2a:	dc37      	bgt.n	70008d9c <_vfprintf_r+0xdb4>
70008d2c:	3408      	adds	r4, #8
70008d2e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
70008d30:	9a03      	ldr	r2, [sp, #12]
70008d32:	4293      	cmp	r3, r2
70008d34:	db02      	blt.n	70008d3c <_vfprintf_r+0xd54>
70008d36:	07e9      	lsls	r1, r5, #31
70008d38:	f57f ad65 	bpl.w	70008806 <_vfprintf_r+0x81e>
70008d3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
70008d3e:	6023      	str	r3, [r4, #0]
70008d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70008d42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
70008d44:	6063      	str	r3, [r4, #4]
70008d46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70008d48:	4413      	add	r3, r2
70008d4a:	9320      	str	r3, [sp, #128]	@ 0x80
70008d4c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008d4e:	3301      	adds	r3, #1
70008d50:	2b07      	cmp	r3, #7
70008d52:	931f      	str	r3, [sp, #124]	@ 0x7c
70008d54:	dc2c      	bgt.n	70008db0 <_vfprintf_r+0xdc8>
70008d56:	3408      	adds	r4, #8
70008d58:	9b03      	ldr	r3, [sp, #12]
70008d5a:	1e5e      	subs	r6, r3, #1
70008d5c:	2e00      	cmp	r6, #0
70008d5e:	f77f ad52 	ble.w	70008806 <_vfprintf_r+0x81e>
70008d62:	4f60      	ldr	r7, [pc, #384]	@ (70008ee4 <_vfprintf_r+0xefc>)
70008d64:	f04f 0810 	mov.w	r8, #16
70008d68:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
70008d6c:	2e10      	cmp	r6, #16
70008d6e:	f103 0301 	add.w	r3, r3, #1
70008d72:	f104 0108 	add.w	r1, r4, #8
70008d76:	6027      	str	r7, [r4, #0]
70008d78:	dc24      	bgt.n	70008dc4 <_vfprintf_r+0xddc>
70008d7a:	6066      	str	r6, [r4, #4]
70008d7c:	2b07      	cmp	r3, #7
70008d7e:	4416      	add	r6, r2
70008d80:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
70008d84:	f340 828a 	ble.w	7000929c <_vfprintf_r+0x12b4>
70008d88:	9802      	ldr	r0, [sp, #8]
70008d8a:	aa1e      	add	r2, sp, #120	@ 0x78
70008d8c:	4659      	mov	r1, fp
70008d8e:	f000 fb4d 	bl	7000942c <__sprint_r>
70008d92:	2800      	cmp	r0, #0
70008d94:	f040 82a3 	bne.w	700092de <_vfprintf_r+0x12f6>
70008d98:	ac21      	add	r4, sp, #132	@ 0x84
70008d9a:	e534      	b.n	70008806 <_vfprintf_r+0x81e>
70008d9c:	9802      	ldr	r0, [sp, #8]
70008d9e:	aa1e      	add	r2, sp, #120	@ 0x78
70008da0:	4659      	mov	r1, fp
70008da2:	f000 fb43 	bl	7000942c <__sprint_r>
70008da6:	2800      	cmp	r0, #0
70008da8:	f040 8299 	bne.w	700092de <_vfprintf_r+0x12f6>
70008dac:	ac21      	add	r4, sp, #132	@ 0x84
70008dae:	e7be      	b.n	70008d2e <_vfprintf_r+0xd46>
70008db0:	9802      	ldr	r0, [sp, #8]
70008db2:	aa1e      	add	r2, sp, #120	@ 0x78
70008db4:	4659      	mov	r1, fp
70008db6:	f000 fb39 	bl	7000942c <__sprint_r>
70008dba:	2800      	cmp	r0, #0
70008dbc:	f040 828f 	bne.w	700092de <_vfprintf_r+0x12f6>
70008dc0:	ac21      	add	r4, sp, #132	@ 0x84
70008dc2:	e7c9      	b.n	70008d58 <_vfprintf_r+0xd70>
70008dc4:	3210      	adds	r2, #16
70008dc6:	2b07      	cmp	r3, #7
70008dc8:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
70008dcc:	f8c4 8004 	str.w	r8, [r4, #4]
70008dd0:	dd08      	ble.n	70008de4 <_vfprintf_r+0xdfc>
70008dd2:	9802      	ldr	r0, [sp, #8]
70008dd4:	aa1e      	add	r2, sp, #120	@ 0x78
70008dd6:	4659      	mov	r1, fp
70008dd8:	f000 fb28 	bl	7000942c <__sprint_r>
70008ddc:	2800      	cmp	r0, #0
70008dde:	f040 827e 	bne.w	700092de <_vfprintf_r+0x12f6>
70008de2:	a921      	add	r1, sp, #132	@ 0x84
70008de4:	3e10      	subs	r6, #16
70008de6:	460c      	mov	r4, r1
70008de8:	e7be      	b.n	70008d68 <_vfprintf_r+0xd80>
70008dea:	9a18      	ldr	r2, [sp, #96]	@ 0x60
70008dec:	2a00      	cmp	r2, #0
70008dee:	dc7b      	bgt.n	70008ee8 <_vfprintf_r+0xf00>
70008df0:	4a3b      	ldr	r2, [pc, #236]	@ (70008ee0 <_vfprintf_r+0xef8>)
70008df2:	6022      	str	r2, [r4, #0]
70008df4:	2201      	movs	r2, #1
70008df6:	4413      	add	r3, r2
70008df8:	9320      	str	r3, [sp, #128]	@ 0x80
70008dfa:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008dfc:	6062      	str	r2, [r4, #4]
70008dfe:	4413      	add	r3, r2
70008e00:	2b07      	cmp	r3, #7
70008e02:	931f      	str	r3, [sp, #124]	@ 0x7c
70008e04:	dc46      	bgt.n	70008e94 <_vfprintf_r+0xeac>
70008e06:	3408      	adds	r4, #8
70008e08:	9903      	ldr	r1, [sp, #12]
70008e0a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
70008e0c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
70008e0e:	430b      	orrs	r3, r1
70008e10:	f005 0101 	and.w	r1, r5, #1
70008e14:	430b      	orrs	r3, r1
70008e16:	f43f acf6 	beq.w	70008806 <_vfprintf_r+0x81e>
70008e1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
70008e1c:	6023      	str	r3, [r4, #0]
70008e1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70008e20:	6063      	str	r3, [r4, #4]
70008e22:	441a      	add	r2, r3
70008e24:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008e26:	9220      	str	r2, [sp, #128]	@ 0x80
70008e28:	3301      	adds	r3, #1
70008e2a:	2b07      	cmp	r3, #7
70008e2c:	931f      	str	r3, [sp, #124]	@ 0x7c
70008e2e:	dc3b      	bgt.n	70008ea8 <_vfprintf_r+0xec0>
70008e30:	f104 0308 	add.w	r3, r4, #8
70008e34:	9e18      	ldr	r6, [sp, #96]	@ 0x60
70008e36:	2e00      	cmp	r6, #0
70008e38:	da1b      	bge.n	70008e72 <_vfprintf_r+0xe8a>
70008e3a:	4f2a      	ldr	r7, [pc, #168]	@ (70008ee4 <_vfprintf_r+0xefc>)
70008e3c:	4276      	negs	r6, r6
70008e3e:	461a      	mov	r2, r3
70008e40:	2410      	movs	r4, #16
70008e42:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
70008e46:	2e10      	cmp	r6, #16
70008e48:	f101 0101 	add.w	r1, r1, #1
70008e4c:	f103 0308 	add.w	r3, r3, #8
70008e50:	6017      	str	r7, [r2, #0]
70008e52:	dc33      	bgt.n	70008ebc <_vfprintf_r+0xed4>
70008e54:	6056      	str	r6, [r2, #4]
70008e56:	2907      	cmp	r1, #7
70008e58:	4406      	add	r6, r0
70008e5a:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
70008e5e:	dd08      	ble.n	70008e72 <_vfprintf_r+0xe8a>
70008e60:	9802      	ldr	r0, [sp, #8]
70008e62:	aa1e      	add	r2, sp, #120	@ 0x78
70008e64:	4659      	mov	r1, fp
70008e66:	f000 fae1 	bl	7000942c <__sprint_r>
70008e6a:	2800      	cmp	r0, #0
70008e6c:	f040 8237 	bne.w	700092de <_vfprintf_r+0x12f6>
70008e70:	ab21      	add	r3, sp, #132	@ 0x84
70008e72:	9a03      	ldr	r2, [sp, #12]
70008e74:	605a      	str	r2, [r3, #4]
70008e76:	9903      	ldr	r1, [sp, #12]
70008e78:	9a20      	ldr	r2, [sp, #128]	@ 0x80
70008e7a:	f8c3 a000 	str.w	sl, [r3]
70008e7e:	440a      	add	r2, r1
70008e80:	9220      	str	r2, [sp, #128]	@ 0x80
70008e82:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
70008e84:	3201      	adds	r2, #1
70008e86:	2a07      	cmp	r2, #7
70008e88:	921f      	str	r2, [sp, #124]	@ 0x7c
70008e8a:	f73f af7d 	bgt.w	70008d88 <_vfprintf_r+0xda0>
70008e8e:	f103 0408 	add.w	r4, r3, #8
70008e92:	e4b8      	b.n	70008806 <_vfprintf_r+0x81e>
70008e94:	9802      	ldr	r0, [sp, #8]
70008e96:	aa1e      	add	r2, sp, #120	@ 0x78
70008e98:	4659      	mov	r1, fp
70008e9a:	f000 fac7 	bl	7000942c <__sprint_r>
70008e9e:	2800      	cmp	r0, #0
70008ea0:	f040 821d 	bne.w	700092de <_vfprintf_r+0x12f6>
70008ea4:	ac21      	add	r4, sp, #132	@ 0x84
70008ea6:	e7af      	b.n	70008e08 <_vfprintf_r+0xe20>
70008ea8:	9802      	ldr	r0, [sp, #8]
70008eaa:	aa1e      	add	r2, sp, #120	@ 0x78
70008eac:	4659      	mov	r1, fp
70008eae:	f000 fabd 	bl	7000942c <__sprint_r>
70008eb2:	2800      	cmp	r0, #0
70008eb4:	f040 8213 	bne.w	700092de <_vfprintf_r+0x12f6>
70008eb8:	ab21      	add	r3, sp, #132	@ 0x84
70008eba:	e7bb      	b.n	70008e34 <_vfprintf_r+0xe4c>
70008ebc:	3010      	adds	r0, #16
70008ebe:	2907      	cmp	r1, #7
70008ec0:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
70008ec4:	6054      	str	r4, [r2, #4]
70008ec6:	dd08      	ble.n	70008eda <_vfprintf_r+0xef2>
70008ec8:	9802      	ldr	r0, [sp, #8]
70008eca:	aa1e      	add	r2, sp, #120	@ 0x78
70008ecc:	4659      	mov	r1, fp
70008ece:	f000 faad 	bl	7000942c <__sprint_r>
70008ed2:	2800      	cmp	r0, #0
70008ed4:	f040 8203 	bne.w	700092de <_vfprintf_r+0x12f6>
70008ed8:	ab21      	add	r3, sp, #132	@ 0x84
70008eda:	3e10      	subs	r6, #16
70008edc:	461a      	mov	r2, r3
70008ede:	e7b0      	b.n	70008e42 <_vfprintf_r+0xe5a>
70008ee0:	7000bf2e 	.word	0x7000bf2e
70008ee4:	7000c045 	.word	0x7000c045
70008ee8:	9a03      	ldr	r2, [sp, #12]
70008eea:	42ba      	cmp	r2, r7
70008eec:	bfa8      	it	ge
70008eee:	463a      	movge	r2, r7
70008ef0:	2a00      	cmp	r2, #0
70008ef2:	4616      	mov	r6, r2
70008ef4:	dd0a      	ble.n	70008f0c <_vfprintf_r+0xf24>
70008ef6:	4413      	add	r3, r2
70008ef8:	9320      	str	r3, [sp, #128]	@ 0x80
70008efa:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008efc:	3301      	adds	r3, #1
70008efe:	2b07      	cmp	r3, #7
70008f00:	e9c4 a200 	strd	sl, r2, [r4]
70008f04:	931f      	str	r3, [sp, #124]	@ 0x7c
70008f06:	f300 808c 	bgt.w	70009022 <_vfprintf_r+0x103a>
70008f0a:	3408      	adds	r4, #8
70008f0c:	2e00      	cmp	r6, #0
70008f0e:	bfac      	ite	ge
70008f10:	1bbe      	subge	r6, r7, r6
70008f12:	463e      	movlt	r6, r7
70008f14:	2e00      	cmp	r6, #0
70008f16:	dd1a      	ble.n	70008f4e <_vfprintf_r+0xf66>
70008f18:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
70008f1c:	4899      	ldr	r0, [pc, #612]	@ (70009184 <_vfprintf_r+0x119c>)
70008f1e:	6020      	str	r0, [r4, #0]
70008f20:	2e10      	cmp	r6, #16
70008f22:	f103 0301 	add.w	r3, r3, #1
70008f26:	f104 0108 	add.w	r1, r4, #8
70008f2a:	f300 8084 	bgt.w	70009036 <_vfprintf_r+0x104e>
70008f2e:	6066      	str	r6, [r4, #4]
70008f30:	2b07      	cmp	r3, #7
70008f32:	4416      	add	r6, r2
70008f34:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
70008f38:	f340 8090 	ble.w	7000905c <_vfprintf_r+0x1074>
70008f3c:	9802      	ldr	r0, [sp, #8]
70008f3e:	aa1e      	add	r2, sp, #120	@ 0x78
70008f40:	4659      	mov	r1, fp
70008f42:	f000 fa73 	bl	7000942c <__sprint_r>
70008f46:	2800      	cmp	r0, #0
70008f48:	f040 81c9 	bne.w	700092de <_vfprintf_r+0x12f6>
70008f4c:	ac21      	add	r4, sp, #132	@ 0x84
70008f4e:	056a      	lsls	r2, r5, #21
70008f50:	4457      	add	r7, sl
70008f52:	d50c      	bpl.n	70008f6e <_vfprintf_r+0xf86>
70008f54:	9b06      	ldr	r3, [sp, #24]
70008f56:	2b00      	cmp	r3, #0
70008f58:	f300 8082 	bgt.w	70009060 <_vfprintf_r+0x1078>
70008f5c:	f1b8 0f00 	cmp.w	r8, #0
70008f60:	f300 8081 	bgt.w	70009066 <_vfprintf_r+0x107e>
70008f64:	9b03      	ldr	r3, [sp, #12]
70008f66:	4453      	add	r3, sl
70008f68:	429f      	cmp	r7, r3
70008f6a:	bf28      	it	cs
70008f6c:	461f      	movcs	r7, r3
70008f6e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
70008f70:	9a03      	ldr	r2, [sp, #12]
70008f72:	4293      	cmp	r3, r2
70008f74:	db01      	blt.n	70008f7a <_vfprintf_r+0xf92>
70008f76:	07eb      	lsls	r3, r5, #31
70008f78:	d50e      	bpl.n	70008f98 <_vfprintf_r+0xfb0>
70008f7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
70008f7c:	6023      	str	r3, [r4, #0]
70008f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70008f80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
70008f82:	6063      	str	r3, [r4, #4]
70008f84:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70008f86:	4413      	add	r3, r2
70008f88:	9320      	str	r3, [sp, #128]	@ 0x80
70008f8a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008f8c:	3301      	adds	r3, #1
70008f8e:	2b07      	cmp	r3, #7
70008f90:	931f      	str	r3, [sp, #124]	@ 0x7c
70008f92:	f300 80e3 	bgt.w	7000915c <_vfprintf_r+0x1174>
70008f96:	3408      	adds	r4, #8
70008f98:	9b18      	ldr	r3, [sp, #96]	@ 0x60
70008f9a:	9a03      	ldr	r2, [sp, #12]
70008f9c:	eba2 0803 	sub.w	r8, r2, r3
70008fa0:	eb0a 0302 	add.w	r3, sl, r2
70008fa4:	1bdb      	subs	r3, r3, r7
70008fa6:	4598      	cmp	r8, r3
70008fa8:	bfa8      	it	ge
70008faa:	4698      	movge	r8, r3
70008fac:	f1b8 0f00 	cmp.w	r8, #0
70008fb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70008fb2:	dd0a      	ble.n	70008fca <_vfprintf_r+0xfe2>
70008fb4:	4443      	add	r3, r8
70008fb6:	9320      	str	r3, [sp, #128]	@ 0x80
70008fb8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
70008fba:	3301      	adds	r3, #1
70008fbc:	2b07      	cmp	r3, #7
70008fbe:	e9c4 7800 	strd	r7, r8, [r4]
70008fc2:	931f      	str	r3, [sp, #124]	@ 0x7c
70008fc4:	f300 80d4 	bgt.w	70009170 <_vfprintf_r+0x1188>
70008fc8:	3408      	adds	r4, #8
70008fca:	9e18      	ldr	r6, [sp, #96]	@ 0x60
70008fcc:	9b03      	ldr	r3, [sp, #12]
70008fce:	f1b8 0f00 	cmp.w	r8, #0
70008fd2:	eba3 0606 	sub.w	r6, r3, r6
70008fd6:	bfa8      	it	ge
70008fd8:	eba6 0608 	subge.w	r6, r6, r8
70008fdc:	2e00      	cmp	r6, #0
70008fde:	f77f ac12 	ble.w	70008806 <_vfprintf_r+0x81e>
70008fe2:	4f68      	ldr	r7, [pc, #416]	@ (70009184 <_vfprintf_r+0x119c>)
70008fe4:	f04f 0810 	mov.w	r8, #16
70008fe8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
70008fec:	2e10      	cmp	r6, #16
70008fee:	f103 0301 	add.w	r3, r3, #1
70008ff2:	f104 0108 	add.w	r1, r4, #8
70008ff6:	6027      	str	r7, [r4, #0]
70008ff8:	f77f aebf 	ble.w	70008d7a <_vfprintf_r+0xd92>
70008ffc:	3210      	adds	r2, #16
70008ffe:	2b07      	cmp	r3, #7
70009000:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
70009004:	f8c4 8004 	str.w	r8, [r4, #4]
70009008:	dd08      	ble.n	7000901c <_vfprintf_r+0x1034>
7000900a:	9802      	ldr	r0, [sp, #8]
7000900c:	aa1e      	add	r2, sp, #120	@ 0x78
7000900e:	4659      	mov	r1, fp
70009010:	f000 fa0c 	bl	7000942c <__sprint_r>
70009014:	2800      	cmp	r0, #0
70009016:	f040 8162 	bne.w	700092de <_vfprintf_r+0x12f6>
7000901a:	a921      	add	r1, sp, #132	@ 0x84
7000901c:	3e10      	subs	r6, #16
7000901e:	460c      	mov	r4, r1
70009020:	e7e2      	b.n	70008fe8 <_vfprintf_r+0x1000>
70009022:	9802      	ldr	r0, [sp, #8]
70009024:	aa1e      	add	r2, sp, #120	@ 0x78
70009026:	4659      	mov	r1, fp
70009028:	f000 fa00 	bl	7000942c <__sprint_r>
7000902c:	2800      	cmp	r0, #0
7000902e:	f040 8156 	bne.w	700092de <_vfprintf_r+0x12f6>
70009032:	ac21      	add	r4, sp, #132	@ 0x84
70009034:	e76a      	b.n	70008f0c <_vfprintf_r+0xf24>
70009036:	2010      	movs	r0, #16
70009038:	4402      	add	r2, r0
7000903a:	2b07      	cmp	r3, #7
7000903c:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
70009040:	6060      	str	r0, [r4, #4]
70009042:	dd08      	ble.n	70009056 <_vfprintf_r+0x106e>
70009044:	9802      	ldr	r0, [sp, #8]
70009046:	aa1e      	add	r2, sp, #120	@ 0x78
70009048:	4659      	mov	r1, fp
7000904a:	f000 f9ef 	bl	7000942c <__sprint_r>
7000904e:	2800      	cmp	r0, #0
70009050:	f040 8145 	bne.w	700092de <_vfprintf_r+0x12f6>
70009054:	a921      	add	r1, sp, #132	@ 0x84
70009056:	3e10      	subs	r6, #16
70009058:	460c      	mov	r4, r1
7000905a:	e75d      	b.n	70008f18 <_vfprintf_r+0xf30>
7000905c:	460c      	mov	r4, r1
7000905e:	e776      	b.n	70008f4e <_vfprintf_r+0xf66>
70009060:	f1b8 0f00 	cmp.w	r8, #0
70009064:	dd4a      	ble.n	700090fc <_vfprintf_r+0x1114>
70009066:	f108 38ff 	add.w	r8, r8, #4294967295
7000906a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000906c:	6023      	str	r3, [r4, #0]
7000906e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
70009070:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
70009072:	6063      	str	r3, [r4, #4]
70009074:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70009076:	4413      	add	r3, r2
70009078:	9320      	str	r3, [sp, #128]	@ 0x80
7000907a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000907c:	3301      	adds	r3, #1
7000907e:	2b07      	cmp	r3, #7
70009080:	931f      	str	r3, [sp, #124]	@ 0x7c
70009082:	dc42      	bgt.n	7000910a <_vfprintf_r+0x1122>
70009084:	3408      	adds	r4, #8
70009086:	9b03      	ldr	r3, [sp, #12]
70009088:	4453      	add	r3, sl
7000908a:	1bda      	subs	r2, r3, r7
7000908c:	9b07      	ldr	r3, [sp, #28]
7000908e:	781b      	ldrb	r3, [r3, #0]
70009090:	429a      	cmp	r2, r3
70009092:	bfa8      	it	ge
70009094:	461a      	movge	r2, r3
70009096:	2a00      	cmp	r2, #0
70009098:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000909a:	9204      	str	r2, [sp, #16]
7000909c:	dd09      	ble.n	700090b2 <_vfprintf_r+0x10ca>
7000909e:	4413      	add	r3, r2
700090a0:	9320      	str	r3, [sp, #128]	@ 0x80
700090a2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
700090a4:	3301      	adds	r3, #1
700090a6:	2b07      	cmp	r3, #7
700090a8:	e9c4 7200 	strd	r7, r2, [r4]
700090ac:	931f      	str	r3, [sp, #124]	@ 0x7c
700090ae:	dc36      	bgt.n	7000911e <_vfprintf_r+0x1136>
700090b0:	3408      	adds	r4, #8
700090b2:	9b07      	ldr	r3, [sp, #28]
700090b4:	781e      	ldrb	r6, [r3, #0]
700090b6:	9b04      	ldr	r3, [sp, #16]
700090b8:	2b00      	cmp	r3, #0
700090ba:	bfa8      	it	ge
700090bc:	1af6      	subge	r6, r6, r3
700090be:	2e00      	cmp	r6, #0
700090c0:	dd18      	ble.n	700090f4 <_vfprintf_r+0x110c>
700090c2:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
700090c6:	482f      	ldr	r0, [pc, #188]	@ (70009184 <_vfprintf_r+0x119c>)
700090c8:	6020      	str	r0, [r4, #0]
700090ca:	2e10      	cmp	r6, #16
700090cc:	f103 0301 	add.w	r3, r3, #1
700090d0:	f104 0108 	add.w	r1, r4, #8
700090d4:	dc2d      	bgt.n	70009132 <_vfprintf_r+0x114a>
700090d6:	6066      	str	r6, [r4, #4]
700090d8:	2b07      	cmp	r3, #7
700090da:	4416      	add	r6, r2
700090dc:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
700090e0:	dd3a      	ble.n	70009158 <_vfprintf_r+0x1170>
700090e2:	9802      	ldr	r0, [sp, #8]
700090e4:	aa1e      	add	r2, sp, #120	@ 0x78
700090e6:	4659      	mov	r1, fp
700090e8:	f000 f9a0 	bl	7000942c <__sprint_r>
700090ec:	2800      	cmp	r0, #0
700090ee:	f040 80f6 	bne.w	700092de <_vfprintf_r+0x12f6>
700090f2:	ac21      	add	r4, sp, #132	@ 0x84
700090f4:	9b07      	ldr	r3, [sp, #28]
700090f6:	781b      	ldrb	r3, [r3, #0]
700090f8:	441f      	add	r7, r3
700090fa:	e72b      	b.n	70008f54 <_vfprintf_r+0xf6c>
700090fc:	9b07      	ldr	r3, [sp, #28]
700090fe:	3b01      	subs	r3, #1
70009100:	9307      	str	r3, [sp, #28]
70009102:	9b06      	ldr	r3, [sp, #24]
70009104:	3b01      	subs	r3, #1
70009106:	9306      	str	r3, [sp, #24]
70009108:	e7af      	b.n	7000906a <_vfprintf_r+0x1082>
7000910a:	9802      	ldr	r0, [sp, #8]
7000910c:	aa1e      	add	r2, sp, #120	@ 0x78
7000910e:	4659      	mov	r1, fp
70009110:	f000 f98c 	bl	7000942c <__sprint_r>
70009114:	2800      	cmp	r0, #0
70009116:	f040 80e2 	bne.w	700092de <_vfprintf_r+0x12f6>
7000911a:	ac21      	add	r4, sp, #132	@ 0x84
7000911c:	e7b3      	b.n	70009086 <_vfprintf_r+0x109e>
7000911e:	9802      	ldr	r0, [sp, #8]
70009120:	aa1e      	add	r2, sp, #120	@ 0x78
70009122:	4659      	mov	r1, fp
70009124:	f000 f982 	bl	7000942c <__sprint_r>
70009128:	2800      	cmp	r0, #0
7000912a:	f040 80d8 	bne.w	700092de <_vfprintf_r+0x12f6>
7000912e:	ac21      	add	r4, sp, #132	@ 0x84
70009130:	e7bf      	b.n	700090b2 <_vfprintf_r+0x10ca>
70009132:	2010      	movs	r0, #16
70009134:	4402      	add	r2, r0
70009136:	2b07      	cmp	r3, #7
70009138:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000913c:	6060      	str	r0, [r4, #4]
7000913e:	dd08      	ble.n	70009152 <_vfprintf_r+0x116a>
70009140:	9802      	ldr	r0, [sp, #8]
70009142:	aa1e      	add	r2, sp, #120	@ 0x78
70009144:	4659      	mov	r1, fp
70009146:	f000 f971 	bl	7000942c <__sprint_r>
7000914a:	2800      	cmp	r0, #0
7000914c:	f040 80c7 	bne.w	700092de <_vfprintf_r+0x12f6>
70009150:	a921      	add	r1, sp, #132	@ 0x84
70009152:	3e10      	subs	r6, #16
70009154:	460c      	mov	r4, r1
70009156:	e7b4      	b.n	700090c2 <_vfprintf_r+0x10da>
70009158:	460c      	mov	r4, r1
7000915a:	e7cb      	b.n	700090f4 <_vfprintf_r+0x110c>
7000915c:	9802      	ldr	r0, [sp, #8]
7000915e:	aa1e      	add	r2, sp, #120	@ 0x78
70009160:	4659      	mov	r1, fp
70009162:	f000 f963 	bl	7000942c <__sprint_r>
70009166:	2800      	cmp	r0, #0
70009168:	f040 80b9 	bne.w	700092de <_vfprintf_r+0x12f6>
7000916c:	ac21      	add	r4, sp, #132	@ 0x84
7000916e:	e713      	b.n	70008f98 <_vfprintf_r+0xfb0>
70009170:	9802      	ldr	r0, [sp, #8]
70009172:	aa1e      	add	r2, sp, #120	@ 0x78
70009174:	4659      	mov	r1, fp
70009176:	f000 f959 	bl	7000942c <__sprint_r>
7000917a:	2800      	cmp	r0, #0
7000917c:	f040 80af 	bne.w	700092de <_vfprintf_r+0x12f6>
70009180:	ac21      	add	r4, sp, #132	@ 0x84
70009182:	e722      	b.n	70008fca <_vfprintf_r+0xfe2>
70009184:	7000c045 	.word	0x7000c045
70009188:	9803      	ldr	r0, [sp, #12]
7000918a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
7000918c:	2801      	cmp	r0, #1
7000918e:	f103 0201 	add.w	r2, r3, #1
70009192:	f101 0101 	add.w	r1, r1, #1
70009196:	f104 0308 	add.w	r3, r4, #8
7000919a:	dc01      	bgt.n	700091a0 <_vfprintf_r+0x11b8>
7000919c:	07ee      	lsls	r6, r5, #31
7000919e:	d572      	bpl.n	70009286 <_vfprintf_r+0x129e>
700091a0:	2001      	movs	r0, #1
700091a2:	2907      	cmp	r1, #7
700091a4:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
700091a8:	f8c4 a000 	str.w	sl, [r4]
700091ac:	6060      	str	r0, [r4, #4]
700091ae:	dd08      	ble.n	700091c2 <_vfprintf_r+0x11da>
700091b0:	9802      	ldr	r0, [sp, #8]
700091b2:	aa1e      	add	r2, sp, #120	@ 0x78
700091b4:	4659      	mov	r1, fp
700091b6:	f000 f939 	bl	7000942c <__sprint_r>
700091ba:	2800      	cmp	r0, #0
700091bc:	f040 808f 	bne.w	700092de <_vfprintf_r+0x12f6>
700091c0:	ab21      	add	r3, sp, #132	@ 0x84
700091c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
700091c4:	601a      	str	r2, [r3, #0]
700091c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
700091c8:	9909      	ldr	r1, [sp, #36]	@ 0x24
700091ca:	605a      	str	r2, [r3, #4]
700091cc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
700091ce:	440a      	add	r2, r1
700091d0:	9220      	str	r2, [sp, #128]	@ 0x80
700091d2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
700091d4:	3201      	adds	r2, #1
700091d6:	2a07      	cmp	r2, #7
700091d8:	921f      	str	r2, [sp, #124]	@ 0x7c
700091da:	dc25      	bgt.n	70009228 <_vfprintf_r+0x1240>
700091dc:	3308      	adds	r3, #8
700091de:	9803      	ldr	r0, [sp, #12]
700091e0:	eeb5 8b40 	vcmp.f64	d8, #0.0
700091e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
700091e8:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
700091ec:	f100 34ff 	add.w	r4, r0, #4294967295
700091f0:	d023      	beq.n	7000923a <_vfprintf_r+0x1252>
700091f2:	f10a 0001 	add.w	r0, sl, #1
700091f6:	e9c3 0400 	strd	r0, r4, [r3]
700091fa:	9803      	ldr	r0, [sp, #12]
700091fc:	3101      	adds	r1, #1
700091fe:	3a01      	subs	r2, #1
70009200:	4402      	add	r2, r0
70009202:	2907      	cmp	r1, #7
70009204:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
70009208:	dd46      	ble.n	70009298 <_vfprintf_r+0x12b0>
7000920a:	9802      	ldr	r0, [sp, #8]
7000920c:	aa1e      	add	r2, sp, #120	@ 0x78
7000920e:	4659      	mov	r1, fp
70009210:	f000 f90c 	bl	7000942c <__sprint_r>
70009214:	2800      	cmp	r0, #0
70009216:	d162      	bne.n	700092de <_vfprintf_r+0x12f6>
70009218:	ab21      	add	r3, sp, #132	@ 0x84
7000921a:	aa1a      	add	r2, sp, #104	@ 0x68
7000921c:	601a      	str	r2, [r3, #0]
7000921e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
70009220:	605a      	str	r2, [r3, #4]
70009222:	9911      	ldr	r1, [sp, #68]	@ 0x44
70009224:	9a20      	ldr	r2, [sp, #128]	@ 0x80
70009226:	e62a      	b.n	70008e7e <_vfprintf_r+0xe96>
70009228:	9802      	ldr	r0, [sp, #8]
7000922a:	aa1e      	add	r2, sp, #120	@ 0x78
7000922c:	4659      	mov	r1, fp
7000922e:	f000 f8fd 	bl	7000942c <__sprint_r>
70009232:	2800      	cmp	r0, #0
70009234:	d153      	bne.n	700092de <_vfprintf_r+0x12f6>
70009236:	ab21      	add	r3, sp, #132	@ 0x84
70009238:	e7d1      	b.n	700091de <_vfprintf_r+0x11f6>
7000923a:	9a03      	ldr	r2, [sp, #12]
7000923c:	2a01      	cmp	r2, #1
7000923e:	ddec      	ble.n	7000921a <_vfprintf_r+0x1232>
70009240:	4e58      	ldr	r6, [pc, #352]	@ (700093a4 <_vfprintf_r+0x13bc>)
70009242:	2710      	movs	r7, #16
70009244:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
70009248:	2c10      	cmp	r4, #16
7000924a:	f102 0201 	add.w	r2, r2, #1
7000924e:	f103 0008 	add.w	r0, r3, #8
70009252:	601e      	str	r6, [r3, #0]
70009254:	dc07      	bgt.n	70009266 <_vfprintf_r+0x127e>
70009256:	4421      	add	r1, r4
70009258:	2a07      	cmp	r2, #7
7000925a:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000925e:	605c      	str	r4, [r3, #4]
70009260:	dcd3      	bgt.n	7000920a <_vfprintf_r+0x1222>
70009262:	4603      	mov	r3, r0
70009264:	e7d9      	b.n	7000921a <_vfprintf_r+0x1232>
70009266:	3110      	adds	r1, #16
70009268:	2a07      	cmp	r2, #7
7000926a:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000926e:	605f      	str	r7, [r3, #4]
70009270:	dd06      	ble.n	70009280 <_vfprintf_r+0x1298>
70009272:	9802      	ldr	r0, [sp, #8]
70009274:	aa1e      	add	r2, sp, #120	@ 0x78
70009276:	4659      	mov	r1, fp
70009278:	f000 f8d8 	bl	7000942c <__sprint_r>
7000927c:	bb78      	cbnz	r0, 700092de <_vfprintf_r+0x12f6>
7000927e:	a821      	add	r0, sp, #132	@ 0x84
70009280:	3c10      	subs	r4, #16
70009282:	4603      	mov	r3, r0
70009284:	e7de      	b.n	70009244 <_vfprintf_r+0x125c>
70009286:	2001      	movs	r0, #1
70009288:	2907      	cmp	r1, #7
7000928a:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000928e:	f8c4 a000 	str.w	sl, [r4]
70009292:	6060      	str	r0, [r4, #4]
70009294:	ddc1      	ble.n	7000921a <_vfprintf_r+0x1232>
70009296:	e7b8      	b.n	7000920a <_vfprintf_r+0x1222>
70009298:	3308      	adds	r3, #8
7000929a:	e7be      	b.n	7000921a <_vfprintf_r+0x1232>
7000929c:	460c      	mov	r4, r1
7000929e:	f7ff bab2 	b.w	70008806 <_vfprintf_r+0x81e>
700092a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
700092a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
700092a6:	1a9d      	subs	r5, r3, r2
700092a8:	2d00      	cmp	r5, #0
700092aa:	f77f aaaf 	ble.w	7000880c <_vfprintf_r+0x824>
700092ae:	4e3e      	ldr	r6, [pc, #248]	@ (700093a8 <_vfprintf_r+0x13c0>)
700092b0:	2710      	movs	r7, #16
700092b2:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
700092b6:	2d10      	cmp	r5, #16
700092b8:	f103 0301 	add.w	r3, r3, #1
700092bc:	6026      	str	r6, [r4, #0]
700092be:	dc18      	bgt.n	700092f2 <_vfprintf_r+0x130a>
700092c0:	6065      	str	r5, [r4, #4]
700092c2:	2b07      	cmp	r3, #7
700092c4:	4415      	add	r5, r2
700092c6:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
700092ca:	f77f aa9f 	ble.w	7000880c <_vfprintf_r+0x824>
700092ce:	9802      	ldr	r0, [sp, #8]
700092d0:	aa1e      	add	r2, sp, #120	@ 0x78
700092d2:	4659      	mov	r1, fp
700092d4:	f000 f8aa 	bl	7000942c <__sprint_r>
700092d8:	2800      	cmp	r0, #0
700092da:	f43f aa97 	beq.w	7000880c <_vfprintf_r+0x824>
700092de:	f1b9 0f00 	cmp.w	r9, #0
700092e2:	f43f a8d3 	beq.w	7000848c <_vfprintf_r+0x4a4>
700092e6:	9802      	ldr	r0, [sp, #8]
700092e8:	4649      	mov	r1, r9
700092ea:	f7fe fb77 	bl	700079dc <_free_r>
700092ee:	f7ff b8cd 	b.w	7000848c <_vfprintf_r+0x4a4>
700092f2:	3210      	adds	r2, #16
700092f4:	2b07      	cmp	r3, #7
700092f6:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
700092fa:	6067      	str	r7, [r4, #4]
700092fc:	dc02      	bgt.n	70009304 <_vfprintf_r+0x131c>
700092fe:	3408      	adds	r4, #8
70009300:	3d10      	subs	r5, #16
70009302:	e7d6      	b.n	700092b2 <_vfprintf_r+0x12ca>
70009304:	9802      	ldr	r0, [sp, #8]
70009306:	aa1e      	add	r2, sp, #120	@ 0x78
70009308:	4659      	mov	r1, fp
7000930a:	f000 f88f 	bl	7000942c <__sprint_r>
7000930e:	2800      	cmp	r0, #0
70009310:	d1e5      	bne.n	700092de <_vfprintf_r+0x12f6>
70009312:	ac21      	add	r4, sp, #132	@ 0x84
70009314:	e7f4      	b.n	70009300 <_vfprintf_r+0x1318>
70009316:	9802      	ldr	r0, [sp, #8]
70009318:	4649      	mov	r1, r9
7000931a:	f7fe fb5f 	bl	700079dc <_free_r>
7000931e:	f7ff ba8d 	b.w	7000883c <_vfprintf_r+0x854>
70009322:	9b20      	ldr	r3, [sp, #128]	@ 0x80
70009324:	b91b      	cbnz	r3, 7000932e <_vfprintf_r+0x1346>
70009326:	2300      	movs	r3, #0
70009328:	931f      	str	r3, [sp, #124]	@ 0x7c
7000932a:	f7ff b8af 	b.w	7000848c <_vfprintf_r+0x4a4>
7000932e:	9802      	ldr	r0, [sp, #8]
70009330:	aa1e      	add	r2, sp, #120	@ 0x78
70009332:	4659      	mov	r1, fp
70009334:	f000 f87a 	bl	7000942c <__sprint_r>
70009338:	2800      	cmp	r0, #0
7000933a:	d0f4      	beq.n	70009326 <_vfprintf_r+0x133e>
7000933c:	f7ff b8a6 	b.w	7000848c <_vfprintf_r+0x4a4>
70009340:	ea57 0208 	orrs.w	r2, r7, r8
70009344:	9506      	str	r5, [sp, #24]
70009346:	f43f ab8d 	beq.w	70008a64 <_vfprintf_r+0xa7c>
7000934a:	2b01      	cmp	r3, #1
7000934c:	f43f ac0e 	beq.w	70008b6c <_vfprintf_r+0xb84>
70009350:	2b02      	cmp	r3, #2
70009352:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
70009356:	f43f ac55 	beq.w	70008c04 <_vfprintf_r+0xc1c>
7000935a:	f007 0307 	and.w	r3, r7, #7
7000935e:	08ff      	lsrs	r7, r7, #3
70009360:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
70009364:	ea4f 08d8 	mov.w	r8, r8, lsr #3
70009368:	3330      	adds	r3, #48	@ 0x30
7000936a:	ea57 0108 	orrs.w	r1, r7, r8
7000936e:	4652      	mov	r2, sl
70009370:	f80a 3d01 	strb.w	r3, [sl, #-1]!
70009374:	d1f1      	bne.n	7000935a <_vfprintf_r+0x1372>
70009376:	9906      	ldr	r1, [sp, #24]
70009378:	07cf      	lsls	r7, r1, #31
7000937a:	d506      	bpl.n	7000938a <_vfprintf_r+0x13a2>
7000937c:	2b30      	cmp	r3, #48	@ 0x30
7000937e:	d004      	beq.n	7000938a <_vfprintf_r+0x13a2>
70009380:	2330      	movs	r3, #48	@ 0x30
70009382:	f80a 3c01 	strb.w	r3, [sl, #-1]
70009386:	f1a2 0a02 	sub.w	sl, r2, #2
7000938a:	ab4a      	add	r3, sp, #296	@ 0x128
7000938c:	9d06      	ldr	r5, [sp, #24]
7000938e:	960c      	str	r6, [sp, #48]	@ 0x30
70009390:	f04f 0900 	mov.w	r9, #0
70009394:	eba3 060a 	sub.w	r6, r3, sl
70009398:	46c8      	mov	r8, r9
7000939a:	f8cd 9018 	str.w	r9, [sp, #24]
7000939e:	464f      	mov	r7, r9
700093a0:	f7ff b983 	b.w	700086aa <_vfprintf_r+0x6c2>
700093a4:	7000c045 	.word	0x7000c045
700093a8:	7000c055 	.word	0x7000c055

700093ac <__sbprintf>:
700093ac:	b5f0      	push	{r4, r5, r6, r7, lr}
700093ae:	461f      	mov	r7, r3
700093b0:	898b      	ldrh	r3, [r1, #12]
700093b2:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
700093b6:	f023 0302 	bic.w	r3, r3, #2
700093ba:	f8ad 300c 	strh.w	r3, [sp, #12]
700093be:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
700093c0:	9319      	str	r3, [sp, #100]	@ 0x64
700093c2:	89cb      	ldrh	r3, [r1, #14]
700093c4:	f8ad 300e 	strh.w	r3, [sp, #14]
700093c8:	69cb      	ldr	r3, [r1, #28]
700093ca:	9307      	str	r3, [sp, #28]
700093cc:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
700093ce:	9309      	str	r3, [sp, #36]	@ 0x24
700093d0:	ab1a      	add	r3, sp, #104	@ 0x68
700093d2:	9300      	str	r3, [sp, #0]
700093d4:	9304      	str	r3, [sp, #16]
700093d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
700093da:	4615      	mov	r5, r2
700093dc:	4606      	mov	r6, r0
700093de:	9302      	str	r3, [sp, #8]
700093e0:	9305      	str	r3, [sp, #20]
700093e2:	a816      	add	r0, sp, #88	@ 0x58
700093e4:	2300      	movs	r3, #0
700093e6:	460c      	mov	r4, r1
700093e8:	9306      	str	r3, [sp, #24]
700093ea:	f7fe fa8d 	bl	70007908 <__retarget_lock_init_recursive>
700093ee:	462a      	mov	r2, r5
700093f0:	463b      	mov	r3, r7
700093f2:	4669      	mov	r1, sp
700093f4:	4630      	mov	r0, r6
700093f6:	f7fe fdf7 	bl	70007fe8 <_vfprintf_r>
700093fa:	1e05      	subs	r5, r0, #0
700093fc:	db07      	blt.n	7000940e <__sbprintf+0x62>
700093fe:	4669      	mov	r1, sp
70009400:	4630      	mov	r0, r6
70009402:	f7fe f865 	bl	700074d0 <_fflush_r>
70009406:	2800      	cmp	r0, #0
70009408:	bf18      	it	ne
7000940a:	f04f 35ff 	movne.w	r5, #4294967295
7000940e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
70009412:	9816      	ldr	r0, [sp, #88]	@ 0x58
70009414:	065b      	lsls	r3, r3, #25
70009416:	bf42      	ittt	mi
70009418:	89a3      	ldrhmi	r3, [r4, #12]
7000941a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
7000941e:	81a3      	strhmi	r3, [r4, #12]
70009420:	f7fe fa73 	bl	7000790a <__retarget_lock_close_recursive>
70009424:	4628      	mov	r0, r5
70009426:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
7000942a:	bdf0      	pop	{r4, r5, r6, r7, pc}

7000942c <__sprint_r>:
7000942c:	6893      	ldr	r3, [r2, #8]
7000942e:	b510      	push	{r4, lr}
70009430:	4614      	mov	r4, r2
70009432:	b133      	cbz	r3, 70009442 <__sprint_r+0x16>
70009434:	f000 f85e 	bl	700094f4 <__sfvwrite_r>
70009438:	2300      	movs	r3, #0
7000943a:	60a3      	str	r3, [r4, #8]
7000943c:	2300      	movs	r3, #0
7000943e:	6063      	str	r3, [r4, #4]
70009440:	bd10      	pop	{r4, pc}
70009442:	4618      	mov	r0, r3
70009444:	e7fa      	b.n	7000943c <__sprint_r+0x10>

70009446 <_fclose_r>:
70009446:	b570      	push	{r4, r5, r6, lr}
70009448:	4605      	mov	r5, r0
7000944a:	460c      	mov	r4, r1
7000944c:	b1b9      	cbz	r1, 7000947e <_fclose_r+0x38>
7000944e:	b118      	cbz	r0, 70009458 <_fclose_r+0x12>
70009450:	6b43      	ldr	r3, [r0, #52]	@ 0x34
70009452:	b90b      	cbnz	r3, 70009458 <_fclose_r+0x12>
70009454:	f7fe f902 	bl	7000765c <__sinit>
70009458:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000945a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000945e:	07d6      	lsls	r6, r2, #31
70009460:	d404      	bmi.n	7000946c <_fclose_r+0x26>
70009462:	0598      	lsls	r0, r3, #22
70009464:	d40e      	bmi.n	70009484 <_fclose_r+0x3e>
70009466:	6da0      	ldr	r0, [r4, #88]	@ 0x58
70009468:	f7fe fa50 	bl	7000790c <__retarget_lock_acquire_recursive>
7000946c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
70009470:	b943      	cbnz	r3, 70009484 <_fclose_r+0x3e>
70009472:	6e63      	ldr	r3, [r4, #100]	@ 0x64
70009474:	07d9      	lsls	r1, r3, #31
70009476:	d402      	bmi.n	7000947e <_fclose_r+0x38>
70009478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000947a:	f7fe fa48 	bl	7000790e <__retarget_lock_release_recursive>
7000947e:	2600      	movs	r6, #0
70009480:	4630      	mov	r0, r6
70009482:	bd70      	pop	{r4, r5, r6, pc}
70009484:	4621      	mov	r1, r4
70009486:	4628      	mov	r0, r5
70009488:	f7fd ff9a 	bl	700073c0 <__sflush_r>
7000948c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
7000948e:	4606      	mov	r6, r0
70009490:	b133      	cbz	r3, 700094a0 <_fclose_r+0x5a>
70009492:	69e1      	ldr	r1, [r4, #28]
70009494:	4628      	mov	r0, r5
70009496:	4798      	blx	r3
70009498:	2800      	cmp	r0, #0
7000949a:	bfb8      	it	lt
7000949c:	f04f 36ff 	movlt.w	r6, #4294967295
700094a0:	89a3      	ldrh	r3, [r4, #12]
700094a2:	061a      	lsls	r2, r3, #24
700094a4:	d503      	bpl.n	700094ae <_fclose_r+0x68>
700094a6:	6921      	ldr	r1, [r4, #16]
700094a8:	4628      	mov	r0, r5
700094aa:	f7fe fa97 	bl	700079dc <_free_r>
700094ae:	6b21      	ldr	r1, [r4, #48]	@ 0x30
700094b0:	b141      	cbz	r1, 700094c4 <_fclose_r+0x7e>
700094b2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
700094b6:	4299      	cmp	r1, r3
700094b8:	d002      	beq.n	700094c0 <_fclose_r+0x7a>
700094ba:	4628      	mov	r0, r5
700094bc:	f7fe fa8e 	bl	700079dc <_free_r>
700094c0:	2300      	movs	r3, #0
700094c2:	6323      	str	r3, [r4, #48]	@ 0x30
700094c4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
700094c6:	b121      	cbz	r1, 700094d2 <_fclose_r+0x8c>
700094c8:	4628      	mov	r0, r5
700094ca:	f7fe fa87 	bl	700079dc <_free_r>
700094ce:	2300      	movs	r3, #0
700094d0:	6463      	str	r3, [r4, #68]	@ 0x44
700094d2:	f7fe f8b7 	bl	70007644 <__sfp_lock_acquire>
700094d6:	2300      	movs	r3, #0
700094d8:	81a3      	strh	r3, [r4, #12]
700094da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
700094dc:	07db      	lsls	r3, r3, #31
700094de:	d402      	bmi.n	700094e6 <_fclose_r+0xa0>
700094e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
700094e2:	f7fe fa14 	bl	7000790e <__retarget_lock_release_recursive>
700094e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
700094e8:	f7fe fa0f 	bl	7000790a <__retarget_lock_close_recursive>
700094ec:	f7fe f8b0 	bl	70007650 <__sfp_lock_release>
700094f0:	e7c6      	b.n	70009480 <_fclose_r+0x3a>
	...

700094f4 <__sfvwrite_r>:
700094f4:	6893      	ldr	r3, [r2, #8]
700094f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
700094fa:	4606      	mov	r6, r0
700094fc:	460c      	mov	r4, r1
700094fe:	4691      	mov	r9, r2
70009500:	b91b      	cbnz	r3, 7000950a <__sfvwrite_r+0x16>
70009502:	2000      	movs	r0, #0
70009504:	b003      	add	sp, #12
70009506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000950a:	898b      	ldrh	r3, [r1, #12]
7000950c:	0718      	lsls	r0, r3, #28
7000950e:	d550      	bpl.n	700095b2 <__sfvwrite_r+0xbe>
70009510:	690b      	ldr	r3, [r1, #16]
70009512:	2b00      	cmp	r3, #0
70009514:	d04d      	beq.n	700095b2 <__sfvwrite_r+0xbe>
70009516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000951a:	f8d9 8000 	ldr.w	r8, [r9]
7000951e:	f013 0702 	ands.w	r7, r3, #2
70009522:	d16b      	bne.n	700095fc <__sfvwrite_r+0x108>
70009524:	f013 0301 	ands.w	r3, r3, #1
70009528:	f000 809c 	beq.w	70009664 <__sfvwrite_r+0x170>
7000952c:	4638      	mov	r0, r7
7000952e:	46ba      	mov	sl, r7
70009530:	46bb      	mov	fp, r7
70009532:	f1bb 0f00 	cmp.w	fp, #0
70009536:	f000 8103 	beq.w	70009740 <__sfvwrite_r+0x24c>
7000953a:	b950      	cbnz	r0, 70009552 <__sfvwrite_r+0x5e>
7000953c:	465a      	mov	r2, fp
7000953e:	210a      	movs	r1, #10
70009540:	4650      	mov	r0, sl
70009542:	f7f6 fedd 	bl	70000300 <memchr>
70009546:	2800      	cmp	r0, #0
70009548:	f000 8100 	beq.w	7000974c <__sfvwrite_r+0x258>
7000954c:	3001      	adds	r0, #1
7000954e:	eba0 070a 	sub.w	r7, r0, sl
70009552:	6820      	ldr	r0, [r4, #0]
70009554:	6921      	ldr	r1, [r4, #16]
70009556:	68a5      	ldr	r5, [r4, #8]
70009558:	6963      	ldr	r3, [r4, #20]
7000955a:	455f      	cmp	r7, fp
7000955c:	463a      	mov	r2, r7
7000955e:	bf28      	it	cs
70009560:	465a      	movcs	r2, fp
70009562:	4288      	cmp	r0, r1
70009564:	f240 80f5 	bls.w	70009752 <__sfvwrite_r+0x25e>
70009568:	441d      	add	r5, r3
7000956a:	42aa      	cmp	r2, r5
7000956c:	f340 80f1 	ble.w	70009752 <__sfvwrite_r+0x25e>
70009570:	4651      	mov	r1, sl
70009572:	462a      	mov	r2, r5
70009574:	f000 f960 	bl	70009838 <memmove>
70009578:	6823      	ldr	r3, [r4, #0]
7000957a:	442b      	add	r3, r5
7000957c:	6023      	str	r3, [r4, #0]
7000957e:	4621      	mov	r1, r4
70009580:	4630      	mov	r0, r6
70009582:	f7fd ffa5 	bl	700074d0 <_fflush_r>
70009586:	2800      	cmp	r0, #0
70009588:	d167      	bne.n	7000965a <__sfvwrite_r+0x166>
7000958a:	1b7f      	subs	r7, r7, r5
7000958c:	f040 80f9 	bne.w	70009782 <__sfvwrite_r+0x28e>
70009590:	4621      	mov	r1, r4
70009592:	4630      	mov	r0, r6
70009594:	f7fd ff9c 	bl	700074d0 <_fflush_r>
70009598:	2800      	cmp	r0, #0
7000959a:	d15e      	bne.n	7000965a <__sfvwrite_r+0x166>
7000959c:	f8d9 3008 	ldr.w	r3, [r9, #8]
700095a0:	1b5b      	subs	r3, r3, r5
700095a2:	44aa      	add	sl, r5
700095a4:	ebab 0b05 	sub.w	fp, fp, r5
700095a8:	f8c9 3008 	str.w	r3, [r9, #8]
700095ac:	2b00      	cmp	r3, #0
700095ae:	d1c0      	bne.n	70009532 <__sfvwrite_r+0x3e>
700095b0:	e7a7      	b.n	70009502 <__sfvwrite_r+0xe>
700095b2:	4621      	mov	r1, r4
700095b4:	4630      	mov	r0, r6
700095b6:	f000 f8e9 	bl	7000978c <__swsetup_r>
700095ba:	2800      	cmp	r0, #0
700095bc:	d0ab      	beq.n	70009516 <__sfvwrite_r+0x22>
700095be:	f04f 30ff 	mov.w	r0, #4294967295
700095c2:	e79f      	b.n	70009504 <__sfvwrite_r+0x10>
700095c4:	e9d8 a500 	ldrd	sl, r5, [r8]
700095c8:	f108 0808 	add.w	r8, r8, #8
700095cc:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
700095d0:	69e1      	ldr	r1, [r4, #28]
700095d2:	2d00      	cmp	r5, #0
700095d4:	d0f6      	beq.n	700095c4 <__sfvwrite_r+0xd0>
700095d6:	42bd      	cmp	r5, r7
700095d8:	462b      	mov	r3, r5
700095da:	4652      	mov	r2, sl
700095dc:	bf28      	it	cs
700095de:	463b      	movcs	r3, r7
700095e0:	4630      	mov	r0, r6
700095e2:	47d8      	blx	fp
700095e4:	2800      	cmp	r0, #0
700095e6:	dd38      	ble.n	7000965a <__sfvwrite_r+0x166>
700095e8:	f8d9 3008 	ldr.w	r3, [r9, #8]
700095ec:	1a1b      	subs	r3, r3, r0
700095ee:	4482      	add	sl, r0
700095f0:	1a2d      	subs	r5, r5, r0
700095f2:	f8c9 3008 	str.w	r3, [r9, #8]
700095f6:	2b00      	cmp	r3, #0
700095f8:	d1e8      	bne.n	700095cc <__sfvwrite_r+0xd8>
700095fa:	e782      	b.n	70009502 <__sfvwrite_r+0xe>
700095fc:	f04f 0a00 	mov.w	sl, #0
70009600:	4f61      	ldr	r7, [pc, #388]	@ (70009788 <__sfvwrite_r+0x294>)
70009602:	4655      	mov	r5, sl
70009604:	e7e2      	b.n	700095cc <__sfvwrite_r+0xd8>
70009606:	e9d8 7a00 	ldrd	r7, sl, [r8]
7000960a:	f108 0808 	add.w	r8, r8, #8
7000960e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
70009612:	6820      	ldr	r0, [r4, #0]
70009614:	68a2      	ldr	r2, [r4, #8]
70009616:	f1ba 0f00 	cmp.w	sl, #0
7000961a:	d0f4      	beq.n	70009606 <__sfvwrite_r+0x112>
7000961c:	0599      	lsls	r1, r3, #22
7000961e:	d563      	bpl.n	700096e8 <__sfvwrite_r+0x1f4>
70009620:	4552      	cmp	r2, sl
70009622:	d836      	bhi.n	70009692 <__sfvwrite_r+0x19e>
70009624:	f413 6f90 	tst.w	r3, #1152	@ 0x480
70009628:	d033      	beq.n	70009692 <__sfvwrite_r+0x19e>
7000962a:	6921      	ldr	r1, [r4, #16]
7000962c:	6965      	ldr	r5, [r4, #20]
7000962e:	eba0 0b01 	sub.w	fp, r0, r1
70009632:	eb05 0545 	add.w	r5, r5, r5, lsl #1
70009636:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
7000963a:	f10b 0201 	add.w	r2, fp, #1
7000963e:	106d      	asrs	r5, r5, #1
70009640:	4452      	add	r2, sl
70009642:	4295      	cmp	r5, r2
70009644:	bf38      	it	cc
70009646:	4615      	movcc	r5, r2
70009648:	055b      	lsls	r3, r3, #21
7000964a:	d53d      	bpl.n	700096c8 <__sfvwrite_r+0x1d4>
7000964c:	4629      	mov	r1, r5
7000964e:	4630      	mov	r0, r6
70009650:	f7fe fa84 	bl	70007b5c <_malloc_r>
70009654:	b948      	cbnz	r0, 7000966a <__sfvwrite_r+0x176>
70009656:	230c      	movs	r3, #12
70009658:	6033      	str	r3, [r6, #0]
7000965a:	89a3      	ldrh	r3, [r4, #12]
7000965c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70009660:	81a3      	strh	r3, [r4, #12]
70009662:	e7ac      	b.n	700095be <__sfvwrite_r+0xca>
70009664:	461f      	mov	r7, r3
70009666:	469a      	mov	sl, r3
70009668:	e7d1      	b.n	7000960e <__sfvwrite_r+0x11a>
7000966a:	465a      	mov	r2, fp
7000966c:	6921      	ldr	r1, [r4, #16]
7000966e:	9001      	str	r0, [sp, #4]
70009670:	f000 f944 	bl	700098fc <memcpy>
70009674:	89a2      	ldrh	r2, [r4, #12]
70009676:	9b01      	ldr	r3, [sp, #4]
70009678:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
7000967c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
70009680:	81a2      	strh	r2, [r4, #12]
70009682:	6123      	str	r3, [r4, #16]
70009684:	6165      	str	r5, [r4, #20]
70009686:	445b      	add	r3, fp
70009688:	eba5 050b 	sub.w	r5, r5, fp
7000968c:	6023      	str	r3, [r4, #0]
7000968e:	4652      	mov	r2, sl
70009690:	60a5      	str	r5, [r4, #8]
70009692:	4552      	cmp	r2, sl
70009694:	bf28      	it	cs
70009696:	4652      	movcs	r2, sl
70009698:	6820      	ldr	r0, [r4, #0]
7000969a:	9201      	str	r2, [sp, #4]
7000969c:	4639      	mov	r1, r7
7000969e:	f000 f8cb 	bl	70009838 <memmove>
700096a2:	68a3      	ldr	r3, [r4, #8]
700096a4:	9a01      	ldr	r2, [sp, #4]
700096a6:	1a9b      	subs	r3, r3, r2
700096a8:	60a3      	str	r3, [r4, #8]
700096aa:	6823      	ldr	r3, [r4, #0]
700096ac:	4413      	add	r3, r2
700096ae:	4655      	mov	r5, sl
700096b0:	6023      	str	r3, [r4, #0]
700096b2:	f8d9 3008 	ldr.w	r3, [r9, #8]
700096b6:	1b5b      	subs	r3, r3, r5
700096b8:	442f      	add	r7, r5
700096ba:	ebaa 0a05 	sub.w	sl, sl, r5
700096be:	f8c9 3008 	str.w	r3, [r9, #8]
700096c2:	2b00      	cmp	r3, #0
700096c4:	d1a3      	bne.n	7000960e <__sfvwrite_r+0x11a>
700096c6:	e71c      	b.n	70009502 <__sfvwrite_r+0xe>
700096c8:	462a      	mov	r2, r5
700096ca:	4630      	mov	r0, r6
700096cc:	f001 fa90 	bl	7000abf0 <_realloc_r>
700096d0:	4603      	mov	r3, r0
700096d2:	2800      	cmp	r0, #0
700096d4:	d1d5      	bne.n	70009682 <__sfvwrite_r+0x18e>
700096d6:	6921      	ldr	r1, [r4, #16]
700096d8:	4630      	mov	r0, r6
700096da:	f7fe f97f 	bl	700079dc <_free_r>
700096de:	89a3      	ldrh	r3, [r4, #12]
700096e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700096e4:	81a3      	strh	r3, [r4, #12]
700096e6:	e7b6      	b.n	70009656 <__sfvwrite_r+0x162>
700096e8:	6923      	ldr	r3, [r4, #16]
700096ea:	4283      	cmp	r3, r0
700096ec:	d302      	bcc.n	700096f4 <__sfvwrite_r+0x200>
700096ee:	6961      	ldr	r1, [r4, #20]
700096f0:	4551      	cmp	r1, sl
700096f2:	d915      	bls.n	70009720 <__sfvwrite_r+0x22c>
700096f4:	4552      	cmp	r2, sl
700096f6:	bf28      	it	cs
700096f8:	4652      	movcs	r2, sl
700096fa:	4639      	mov	r1, r7
700096fc:	4615      	mov	r5, r2
700096fe:	f000 f89b 	bl	70009838 <memmove>
70009702:	68a3      	ldr	r3, [r4, #8]
70009704:	6822      	ldr	r2, [r4, #0]
70009706:	1b5b      	subs	r3, r3, r5
70009708:	442a      	add	r2, r5
7000970a:	60a3      	str	r3, [r4, #8]
7000970c:	6022      	str	r2, [r4, #0]
7000970e:	2b00      	cmp	r3, #0
70009710:	d1cf      	bne.n	700096b2 <__sfvwrite_r+0x1be>
70009712:	4621      	mov	r1, r4
70009714:	4630      	mov	r0, r6
70009716:	f7fd fedb 	bl	700074d0 <_fflush_r>
7000971a:	2800      	cmp	r0, #0
7000971c:	d0c9      	beq.n	700096b2 <__sfvwrite_r+0x1be>
7000971e:	e79c      	b.n	7000965a <__sfvwrite_r+0x166>
70009720:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
70009724:	4553      	cmp	r3, sl
70009726:	bf28      	it	cs
70009728:	4653      	movcs	r3, sl
7000972a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
7000972c:	fb93 f3f1 	sdiv	r3, r3, r1
70009730:	463a      	mov	r2, r7
70009732:	434b      	muls	r3, r1
70009734:	4630      	mov	r0, r6
70009736:	69e1      	ldr	r1, [r4, #28]
70009738:	47a8      	blx	r5
7000973a:	1e05      	subs	r5, r0, #0
7000973c:	dcb9      	bgt.n	700096b2 <__sfvwrite_r+0x1be>
7000973e:	e78c      	b.n	7000965a <__sfvwrite_r+0x166>
70009740:	e9d8 ab00 	ldrd	sl, fp, [r8]
70009744:	2000      	movs	r0, #0
70009746:	f108 0808 	add.w	r8, r8, #8
7000974a:	e6f2      	b.n	70009532 <__sfvwrite_r+0x3e>
7000974c:	f10b 0701 	add.w	r7, fp, #1
70009750:	e6ff      	b.n	70009552 <__sfvwrite_r+0x5e>
70009752:	4293      	cmp	r3, r2
70009754:	dc08      	bgt.n	70009768 <__sfvwrite_r+0x274>
70009756:	6a65      	ldr	r5, [r4, #36]	@ 0x24
70009758:	69e1      	ldr	r1, [r4, #28]
7000975a:	4652      	mov	r2, sl
7000975c:	4630      	mov	r0, r6
7000975e:	47a8      	blx	r5
70009760:	1e05      	subs	r5, r0, #0
70009762:	f73f af12 	bgt.w	7000958a <__sfvwrite_r+0x96>
70009766:	e778      	b.n	7000965a <__sfvwrite_r+0x166>
70009768:	4651      	mov	r1, sl
7000976a:	9201      	str	r2, [sp, #4]
7000976c:	f000 f864 	bl	70009838 <memmove>
70009770:	9a01      	ldr	r2, [sp, #4]
70009772:	68a3      	ldr	r3, [r4, #8]
70009774:	1a9b      	subs	r3, r3, r2
70009776:	60a3      	str	r3, [r4, #8]
70009778:	6823      	ldr	r3, [r4, #0]
7000977a:	4413      	add	r3, r2
7000977c:	6023      	str	r3, [r4, #0]
7000977e:	4615      	mov	r5, r2
70009780:	e703      	b.n	7000958a <__sfvwrite_r+0x96>
70009782:	2001      	movs	r0, #1
70009784:	e70a      	b.n	7000959c <__sfvwrite_r+0xa8>
70009786:	bf00      	nop
70009788:	7ffffc00 	.word	0x7ffffc00

7000978c <__swsetup_r>:
7000978c:	b538      	push	{r3, r4, r5, lr}
7000978e:	4b29      	ldr	r3, [pc, #164]	@ (70009834 <__swsetup_r+0xa8>)
70009790:	4605      	mov	r5, r0
70009792:	6818      	ldr	r0, [r3, #0]
70009794:	460c      	mov	r4, r1
70009796:	b118      	cbz	r0, 700097a0 <__swsetup_r+0x14>
70009798:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000979a:	b90b      	cbnz	r3, 700097a0 <__swsetup_r+0x14>
7000979c:	f7fd ff5e 	bl	7000765c <__sinit>
700097a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
700097a4:	0719      	lsls	r1, r3, #28
700097a6:	d422      	bmi.n	700097ee <__swsetup_r+0x62>
700097a8:	06da      	lsls	r2, r3, #27
700097aa:	d407      	bmi.n	700097bc <__swsetup_r+0x30>
700097ac:	2209      	movs	r2, #9
700097ae:	602a      	str	r2, [r5, #0]
700097b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700097b4:	81a3      	strh	r3, [r4, #12]
700097b6:	f04f 30ff 	mov.w	r0, #4294967295
700097ba:	e033      	b.n	70009824 <__swsetup_r+0x98>
700097bc:	0758      	lsls	r0, r3, #29
700097be:	d512      	bpl.n	700097e6 <__swsetup_r+0x5a>
700097c0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
700097c2:	b141      	cbz	r1, 700097d6 <__swsetup_r+0x4a>
700097c4:	f104 0340 	add.w	r3, r4, #64	@ 0x40
700097c8:	4299      	cmp	r1, r3
700097ca:	d002      	beq.n	700097d2 <__swsetup_r+0x46>
700097cc:	4628      	mov	r0, r5
700097ce:	f7fe f905 	bl	700079dc <_free_r>
700097d2:	2300      	movs	r3, #0
700097d4:	6323      	str	r3, [r4, #48]	@ 0x30
700097d6:	89a3      	ldrh	r3, [r4, #12]
700097d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
700097dc:	81a3      	strh	r3, [r4, #12]
700097de:	2300      	movs	r3, #0
700097e0:	6063      	str	r3, [r4, #4]
700097e2:	6923      	ldr	r3, [r4, #16]
700097e4:	6023      	str	r3, [r4, #0]
700097e6:	89a3      	ldrh	r3, [r4, #12]
700097e8:	f043 0308 	orr.w	r3, r3, #8
700097ec:	81a3      	strh	r3, [r4, #12]
700097ee:	6923      	ldr	r3, [r4, #16]
700097f0:	b94b      	cbnz	r3, 70009806 <__swsetup_r+0x7a>
700097f2:	89a3      	ldrh	r3, [r4, #12]
700097f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
700097f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700097fc:	d003      	beq.n	70009806 <__swsetup_r+0x7a>
700097fe:	4621      	mov	r1, r4
70009800:	4628      	mov	r0, r5
70009802:	f001 fbc5 	bl	7000af90 <__smakebuf_r>
70009806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000980a:	f013 0201 	ands.w	r2, r3, #1
7000980e:	d00a      	beq.n	70009826 <__swsetup_r+0x9a>
70009810:	2200      	movs	r2, #0
70009812:	60a2      	str	r2, [r4, #8]
70009814:	6962      	ldr	r2, [r4, #20]
70009816:	4252      	negs	r2, r2
70009818:	61a2      	str	r2, [r4, #24]
7000981a:	6922      	ldr	r2, [r4, #16]
7000981c:	b942      	cbnz	r2, 70009830 <__swsetup_r+0xa4>
7000981e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
70009822:	d1c5      	bne.n	700097b0 <__swsetup_r+0x24>
70009824:	bd38      	pop	{r3, r4, r5, pc}
70009826:	0799      	lsls	r1, r3, #30
70009828:	bf58      	it	pl
7000982a:	6962      	ldrpl	r2, [r4, #20]
7000982c:	60a2      	str	r2, [r4, #8]
7000982e:	e7f4      	b.n	7000981a <__swsetup_r+0x8e>
70009830:	2000      	movs	r0, #0
70009832:	e7f7      	b.n	70009824 <__swsetup_r+0x98>
70009834:	24000028 	.word	0x24000028

70009838 <memmove>:
70009838:	4288      	cmp	r0, r1
7000983a:	b510      	push	{r4, lr}
7000983c:	eb01 0402 	add.w	r4, r1, r2
70009840:	d902      	bls.n	70009848 <memmove+0x10>
70009842:	4284      	cmp	r4, r0
70009844:	4623      	mov	r3, r4
70009846:	d807      	bhi.n	70009858 <memmove+0x20>
70009848:	1e43      	subs	r3, r0, #1
7000984a:	42a1      	cmp	r1, r4
7000984c:	d008      	beq.n	70009860 <memmove+0x28>
7000984e:	f811 2b01 	ldrb.w	r2, [r1], #1
70009852:	f803 2f01 	strb.w	r2, [r3, #1]!
70009856:	e7f8      	b.n	7000984a <memmove+0x12>
70009858:	4402      	add	r2, r0
7000985a:	4601      	mov	r1, r0
7000985c:	428a      	cmp	r2, r1
7000985e:	d100      	bne.n	70009862 <memmove+0x2a>
70009860:	bd10      	pop	{r4, pc}
70009862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
70009866:	f802 4d01 	strb.w	r4, [r2, #-1]!
7000986a:	e7f7      	b.n	7000985c <memmove+0x24>

7000986c <strncpy>:
7000986c:	b510      	push	{r4, lr}
7000986e:	3901      	subs	r1, #1
70009870:	4603      	mov	r3, r0
70009872:	b132      	cbz	r2, 70009882 <strncpy+0x16>
70009874:	f811 4f01 	ldrb.w	r4, [r1, #1]!
70009878:	f803 4b01 	strb.w	r4, [r3], #1
7000987c:	3a01      	subs	r2, #1
7000987e:	2c00      	cmp	r4, #0
70009880:	d1f7      	bne.n	70009872 <strncpy+0x6>
70009882:	441a      	add	r2, r3
70009884:	2100      	movs	r1, #0
70009886:	4293      	cmp	r3, r2
70009888:	d100      	bne.n	7000988c <strncpy+0x20>
7000988a:	bd10      	pop	{r4, pc}
7000988c:	f803 1b01 	strb.w	r1, [r3], #1
70009890:	e7f9      	b.n	70009886 <strncpy+0x1a>
	...

70009894 <_localeconv_r>:
70009894:	4800      	ldr	r0, [pc, #0]	@ (70009898 <_localeconv_r+0x4>)
70009896:	4770      	bx	lr
70009898:	24000674 	.word	0x24000674

7000989c <_sbrk_r>:
7000989c:	b538      	push	{r3, r4, r5, lr}
7000989e:	4d06      	ldr	r5, [pc, #24]	@ (700098b8 <_sbrk_r+0x1c>)
700098a0:	2300      	movs	r3, #0
700098a2:	4604      	mov	r4, r0
700098a4:	4608      	mov	r0, r1
700098a6:	602b      	str	r3, [r5, #0]
700098a8:	f7f8 fa1e 	bl	70001ce8 <_sbrk>
700098ac:	1c43      	adds	r3, r0, #1
700098ae:	d102      	bne.n	700098b6 <_sbrk_r+0x1a>
700098b0:	682b      	ldr	r3, [r5, #0]
700098b2:	b103      	cbz	r3, 700098b6 <_sbrk_r+0x1a>
700098b4:	6023      	str	r3, [r4, #0]
700098b6:	bd38      	pop	{r3, r4, r5, pc}
700098b8:	24000d58 	.word	0x24000d58

700098bc <__libc_fini_array>:
700098bc:	b538      	push	{r3, r4, r5, lr}
700098be:	4d07      	ldr	r5, [pc, #28]	@ (700098dc <__libc_fini_array+0x20>)
700098c0:	4c07      	ldr	r4, [pc, #28]	@ (700098e0 <__libc_fini_array+0x24>)
700098c2:	1b64      	subs	r4, r4, r5
700098c4:	10a4      	asrs	r4, r4, #2
700098c6:	b91c      	cbnz	r4, 700098d0 <__libc_fini_array+0x14>
700098c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
700098cc:	f002 b95c 	b.w	7000bb88 <_fini>
700098d0:	3c01      	subs	r4, #1
700098d2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
700098d6:	4798      	blx	r3
700098d8:	e7f5      	b.n	700098c6 <__libc_fini_array+0xa>
700098da:	bf00      	nop
700098dc:	7000c2a0 	.word	0x7000c2a0
700098e0:	7000c2a4 	.word	0x7000c2a4

700098e4 <sysconf>:
700098e4:	2808      	cmp	r0, #8
700098e6:	b508      	push	{r3, lr}
700098e8:	d006      	beq.n	700098f8 <sysconf+0x14>
700098ea:	f7fd ffe3 	bl	700078b4 <__errno>
700098ee:	2316      	movs	r3, #22
700098f0:	6003      	str	r3, [r0, #0]
700098f2:	f04f 30ff 	mov.w	r0, #4294967295
700098f6:	bd08      	pop	{r3, pc}
700098f8:	2080      	movs	r0, #128	@ 0x80
700098fa:	e7fc      	b.n	700098f6 <sysconf+0x12>

700098fc <memcpy>:
700098fc:	440a      	add	r2, r1
700098fe:	4291      	cmp	r1, r2
70009900:	f100 33ff 	add.w	r3, r0, #4294967295
70009904:	d100      	bne.n	70009908 <memcpy+0xc>
70009906:	4770      	bx	lr
70009908:	b510      	push	{r4, lr}
7000990a:	f811 4b01 	ldrb.w	r4, [r1], #1
7000990e:	f803 4f01 	strb.w	r4, [r3, #1]!
70009912:	4291      	cmp	r1, r2
70009914:	d1f9      	bne.n	7000990a <memcpy+0xe>
70009916:	bd10      	pop	{r4, pc}

70009918 <frexp>:
70009918:	2200      	movs	r2, #0
7000991a:	ee10 1a90 	vmov	r1, s1
7000991e:	6002      	str	r2, [r0, #0]
70009920:	4a15      	ldr	r2, [pc, #84]	@ (70009978 <frexp+0x60>)
70009922:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
70009926:	4293      	cmp	r3, r2
70009928:	d821      	bhi.n	7000996e <frexp+0x56>
7000992a:	ee10 2a10 	vmov	r2, s0
7000992e:	431a      	orrs	r2, r3
70009930:	d01d      	beq.n	7000996e <frexp+0x56>
70009932:	4a12      	ldr	r2, [pc, #72]	@ (7000997c <frexp+0x64>)
70009934:	400a      	ands	r2, r1
70009936:	b952      	cbnz	r2, 7000994e <frexp+0x36>
70009938:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 70009970 <frexp+0x58>
7000993c:	ee20 0b07 	vmul.f64	d0, d0, d7
70009940:	ee10 1a90 	vmov	r1, s1
70009944:	f06f 0235 	mvn.w	r2, #53	@ 0x35
70009948:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
7000994c:	6002      	str	r2, [r0, #0]
7000994e:	6802      	ldr	r2, [r0, #0]
70009950:	151b      	asrs	r3, r3, #20
70009952:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
70009956:	441a      	add	r2, r3
70009958:	f36f 511e 	bfc	r1, #20, #11
7000995c:	6002      	str	r2, [r0, #0]
7000995e:	ec53 2b10 	vmov	r2, r3, d0
70009962:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
70009966:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
7000996a:	ec43 2b10 	vmov	d0, r2, r3
7000996e:	4770      	bx	lr
70009970:	00000000 	.word	0x00000000
70009974:	43500000 	.word	0x43500000
70009978:	7fefffff 	.word	0x7fefffff
7000997c:	7ff00000 	.word	0x7ff00000

70009980 <__register_exitproc>:
70009980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
70009984:	f8df a074 	ldr.w	sl, [pc, #116]	@ 700099fc <__register_exitproc+0x7c>
70009988:	4606      	mov	r6, r0
7000998a:	f8da 0000 	ldr.w	r0, [sl]
7000998e:	4698      	mov	r8, r3
70009990:	460f      	mov	r7, r1
70009992:	4691      	mov	r9, r2
70009994:	f7fd ffba 	bl	7000790c <__retarget_lock_acquire_recursive>
70009998:	4b16      	ldr	r3, [pc, #88]	@ (700099f4 <__register_exitproc+0x74>)
7000999a:	681c      	ldr	r4, [r3, #0]
7000999c:	b90c      	cbnz	r4, 700099a2 <__register_exitproc+0x22>
7000999e:	4c16      	ldr	r4, [pc, #88]	@ (700099f8 <__register_exitproc+0x78>)
700099a0:	601c      	str	r4, [r3, #0]
700099a2:	6865      	ldr	r5, [r4, #4]
700099a4:	f8da 0000 	ldr.w	r0, [sl]
700099a8:	2d1f      	cmp	r5, #31
700099aa:	dd05      	ble.n	700099b8 <__register_exitproc+0x38>
700099ac:	f7fd ffaf 	bl	7000790e <__retarget_lock_release_recursive>
700099b0:	f04f 30ff 	mov.w	r0, #4294967295
700099b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
700099b8:	b19e      	cbz	r6, 700099e2 <__register_exitproc+0x62>
700099ba:	eb04 0185 	add.w	r1, r4, r5, lsl #2
700099be:	2201      	movs	r2, #1
700099c0:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
700099c4:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
700099c8:	40aa      	lsls	r2, r5
700099ca:	4313      	orrs	r3, r2
700099cc:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
700099d0:	2e02      	cmp	r6, #2
700099d2:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
700099d6:	bf02      	ittt	eq
700099d8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
700099dc:	4313      	orreq	r3, r2
700099de:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
700099e2:	1c6b      	adds	r3, r5, #1
700099e4:	3502      	adds	r5, #2
700099e6:	6063      	str	r3, [r4, #4]
700099e8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
700099ec:	f7fd ff8f 	bl	7000790e <__retarget_lock_release_recursive>
700099f0:	2000      	movs	r0, #0
700099f2:	e7df      	b.n	700099b4 <__register_exitproc+0x34>
700099f4:	24000d60 	.word	0x24000d60
700099f8:	24000d98 	.word	0x24000d98
700099fc:	24000170 	.word	0x24000170

70009a00 <quorem>:
70009a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
70009a04:	6903      	ldr	r3, [r0, #16]
70009a06:	690c      	ldr	r4, [r1, #16]
70009a08:	42a3      	cmp	r3, r4
70009a0a:	4607      	mov	r7, r0
70009a0c:	db7e      	blt.n	70009b0c <quorem+0x10c>
70009a0e:	3c01      	subs	r4, #1
70009a10:	f101 0814 	add.w	r8, r1, #20
70009a14:	00a3      	lsls	r3, r4, #2
70009a16:	f100 0514 	add.w	r5, r0, #20
70009a1a:	9300      	str	r3, [sp, #0]
70009a1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
70009a20:	9301      	str	r3, [sp, #4]
70009a22:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
70009a26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
70009a2a:	3301      	adds	r3, #1
70009a2c:	429a      	cmp	r2, r3
70009a2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
70009a32:	fbb2 f6f3 	udiv	r6, r2, r3
70009a36:	d32e      	bcc.n	70009a96 <quorem+0x96>
70009a38:	f04f 0a00 	mov.w	sl, #0
70009a3c:	46c4      	mov	ip, r8
70009a3e:	46ae      	mov	lr, r5
70009a40:	46d3      	mov	fp, sl
70009a42:	f85c 3b04 	ldr.w	r3, [ip], #4
70009a46:	b298      	uxth	r0, r3
70009a48:	fb06 a000 	mla	r0, r6, r0, sl
70009a4c:	0c02      	lsrs	r2, r0, #16
70009a4e:	0c1b      	lsrs	r3, r3, #16
70009a50:	fb06 2303 	mla	r3, r6, r3, r2
70009a54:	f8de 2000 	ldr.w	r2, [lr]
70009a58:	b280      	uxth	r0, r0
70009a5a:	b292      	uxth	r2, r2
70009a5c:	1a12      	subs	r2, r2, r0
70009a5e:	445a      	add	r2, fp
70009a60:	f8de 0000 	ldr.w	r0, [lr]
70009a64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
70009a68:	b29b      	uxth	r3, r3
70009a6a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
70009a6e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
70009a72:	b292      	uxth	r2, r2
70009a74:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
70009a78:	45e1      	cmp	r9, ip
70009a7a:	f84e 2b04 	str.w	r2, [lr], #4
70009a7e:	ea4f 4b23 	mov.w	fp, r3, asr #16
70009a82:	d2de      	bcs.n	70009a42 <quorem+0x42>
70009a84:	9b00      	ldr	r3, [sp, #0]
70009a86:	58eb      	ldr	r3, [r5, r3]
70009a88:	b92b      	cbnz	r3, 70009a96 <quorem+0x96>
70009a8a:	9b01      	ldr	r3, [sp, #4]
70009a8c:	3b04      	subs	r3, #4
70009a8e:	429d      	cmp	r5, r3
70009a90:	461a      	mov	r2, r3
70009a92:	d32f      	bcc.n	70009af4 <quorem+0xf4>
70009a94:	613c      	str	r4, [r7, #16]
70009a96:	4638      	mov	r0, r7
70009a98:	f000 ffa2 	bl	7000a9e0 <__mcmp>
70009a9c:	2800      	cmp	r0, #0
70009a9e:	db25      	blt.n	70009aec <quorem+0xec>
70009aa0:	4629      	mov	r1, r5
70009aa2:	2000      	movs	r0, #0
70009aa4:	f858 2b04 	ldr.w	r2, [r8], #4
70009aa8:	f8d1 c000 	ldr.w	ip, [r1]
70009aac:	fa1f fe82 	uxth.w	lr, r2
70009ab0:	fa1f f38c 	uxth.w	r3, ip
70009ab4:	eba3 030e 	sub.w	r3, r3, lr
70009ab8:	4403      	add	r3, r0
70009aba:	0c12      	lsrs	r2, r2, #16
70009abc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
70009ac0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
70009ac4:	b29b      	uxth	r3, r3
70009ac6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
70009aca:	45c1      	cmp	r9, r8
70009acc:	f841 3b04 	str.w	r3, [r1], #4
70009ad0:	ea4f 4022 	mov.w	r0, r2, asr #16
70009ad4:	d2e6      	bcs.n	70009aa4 <quorem+0xa4>
70009ad6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
70009ada:	eb05 0384 	add.w	r3, r5, r4, lsl #2
70009ade:	b922      	cbnz	r2, 70009aea <quorem+0xea>
70009ae0:	3b04      	subs	r3, #4
70009ae2:	429d      	cmp	r5, r3
70009ae4:	461a      	mov	r2, r3
70009ae6:	d30b      	bcc.n	70009b00 <quorem+0x100>
70009ae8:	613c      	str	r4, [r7, #16]
70009aea:	3601      	adds	r6, #1
70009aec:	4630      	mov	r0, r6
70009aee:	b003      	add	sp, #12
70009af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
70009af4:	6812      	ldr	r2, [r2, #0]
70009af6:	3b04      	subs	r3, #4
70009af8:	2a00      	cmp	r2, #0
70009afa:	d1cb      	bne.n	70009a94 <quorem+0x94>
70009afc:	3c01      	subs	r4, #1
70009afe:	e7c6      	b.n	70009a8e <quorem+0x8e>
70009b00:	6812      	ldr	r2, [r2, #0]
70009b02:	3b04      	subs	r3, #4
70009b04:	2a00      	cmp	r2, #0
70009b06:	d1ef      	bne.n	70009ae8 <quorem+0xe8>
70009b08:	3c01      	subs	r4, #1
70009b0a:	e7ea      	b.n	70009ae2 <quorem+0xe2>
70009b0c:	2000      	movs	r0, #0
70009b0e:	e7ee      	b.n	70009aee <quorem+0xee>

70009b10 <_dtoa_r>:
70009b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
70009b14:	ed2d 8b02 	vpush	{d8}
70009b18:	b091      	sub	sp, #68	@ 0x44
70009b1a:	ed8d 0b02 	vstr	d0, [sp, #8]
70009b1e:	9107      	str	r1, [sp, #28]
70009b20:	6b81      	ldr	r1, [r0, #56]	@ 0x38
70009b22:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
70009b24:	9209      	str	r2, [sp, #36]	@ 0x24
70009b26:	ec55 4b10 	vmov	r4, r5, d0
70009b2a:	4681      	mov	r9, r0
70009b2c:	930d      	str	r3, [sp, #52]	@ 0x34
70009b2e:	b149      	cbz	r1, 70009b44 <_dtoa_r+0x34>
70009b30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
70009b32:	604a      	str	r2, [r1, #4]
70009b34:	2301      	movs	r3, #1
70009b36:	4093      	lsls	r3, r2
70009b38:	608b      	str	r3, [r1, #8]
70009b3a:	f000 fd52 	bl	7000a5e2 <_Bfree>
70009b3e:	2300      	movs	r3, #0
70009b40:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
70009b44:	1e2b      	subs	r3, r5, #0
70009b46:	bfbb      	ittet	lt
70009b48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
70009b4c:	9303      	strlt	r3, [sp, #12]
70009b4e:	2300      	movge	r3, #0
70009b50:	2201      	movlt	r2, #1
70009b52:	bfac      	ite	ge
70009b54:	6033      	strge	r3, [r6, #0]
70009b56:	6032      	strlt	r2, [r6, #0]
70009b58:	4b8f      	ldr	r3, [pc, #572]	@ (70009d98 <_dtoa_r+0x288>)
70009b5a:	9e03      	ldr	r6, [sp, #12]
70009b5c:	43b3      	bics	r3, r6
70009b5e:	d114      	bne.n	70009b8a <_dtoa_r+0x7a>
70009b60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
70009b62:	f242 730f 	movw	r3, #9999	@ 0x270f
70009b66:	6013      	str	r3, [r2, #0]
70009b68:	f3c6 0313 	ubfx	r3, r6, #0, #20
70009b6c:	4323      	orrs	r3, r4
70009b6e:	f000 84e5 	beq.w	7000a53c <_dtoa_r+0xa2c>
70009b72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
70009b74:	4f89      	ldr	r7, [pc, #548]	@ (70009d9c <_dtoa_r+0x28c>)
70009b76:	b113      	cbz	r3, 70009b7e <_dtoa_r+0x6e>
70009b78:	1cfb      	adds	r3, r7, #3
70009b7a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
70009b7c:	6013      	str	r3, [r2, #0]
70009b7e:	4638      	mov	r0, r7
70009b80:	b011      	add	sp, #68	@ 0x44
70009b82:	ecbd 8b02 	vpop	{d8}
70009b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
70009b8a:	ed9d 8b02 	vldr	d8, [sp, #8]
70009b8e:	eeb5 8b40 	vcmp.f64	d8, #0.0
70009b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009b96:	d109      	bne.n	70009bac <_dtoa_r+0x9c>
70009b98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
70009b9a:	2301      	movs	r3, #1
70009b9c:	6013      	str	r3, [r2, #0]
70009b9e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
70009ba0:	b113      	cbz	r3, 70009ba8 <_dtoa_r+0x98>
70009ba2:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
70009ba4:	4b7e      	ldr	r3, [pc, #504]	@ (70009da0 <_dtoa_r+0x290>)
70009ba6:	6013      	str	r3, [r2, #0]
70009ba8:	4f7e      	ldr	r7, [pc, #504]	@ (70009da4 <_dtoa_r+0x294>)
70009baa:	e7e8      	b.n	70009b7e <_dtoa_r+0x6e>
70009bac:	aa0e      	add	r2, sp, #56	@ 0x38
70009bae:	a90f      	add	r1, sp, #60	@ 0x3c
70009bb0:	4648      	mov	r0, r9
70009bb2:	eeb0 0b48 	vmov.f64	d0, d8
70009bb6:	f000 ffc3 	bl	7000ab40 <__d2b>
70009bba:	f3c6 530a 	ubfx	r3, r6, #20, #11
70009bbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
70009bc0:	9001      	str	r0, [sp, #4]
70009bc2:	2b00      	cmp	r3, #0
70009bc4:	d045      	beq.n	70009c52 <_dtoa_r+0x142>
70009bc6:	eeb0 7b48 	vmov.f64	d7, d8
70009bca:	ee18 1a90 	vmov	r1, s17
70009bce:	f3c1 0113 	ubfx	r1, r1, #0, #20
70009bd2:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
70009bd6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
70009bda:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
70009bde:	2500      	movs	r5, #0
70009be0:	ee07 1a90 	vmov	s15, r1
70009be4:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
70009be8:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 70009d80 <_dtoa_r+0x270>
70009bec:	ee37 7b46 	vsub.f64	d7, d7, d6
70009bf0:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 70009d88 <_dtoa_r+0x278>
70009bf4:	eea7 6b05 	vfma.f64	d6, d7, d5
70009bf8:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 70009d90 <_dtoa_r+0x280>
70009bfc:	ee07 3a90 	vmov	s15, r3
70009c00:	eeb8 4be7 	vcvt.f64.s32	d4, s15
70009c04:	eeb0 7b46 	vmov.f64	d7, d6
70009c08:	eea4 7b05 	vfma.f64	d7, d4, d5
70009c0c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
70009c10:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
70009c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009c18:	ee16 8a90 	vmov	r8, s13
70009c1c:	d508      	bpl.n	70009c30 <_dtoa_r+0x120>
70009c1e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
70009c22:	eeb4 6b47 	vcmp.f64	d6, d7
70009c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009c2a:	bf18      	it	ne
70009c2c:	f108 38ff 	addne.w	r8, r8, #4294967295
70009c30:	f1b8 0f16 	cmp.w	r8, #22
70009c34:	d82b      	bhi.n	70009c8e <_dtoa_r+0x17e>
70009c36:	495c      	ldr	r1, [pc, #368]	@ (70009da8 <_dtoa_r+0x298>)
70009c38:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
70009c3c:	ed91 7b00 	vldr	d7, [r1]
70009c40:	eeb4 8bc7 	vcmpe.f64	d8, d7
70009c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009c48:	d501      	bpl.n	70009c4e <_dtoa_r+0x13e>
70009c4a:	f108 38ff 	add.w	r8, r8, #4294967295
70009c4e:	2100      	movs	r1, #0
70009c50:	e01e      	b.n	70009c90 <_dtoa_r+0x180>
70009c52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
70009c54:	4413      	add	r3, r2
70009c56:	f203 4132 	addw	r1, r3, #1074	@ 0x432
70009c5a:	2920      	cmp	r1, #32
70009c5c:	bfc1      	itttt	gt
70009c5e:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
70009c62:	408e      	lslgt	r6, r1
70009c64:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
70009c68:	fa24 f101 	lsrgt.w	r1, r4, r1
70009c6c:	bfd6      	itet	le
70009c6e:	f1c1 0120 	rsble	r1, r1, #32
70009c72:	4331      	orrgt	r1, r6
70009c74:	fa04 f101 	lslle.w	r1, r4, r1
70009c78:	ee07 1a90 	vmov	s15, r1
70009c7c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
70009c80:	3b01      	subs	r3, #1
70009c82:	ee17 1a90 	vmov	r1, s15
70009c86:	2501      	movs	r5, #1
70009c88:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
70009c8c:	e7a8      	b.n	70009be0 <_dtoa_r+0xd0>
70009c8e:	2101      	movs	r1, #1
70009c90:	1ad2      	subs	r2, r2, r3
70009c92:	1e53      	subs	r3, r2, #1
70009c94:	9306      	str	r3, [sp, #24]
70009c96:	bf45      	ittet	mi
70009c98:	f1c2 0301 	rsbmi	r3, r2, #1
70009c9c:	9304      	strmi	r3, [sp, #16]
70009c9e:	2300      	movpl	r3, #0
70009ca0:	2300      	movmi	r3, #0
70009ca2:	bf4c      	ite	mi
70009ca4:	9306      	strmi	r3, [sp, #24]
70009ca6:	9304      	strpl	r3, [sp, #16]
70009ca8:	f1b8 0f00 	cmp.w	r8, #0
70009cac:	910c      	str	r1, [sp, #48]	@ 0x30
70009cae:	db18      	blt.n	70009ce2 <_dtoa_r+0x1d2>
70009cb0:	9b06      	ldr	r3, [sp, #24]
70009cb2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
70009cb6:	4443      	add	r3, r8
70009cb8:	9306      	str	r3, [sp, #24]
70009cba:	2300      	movs	r3, #0
70009cbc:	9a07      	ldr	r2, [sp, #28]
70009cbe:	2a09      	cmp	r2, #9
70009cc0:	d846      	bhi.n	70009d50 <_dtoa_r+0x240>
70009cc2:	2a05      	cmp	r2, #5
70009cc4:	bfc4      	itt	gt
70009cc6:	3a04      	subgt	r2, #4
70009cc8:	9207      	strgt	r2, [sp, #28]
70009cca:	9a07      	ldr	r2, [sp, #28]
70009ccc:	f1a2 0202 	sub.w	r2, r2, #2
70009cd0:	bfcc      	ite	gt
70009cd2:	2400      	movgt	r4, #0
70009cd4:	2401      	movle	r4, #1
70009cd6:	2a03      	cmp	r2, #3
70009cd8:	d845      	bhi.n	70009d66 <_dtoa_r+0x256>
70009cda:	e8df f002 	tbb	[pc, r2]
70009cde:	3735      	.short	0x3735
70009ce0:	0b17      	.short	0x0b17
70009ce2:	9b04      	ldr	r3, [sp, #16]
70009ce4:	2200      	movs	r2, #0
70009ce6:	eba3 0308 	sub.w	r3, r3, r8
70009cea:	9304      	str	r3, [sp, #16]
70009cec:	920a      	str	r2, [sp, #40]	@ 0x28
70009cee:	f1c8 0300 	rsb	r3, r8, #0
70009cf2:	e7e3      	b.n	70009cbc <_dtoa_r+0x1ac>
70009cf4:	2201      	movs	r2, #1
70009cf6:	9208      	str	r2, [sp, #32]
70009cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
70009cfa:	eb08 0b02 	add.w	fp, r8, r2
70009cfe:	f10b 0a01 	add.w	sl, fp, #1
70009d02:	4652      	mov	r2, sl
70009d04:	2a01      	cmp	r2, #1
70009d06:	bfb8      	it	lt
70009d08:	2201      	movlt	r2, #1
70009d0a:	e006      	b.n	70009d1a <_dtoa_r+0x20a>
70009d0c:	2201      	movs	r2, #1
70009d0e:	9208      	str	r2, [sp, #32]
70009d10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
70009d12:	2a00      	cmp	r2, #0
70009d14:	dd2a      	ble.n	70009d6c <_dtoa_r+0x25c>
70009d16:	4693      	mov	fp, r2
70009d18:	4692      	mov	sl, r2
70009d1a:	2100      	movs	r1, #0
70009d1c:	2004      	movs	r0, #4
70009d1e:	f100 0614 	add.w	r6, r0, #20
70009d22:	4296      	cmp	r6, r2
70009d24:	d929      	bls.n	70009d7a <_dtoa_r+0x26a>
70009d26:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
70009d2a:	4648      	mov	r0, r9
70009d2c:	9305      	str	r3, [sp, #20]
70009d2e:	f000 fc33 	bl	7000a598 <_Balloc>
70009d32:	9b05      	ldr	r3, [sp, #20]
70009d34:	4607      	mov	r7, r0
70009d36:	2800      	cmp	r0, #0
70009d38:	d13c      	bne.n	70009db4 <_dtoa_r+0x2a4>
70009d3a:	4b1c      	ldr	r3, [pc, #112]	@ (70009dac <_dtoa_r+0x29c>)
70009d3c:	4602      	mov	r2, r0
70009d3e:	f240 11af 	movw	r1, #431	@ 0x1af
70009d42:	481b      	ldr	r0, [pc, #108]	@ (70009db0 <_dtoa_r+0x2a0>)
70009d44:	f001 f982 	bl	7000b04c <__assert_func>
70009d48:	2200      	movs	r2, #0
70009d4a:	e7e0      	b.n	70009d0e <_dtoa_r+0x1fe>
70009d4c:	2200      	movs	r2, #0
70009d4e:	e7d2      	b.n	70009cf6 <_dtoa_r+0x1e6>
70009d50:	2401      	movs	r4, #1
70009d52:	2200      	movs	r2, #0
70009d54:	e9cd 2407 	strd	r2, r4, [sp, #28]
70009d58:	f04f 3bff 	mov.w	fp, #4294967295
70009d5c:	2100      	movs	r1, #0
70009d5e:	46da      	mov	sl, fp
70009d60:	2212      	movs	r2, #18
70009d62:	9109      	str	r1, [sp, #36]	@ 0x24
70009d64:	e7d9      	b.n	70009d1a <_dtoa_r+0x20a>
70009d66:	2201      	movs	r2, #1
70009d68:	9208      	str	r2, [sp, #32]
70009d6a:	e7f5      	b.n	70009d58 <_dtoa_r+0x248>
70009d6c:	f04f 0b01 	mov.w	fp, #1
70009d70:	46da      	mov	sl, fp
70009d72:	465a      	mov	r2, fp
70009d74:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
70009d78:	e7cf      	b.n	70009d1a <_dtoa_r+0x20a>
70009d7a:	3101      	adds	r1, #1
70009d7c:	0040      	lsls	r0, r0, #1
70009d7e:	e7ce      	b.n	70009d1e <_dtoa_r+0x20e>
70009d80:	636f4361 	.word	0x636f4361
70009d84:	3fd287a7 	.word	0x3fd287a7
70009d88:	8b60c8b3 	.word	0x8b60c8b3
70009d8c:	3fc68a28 	.word	0x3fc68a28
70009d90:	509f79fb 	.word	0x509f79fb
70009d94:	3fd34413 	.word	0x3fd34413
70009d98:	7ff00000 	.word	0x7ff00000
70009d9c:	7000bf39 	.word	0x7000bf39
70009da0:	7000bf2f 	.word	0x7000bf2f
70009da4:	7000bf2e 	.word	0x7000bf2e
70009da8:	7000c0a0 	.word	0x7000c0a0
70009dac:	7000bf3d 	.word	0x7000bf3d
70009db0:	7000bf4e 	.word	0x7000bf4e
70009db4:	f1ba 0f0e 	cmp.w	sl, #14
70009db8:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
70009dbc:	d86e      	bhi.n	70009e9c <_dtoa_r+0x38c>
70009dbe:	2c00      	cmp	r4, #0
70009dc0:	d06c      	beq.n	70009e9c <_dtoa_r+0x38c>
70009dc2:	f1b8 0f00 	cmp.w	r8, #0
70009dc6:	f340 80b4 	ble.w	70009f32 <_dtoa_r+0x422>
70009dca:	4ac9      	ldr	r2, [pc, #804]	@ (7000a0f0 <_dtoa_r+0x5e0>)
70009dcc:	f008 010f 	and.w	r1, r8, #15
70009dd0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
70009dd4:	f418 7f80 	tst.w	r8, #256	@ 0x100
70009dd8:	ed92 7b00 	vldr	d7, [r2]
70009ddc:	ea4f 1128 	mov.w	r1, r8, asr #4
70009de0:	f000 809b 	beq.w	70009f1a <_dtoa_r+0x40a>
70009de4:	4ac3      	ldr	r2, [pc, #780]	@ (7000a0f4 <_dtoa_r+0x5e4>)
70009de6:	ed92 6b08 	vldr	d6, [r2, #32]
70009dea:	ee88 6b06 	vdiv.f64	d6, d8, d6
70009dee:	ed8d 6b02 	vstr	d6, [sp, #8]
70009df2:	f001 010f 	and.w	r1, r1, #15
70009df6:	2203      	movs	r2, #3
70009df8:	48be      	ldr	r0, [pc, #760]	@ (7000a0f4 <_dtoa_r+0x5e4>)
70009dfa:	2900      	cmp	r1, #0
70009dfc:	f040 808f 	bne.w	70009f1e <_dtoa_r+0x40e>
70009e00:	ed9d 6b02 	vldr	d6, [sp, #8]
70009e04:	ee86 7b07 	vdiv.f64	d7, d6, d7
70009e08:	ed8d 7b02 	vstr	d7, [sp, #8]
70009e0c:	990c      	ldr	r1, [sp, #48]	@ 0x30
70009e0e:	ed9d 7b02 	vldr	d7, [sp, #8]
70009e12:	2900      	cmp	r1, #0
70009e14:	f000 80b3 	beq.w	70009f7e <_dtoa_r+0x46e>
70009e18:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
70009e1c:	eeb4 7bc6 	vcmpe.f64	d7, d6
70009e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009e24:	f140 80ab 	bpl.w	70009f7e <_dtoa_r+0x46e>
70009e28:	f1ba 0f00 	cmp.w	sl, #0
70009e2c:	f000 80a7 	beq.w	70009f7e <_dtoa_r+0x46e>
70009e30:	f1bb 0f00 	cmp.w	fp, #0
70009e34:	dd30      	ble.n	70009e98 <_dtoa_r+0x388>
70009e36:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
70009e3a:	ee27 7b06 	vmul.f64	d7, d7, d6
70009e3e:	ed8d 7b02 	vstr	d7, [sp, #8]
70009e42:	f108 31ff 	add.w	r1, r8, #4294967295
70009e46:	9105      	str	r1, [sp, #20]
70009e48:	3201      	adds	r2, #1
70009e4a:	465c      	mov	r4, fp
70009e4c:	ed9d 6b02 	vldr	d6, [sp, #8]
70009e50:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
70009e54:	ee07 2a90 	vmov	s15, r2
70009e58:	eeb8 7be7 	vcvt.f64.s32	d7, s15
70009e5c:	eea7 5b06 	vfma.f64	d5, d7, d6
70009e60:	ee15 2a90 	vmov	r2, s11
70009e64:	ec51 0b15 	vmov	r0, r1, d5
70009e68:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
70009e6c:	2c00      	cmp	r4, #0
70009e6e:	f040 808a 	bne.w	70009f86 <_dtoa_r+0x476>
70009e72:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
70009e76:	ee36 6b47 	vsub.f64	d6, d6, d7
70009e7a:	ec41 0b17 	vmov	d7, r0, r1
70009e7e:	eeb4 6bc7 	vcmpe.f64	d6, d7
70009e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009e86:	f300 826b 	bgt.w	7000a360 <_dtoa_r+0x850>
70009e8a:	eeb1 7b47 	vneg.f64	d7, d7
70009e8e:	eeb4 6bc7 	vcmpe.f64	d6, d7
70009e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009e96:	d423      	bmi.n	70009ee0 <_dtoa_r+0x3d0>
70009e98:	ed8d 8b02 	vstr	d8, [sp, #8]
70009e9c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
70009e9e:	2a00      	cmp	r2, #0
70009ea0:	f2c0 812a 	blt.w	7000a0f8 <_dtoa_r+0x5e8>
70009ea4:	f1b8 0f0e 	cmp.w	r8, #14
70009ea8:	f300 8126 	bgt.w	7000a0f8 <_dtoa_r+0x5e8>
70009eac:	4b90      	ldr	r3, [pc, #576]	@ (7000a0f0 <_dtoa_r+0x5e0>)
70009eae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
70009eb2:	ed93 6b00 	vldr	d6, [r3]
70009eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70009eb8:	2b00      	cmp	r3, #0
70009eba:	f280 80c8 	bge.w	7000a04e <_dtoa_r+0x53e>
70009ebe:	f1ba 0f00 	cmp.w	sl, #0
70009ec2:	f300 80c4 	bgt.w	7000a04e <_dtoa_r+0x53e>
70009ec6:	d10b      	bne.n	70009ee0 <_dtoa_r+0x3d0>
70009ec8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
70009ecc:	ee26 6b07 	vmul.f64	d6, d6, d7
70009ed0:	ed9d 7b02 	vldr	d7, [sp, #8]
70009ed4:	eeb4 6bc7 	vcmpe.f64	d6, d7
70009ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009edc:	f2c0 823d 	blt.w	7000a35a <_dtoa_r+0x84a>
70009ee0:	2400      	movs	r4, #0
70009ee2:	4625      	mov	r5, r4
70009ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
70009ee6:	43db      	mvns	r3, r3
70009ee8:	9305      	str	r3, [sp, #20]
70009eea:	463e      	mov	r6, r7
70009eec:	f04f 0800 	mov.w	r8, #0
70009ef0:	4621      	mov	r1, r4
70009ef2:	4648      	mov	r0, r9
70009ef4:	f000 fb75 	bl	7000a5e2 <_Bfree>
70009ef8:	2d00      	cmp	r5, #0
70009efa:	f000 80a2 	beq.w	7000a042 <_dtoa_r+0x532>
70009efe:	f1b8 0f00 	cmp.w	r8, #0
70009f02:	d005      	beq.n	70009f10 <_dtoa_r+0x400>
70009f04:	45a8      	cmp	r8, r5
70009f06:	d003      	beq.n	70009f10 <_dtoa_r+0x400>
70009f08:	4641      	mov	r1, r8
70009f0a:	4648      	mov	r0, r9
70009f0c:	f000 fb69 	bl	7000a5e2 <_Bfree>
70009f10:	4629      	mov	r1, r5
70009f12:	4648      	mov	r0, r9
70009f14:	f000 fb65 	bl	7000a5e2 <_Bfree>
70009f18:	e093      	b.n	7000a042 <_dtoa_r+0x532>
70009f1a:	2202      	movs	r2, #2
70009f1c:	e76c      	b.n	70009df8 <_dtoa_r+0x2e8>
70009f1e:	07cc      	lsls	r4, r1, #31
70009f20:	d504      	bpl.n	70009f2c <_dtoa_r+0x41c>
70009f22:	ed90 6b00 	vldr	d6, [r0]
70009f26:	3201      	adds	r2, #1
70009f28:	ee27 7b06 	vmul.f64	d7, d7, d6
70009f2c:	1049      	asrs	r1, r1, #1
70009f2e:	3008      	adds	r0, #8
70009f30:	e763      	b.n	70009dfa <_dtoa_r+0x2ea>
70009f32:	d022      	beq.n	70009f7a <_dtoa_r+0x46a>
70009f34:	f1c8 0100 	rsb	r1, r8, #0
70009f38:	4a6d      	ldr	r2, [pc, #436]	@ (7000a0f0 <_dtoa_r+0x5e0>)
70009f3a:	f001 000f 	and.w	r0, r1, #15
70009f3e:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
70009f42:	ed92 7b00 	vldr	d7, [r2]
70009f46:	ee28 7b07 	vmul.f64	d7, d8, d7
70009f4a:	ed8d 7b02 	vstr	d7, [sp, #8]
70009f4e:	4869      	ldr	r0, [pc, #420]	@ (7000a0f4 <_dtoa_r+0x5e4>)
70009f50:	1109      	asrs	r1, r1, #4
70009f52:	2400      	movs	r4, #0
70009f54:	2202      	movs	r2, #2
70009f56:	b929      	cbnz	r1, 70009f64 <_dtoa_r+0x454>
70009f58:	2c00      	cmp	r4, #0
70009f5a:	f43f af57 	beq.w	70009e0c <_dtoa_r+0x2fc>
70009f5e:	ed8d 7b02 	vstr	d7, [sp, #8]
70009f62:	e753      	b.n	70009e0c <_dtoa_r+0x2fc>
70009f64:	07ce      	lsls	r6, r1, #31
70009f66:	d505      	bpl.n	70009f74 <_dtoa_r+0x464>
70009f68:	ed90 6b00 	vldr	d6, [r0]
70009f6c:	3201      	adds	r2, #1
70009f6e:	2401      	movs	r4, #1
70009f70:	ee27 7b06 	vmul.f64	d7, d7, d6
70009f74:	1049      	asrs	r1, r1, #1
70009f76:	3008      	adds	r0, #8
70009f78:	e7ed      	b.n	70009f56 <_dtoa_r+0x446>
70009f7a:	2202      	movs	r2, #2
70009f7c:	e746      	b.n	70009e0c <_dtoa_r+0x2fc>
70009f7e:	f8cd 8014 	str.w	r8, [sp, #20]
70009f82:	4654      	mov	r4, sl
70009f84:	e762      	b.n	70009e4c <_dtoa_r+0x33c>
70009f86:	4a5a      	ldr	r2, [pc, #360]	@ (7000a0f0 <_dtoa_r+0x5e0>)
70009f88:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
70009f8c:	ed12 4b02 	vldr	d4, [r2, #-8]
70009f90:	9a08      	ldr	r2, [sp, #32]
70009f92:	ec41 0b17 	vmov	d7, r0, r1
70009f96:	443c      	add	r4, r7
70009f98:	b34a      	cbz	r2, 70009fee <_dtoa_r+0x4de>
70009f9a:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
70009f9e:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
70009fa2:	463e      	mov	r6, r7
70009fa4:	ee83 5b04 	vdiv.f64	d5, d3, d4
70009fa8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
70009fac:	ee35 7b47 	vsub.f64	d7, d5, d7
70009fb0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
70009fb4:	ee14 2a90 	vmov	r2, s9
70009fb8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
70009fbc:	3230      	adds	r2, #48	@ 0x30
70009fbe:	ee36 6b45 	vsub.f64	d6, d6, d5
70009fc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
70009fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009fca:	f806 2b01 	strb.w	r2, [r6], #1
70009fce:	d438      	bmi.n	7000a042 <_dtoa_r+0x532>
70009fd0:	ee32 5b46 	vsub.f64	d5, d2, d6
70009fd4:	eeb4 5bc7 	vcmpe.f64	d5, d7
70009fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
70009fdc:	d46e      	bmi.n	7000a0bc <_dtoa_r+0x5ac>
70009fde:	42a6      	cmp	r6, r4
70009fe0:	f43f af5a 	beq.w	70009e98 <_dtoa_r+0x388>
70009fe4:	ee27 7b03 	vmul.f64	d7, d7, d3
70009fe8:	ee26 6b03 	vmul.f64	d6, d6, d3
70009fec:	e7e0      	b.n	70009fb0 <_dtoa_r+0x4a0>
70009fee:	4621      	mov	r1, r4
70009ff0:	463e      	mov	r6, r7
70009ff2:	ee27 7b04 	vmul.f64	d7, d7, d4
70009ff6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
70009ffa:	eefd 4bc6 	vcvt.s32.f64	s9, d6
70009ffe:	ee14 2a90 	vmov	r2, s9
7000a002:	3230      	adds	r2, #48	@ 0x30
7000a004:	f806 2b01 	strb.w	r2, [r6], #1
7000a008:	42a6      	cmp	r6, r4
7000a00a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
7000a00e:	ee36 6b45 	vsub.f64	d6, d6, d5
7000a012:	d119      	bne.n	7000a048 <_dtoa_r+0x538>
7000a014:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
7000a018:	ee37 4b05 	vadd.f64	d4, d7, d5
7000a01c:	eeb4 6bc4 	vcmpe.f64	d6, d4
7000a020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a024:	dc4a      	bgt.n	7000a0bc <_dtoa_r+0x5ac>
7000a026:	ee35 5b47 	vsub.f64	d5, d5, d7
7000a02a:	eeb4 6bc5 	vcmpe.f64	d6, d5
7000a02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a032:	f57f af31 	bpl.w	70009e98 <_dtoa_r+0x388>
7000a036:	460e      	mov	r6, r1
7000a038:	3901      	subs	r1, #1
7000a03a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
7000a03e:	2b30      	cmp	r3, #48	@ 0x30
7000a040:	d0f9      	beq.n	7000a036 <_dtoa_r+0x526>
7000a042:	f8dd 8014 	ldr.w	r8, [sp, #20]
7000a046:	e027      	b.n	7000a098 <_dtoa_r+0x588>
7000a048:	ee26 6b03 	vmul.f64	d6, d6, d3
7000a04c:	e7d5      	b.n	70009ffa <_dtoa_r+0x4ea>
7000a04e:	ed9d 7b02 	vldr	d7, [sp, #8]
7000a052:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
7000a056:	463e      	mov	r6, r7
7000a058:	ee87 5b06 	vdiv.f64	d5, d7, d6
7000a05c:	eebd 5bc5 	vcvt.s32.f64	s10, d5
7000a060:	ee15 3a10 	vmov	r3, s10
7000a064:	3330      	adds	r3, #48	@ 0x30
7000a066:	f806 3b01 	strb.w	r3, [r6], #1
7000a06a:	1bf3      	subs	r3, r6, r7
7000a06c:	459a      	cmp	sl, r3
7000a06e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
7000a072:	eea3 7b46 	vfms.f64	d7, d3, d6
7000a076:	d132      	bne.n	7000a0de <_dtoa_r+0x5ce>
7000a078:	ee37 7b07 	vadd.f64	d7, d7, d7
7000a07c:	eeb4 7bc6 	vcmpe.f64	d7, d6
7000a080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a084:	dc18      	bgt.n	7000a0b8 <_dtoa_r+0x5a8>
7000a086:	eeb4 7b46 	vcmp.f64	d7, d6
7000a08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a08e:	d103      	bne.n	7000a098 <_dtoa_r+0x588>
7000a090:	ee15 3a10 	vmov	r3, s10
7000a094:	07db      	lsls	r3, r3, #31
7000a096:	d40f      	bmi.n	7000a0b8 <_dtoa_r+0x5a8>
7000a098:	9901      	ldr	r1, [sp, #4]
7000a09a:	4648      	mov	r0, r9
7000a09c:	f000 faa1 	bl	7000a5e2 <_Bfree>
7000a0a0:	2300      	movs	r3, #0
7000a0a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000a0a4:	7033      	strb	r3, [r6, #0]
7000a0a6:	f108 0301 	add.w	r3, r8, #1
7000a0aa:	6013      	str	r3, [r2, #0]
7000a0ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000a0ae:	2b00      	cmp	r3, #0
7000a0b0:	f43f ad65 	beq.w	70009b7e <_dtoa_r+0x6e>
7000a0b4:	601e      	str	r6, [r3, #0]
7000a0b6:	e562      	b.n	70009b7e <_dtoa_r+0x6e>
7000a0b8:	f8cd 8014 	str.w	r8, [sp, #20]
7000a0bc:	4633      	mov	r3, r6
7000a0be:	461e      	mov	r6, r3
7000a0c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000a0c4:	2a39      	cmp	r2, #57	@ 0x39
7000a0c6:	d106      	bne.n	7000a0d6 <_dtoa_r+0x5c6>
7000a0c8:	429f      	cmp	r7, r3
7000a0ca:	d1f8      	bne.n	7000a0be <_dtoa_r+0x5ae>
7000a0cc:	9a05      	ldr	r2, [sp, #20]
7000a0ce:	3201      	adds	r2, #1
7000a0d0:	9205      	str	r2, [sp, #20]
7000a0d2:	2230      	movs	r2, #48	@ 0x30
7000a0d4:	703a      	strb	r2, [r7, #0]
7000a0d6:	781a      	ldrb	r2, [r3, #0]
7000a0d8:	3201      	adds	r2, #1
7000a0da:	701a      	strb	r2, [r3, #0]
7000a0dc:	e7b1      	b.n	7000a042 <_dtoa_r+0x532>
7000a0de:	ee27 7b04 	vmul.f64	d7, d7, d4
7000a0e2:	eeb5 7b40 	vcmp.f64	d7, #0.0
7000a0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a0ea:	d1b5      	bne.n	7000a058 <_dtoa_r+0x548>
7000a0ec:	e7d4      	b.n	7000a098 <_dtoa_r+0x588>
7000a0ee:	bf00      	nop
7000a0f0:	7000c0a0 	.word	0x7000c0a0
7000a0f4:	7000c078 	.word	0x7000c078
7000a0f8:	9908      	ldr	r1, [sp, #32]
7000a0fa:	2900      	cmp	r1, #0
7000a0fc:	f000 80e9 	beq.w	7000a2d2 <_dtoa_r+0x7c2>
7000a100:	9907      	ldr	r1, [sp, #28]
7000a102:	2901      	cmp	r1, #1
7000a104:	f300 80cb 	bgt.w	7000a29e <_dtoa_r+0x78e>
7000a108:	2d00      	cmp	r5, #0
7000a10a:	f000 80c4 	beq.w	7000a296 <_dtoa_r+0x786>
7000a10e:	f202 4233 	addw	r2, r2, #1075	@ 0x433
7000a112:	9e04      	ldr	r6, [sp, #16]
7000a114:	461c      	mov	r4, r3
7000a116:	9305      	str	r3, [sp, #20]
7000a118:	9b04      	ldr	r3, [sp, #16]
7000a11a:	4413      	add	r3, r2
7000a11c:	9304      	str	r3, [sp, #16]
7000a11e:	9b06      	ldr	r3, [sp, #24]
7000a120:	2101      	movs	r1, #1
7000a122:	4413      	add	r3, r2
7000a124:	4648      	mov	r0, r9
7000a126:	9306      	str	r3, [sp, #24]
7000a128:	f000 faf6 	bl	7000a718 <__i2b>
7000a12c:	9b05      	ldr	r3, [sp, #20]
7000a12e:	4605      	mov	r5, r0
7000a130:	b166      	cbz	r6, 7000a14c <_dtoa_r+0x63c>
7000a132:	9a06      	ldr	r2, [sp, #24]
7000a134:	2a00      	cmp	r2, #0
7000a136:	dd09      	ble.n	7000a14c <_dtoa_r+0x63c>
7000a138:	42b2      	cmp	r2, r6
7000a13a:	9904      	ldr	r1, [sp, #16]
7000a13c:	bfa8      	it	ge
7000a13e:	4632      	movge	r2, r6
7000a140:	1a89      	subs	r1, r1, r2
7000a142:	9104      	str	r1, [sp, #16]
7000a144:	9906      	ldr	r1, [sp, #24]
7000a146:	1ab6      	subs	r6, r6, r2
7000a148:	1a8a      	subs	r2, r1, r2
7000a14a:	9206      	str	r2, [sp, #24]
7000a14c:	b30b      	cbz	r3, 7000a192 <_dtoa_r+0x682>
7000a14e:	9a08      	ldr	r2, [sp, #32]
7000a150:	2a00      	cmp	r2, #0
7000a152:	f000 80c5 	beq.w	7000a2e0 <_dtoa_r+0x7d0>
7000a156:	2c00      	cmp	r4, #0
7000a158:	f000 80bf 	beq.w	7000a2da <_dtoa_r+0x7ca>
7000a15c:	4629      	mov	r1, r5
7000a15e:	4622      	mov	r2, r4
7000a160:	4648      	mov	r0, r9
7000a162:	930b      	str	r3, [sp, #44]	@ 0x2c
7000a164:	f000 fb90 	bl	7000a888 <__pow5mult>
7000a168:	9a01      	ldr	r2, [sp, #4]
7000a16a:	4601      	mov	r1, r0
7000a16c:	4605      	mov	r5, r0
7000a16e:	4648      	mov	r0, r9
7000a170:	f000 fae8 	bl	7000a744 <__multiply>
7000a174:	9901      	ldr	r1, [sp, #4]
7000a176:	9005      	str	r0, [sp, #20]
7000a178:	4648      	mov	r0, r9
7000a17a:	f000 fa32 	bl	7000a5e2 <_Bfree>
7000a17e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000a180:	1b1b      	subs	r3, r3, r4
7000a182:	f000 80b0 	beq.w	7000a2e6 <_dtoa_r+0x7d6>
7000a186:	9905      	ldr	r1, [sp, #20]
7000a188:	461a      	mov	r2, r3
7000a18a:	4648      	mov	r0, r9
7000a18c:	f000 fb7c 	bl	7000a888 <__pow5mult>
7000a190:	9001      	str	r0, [sp, #4]
7000a192:	2101      	movs	r1, #1
7000a194:	4648      	mov	r0, r9
7000a196:	f000 fabf 	bl	7000a718 <__i2b>
7000a19a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000a19c:	4604      	mov	r4, r0
7000a19e:	2b00      	cmp	r3, #0
7000a1a0:	f000 81d5 	beq.w	7000a54e <_dtoa_r+0xa3e>
7000a1a4:	461a      	mov	r2, r3
7000a1a6:	4601      	mov	r1, r0
7000a1a8:	4648      	mov	r0, r9
7000a1aa:	f000 fb6d 	bl	7000a888 <__pow5mult>
7000a1ae:	9b07      	ldr	r3, [sp, #28]
7000a1b0:	2b01      	cmp	r3, #1
7000a1b2:	4604      	mov	r4, r0
7000a1b4:	f300 80a0 	bgt.w	7000a2f8 <_dtoa_r+0x7e8>
7000a1b8:	9b02      	ldr	r3, [sp, #8]
7000a1ba:	2b00      	cmp	r3, #0
7000a1bc:	f040 8096 	bne.w	7000a2ec <_dtoa_r+0x7dc>
7000a1c0:	9b03      	ldr	r3, [sp, #12]
7000a1c2:	f3c3 0213 	ubfx	r2, r3, #0, #20
7000a1c6:	2a00      	cmp	r2, #0
7000a1c8:	f040 8092 	bne.w	7000a2f0 <_dtoa_r+0x7e0>
7000a1cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
7000a1d0:	0d12      	lsrs	r2, r2, #20
7000a1d2:	0512      	lsls	r2, r2, #20
7000a1d4:	2a00      	cmp	r2, #0
7000a1d6:	f000 808d 	beq.w	7000a2f4 <_dtoa_r+0x7e4>
7000a1da:	9b04      	ldr	r3, [sp, #16]
7000a1dc:	3301      	adds	r3, #1
7000a1de:	9304      	str	r3, [sp, #16]
7000a1e0:	9b06      	ldr	r3, [sp, #24]
7000a1e2:	3301      	adds	r3, #1
7000a1e4:	9306      	str	r3, [sp, #24]
7000a1e6:	2301      	movs	r3, #1
7000a1e8:	930b      	str	r3, [sp, #44]	@ 0x2c
7000a1ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000a1ec:	2b00      	cmp	r3, #0
7000a1ee:	f000 81b4 	beq.w	7000a55a <_dtoa_r+0xa4a>
7000a1f2:	6922      	ldr	r2, [r4, #16]
7000a1f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
7000a1f8:	6910      	ldr	r0, [r2, #16]
7000a1fa:	f000 fa41 	bl	7000a680 <__hi0bits>
7000a1fe:	f1c0 0020 	rsb	r0, r0, #32
7000a202:	9b06      	ldr	r3, [sp, #24]
7000a204:	4418      	add	r0, r3
7000a206:	f010 001f 	ands.w	r0, r0, #31
7000a20a:	f000 8081 	beq.w	7000a310 <_dtoa_r+0x800>
7000a20e:	f1c0 0220 	rsb	r2, r0, #32
7000a212:	2a04      	cmp	r2, #4
7000a214:	dd73      	ble.n	7000a2fe <_dtoa_r+0x7ee>
7000a216:	9b04      	ldr	r3, [sp, #16]
7000a218:	f1c0 001c 	rsb	r0, r0, #28
7000a21c:	4403      	add	r3, r0
7000a21e:	9304      	str	r3, [sp, #16]
7000a220:	9b06      	ldr	r3, [sp, #24]
7000a222:	4406      	add	r6, r0
7000a224:	4403      	add	r3, r0
7000a226:	9306      	str	r3, [sp, #24]
7000a228:	9b04      	ldr	r3, [sp, #16]
7000a22a:	2b00      	cmp	r3, #0
7000a22c:	dd05      	ble.n	7000a23a <_dtoa_r+0x72a>
7000a22e:	9901      	ldr	r1, [sp, #4]
7000a230:	461a      	mov	r2, r3
7000a232:	4648      	mov	r0, r9
7000a234:	f000 fb68 	bl	7000a908 <__lshift>
7000a238:	9001      	str	r0, [sp, #4]
7000a23a:	9b06      	ldr	r3, [sp, #24]
7000a23c:	2b00      	cmp	r3, #0
7000a23e:	dd05      	ble.n	7000a24c <_dtoa_r+0x73c>
7000a240:	4621      	mov	r1, r4
7000a242:	461a      	mov	r2, r3
7000a244:	4648      	mov	r0, r9
7000a246:	f000 fb5f 	bl	7000a908 <__lshift>
7000a24a:	4604      	mov	r4, r0
7000a24c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000a24e:	2b00      	cmp	r3, #0
7000a250:	d060      	beq.n	7000a314 <_dtoa_r+0x804>
7000a252:	9801      	ldr	r0, [sp, #4]
7000a254:	4621      	mov	r1, r4
7000a256:	f000 fbc3 	bl	7000a9e0 <__mcmp>
7000a25a:	2800      	cmp	r0, #0
7000a25c:	da5a      	bge.n	7000a314 <_dtoa_r+0x804>
7000a25e:	f108 33ff 	add.w	r3, r8, #4294967295
7000a262:	9305      	str	r3, [sp, #20]
7000a264:	9901      	ldr	r1, [sp, #4]
7000a266:	2300      	movs	r3, #0
7000a268:	220a      	movs	r2, #10
7000a26a:	4648      	mov	r0, r9
7000a26c:	f000 f9c2 	bl	7000a5f4 <__multadd>
7000a270:	9b08      	ldr	r3, [sp, #32]
7000a272:	9001      	str	r0, [sp, #4]
7000a274:	2b00      	cmp	r3, #0
7000a276:	f000 8172 	beq.w	7000a55e <_dtoa_r+0xa4e>
7000a27a:	4629      	mov	r1, r5
7000a27c:	2300      	movs	r3, #0
7000a27e:	220a      	movs	r2, #10
7000a280:	4648      	mov	r0, r9
7000a282:	f000 f9b7 	bl	7000a5f4 <__multadd>
7000a286:	f1bb 0f00 	cmp.w	fp, #0
7000a28a:	4605      	mov	r5, r0
7000a28c:	dc6e      	bgt.n	7000a36c <_dtoa_r+0x85c>
7000a28e:	9b07      	ldr	r3, [sp, #28]
7000a290:	2b02      	cmp	r3, #2
7000a292:	dc48      	bgt.n	7000a326 <_dtoa_r+0x816>
7000a294:	e06a      	b.n	7000a36c <_dtoa_r+0x85c>
7000a296:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000a298:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
7000a29c:	e739      	b.n	7000a112 <_dtoa_r+0x602>
7000a29e:	f10a 34ff 	add.w	r4, sl, #4294967295
7000a2a2:	42a3      	cmp	r3, r4
7000a2a4:	db07      	blt.n	7000a2b6 <_dtoa_r+0x7a6>
7000a2a6:	f1ba 0f00 	cmp.w	sl, #0
7000a2aa:	eba3 0404 	sub.w	r4, r3, r4
7000a2ae:	db0b      	blt.n	7000a2c8 <_dtoa_r+0x7b8>
7000a2b0:	9e04      	ldr	r6, [sp, #16]
7000a2b2:	4652      	mov	r2, sl
7000a2b4:	e72f      	b.n	7000a116 <_dtoa_r+0x606>
7000a2b6:	1ae2      	subs	r2, r4, r3
7000a2b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000a2ba:	9e04      	ldr	r6, [sp, #16]
7000a2bc:	4413      	add	r3, r2
7000a2be:	930a      	str	r3, [sp, #40]	@ 0x28
7000a2c0:	4652      	mov	r2, sl
7000a2c2:	4623      	mov	r3, r4
7000a2c4:	2400      	movs	r4, #0
7000a2c6:	e726      	b.n	7000a116 <_dtoa_r+0x606>
7000a2c8:	9a04      	ldr	r2, [sp, #16]
7000a2ca:	eba2 060a 	sub.w	r6, r2, sl
7000a2ce:	2200      	movs	r2, #0
7000a2d0:	e721      	b.n	7000a116 <_dtoa_r+0x606>
7000a2d2:	9e04      	ldr	r6, [sp, #16]
7000a2d4:	9d08      	ldr	r5, [sp, #32]
7000a2d6:	461c      	mov	r4, r3
7000a2d8:	e72a      	b.n	7000a130 <_dtoa_r+0x620>
7000a2da:	9a01      	ldr	r2, [sp, #4]
7000a2dc:	9205      	str	r2, [sp, #20]
7000a2de:	e752      	b.n	7000a186 <_dtoa_r+0x676>
7000a2e0:	9901      	ldr	r1, [sp, #4]
7000a2e2:	461a      	mov	r2, r3
7000a2e4:	e751      	b.n	7000a18a <_dtoa_r+0x67a>
7000a2e6:	9b05      	ldr	r3, [sp, #20]
7000a2e8:	9301      	str	r3, [sp, #4]
7000a2ea:	e752      	b.n	7000a192 <_dtoa_r+0x682>
7000a2ec:	2300      	movs	r3, #0
7000a2ee:	e77b      	b.n	7000a1e8 <_dtoa_r+0x6d8>
7000a2f0:	9b02      	ldr	r3, [sp, #8]
7000a2f2:	e779      	b.n	7000a1e8 <_dtoa_r+0x6d8>
7000a2f4:	920b      	str	r2, [sp, #44]	@ 0x2c
7000a2f6:	e778      	b.n	7000a1ea <_dtoa_r+0x6da>
7000a2f8:	2300      	movs	r3, #0
7000a2fa:	930b      	str	r3, [sp, #44]	@ 0x2c
7000a2fc:	e779      	b.n	7000a1f2 <_dtoa_r+0x6e2>
7000a2fe:	d093      	beq.n	7000a228 <_dtoa_r+0x718>
7000a300:	9b04      	ldr	r3, [sp, #16]
7000a302:	321c      	adds	r2, #28
7000a304:	4413      	add	r3, r2
7000a306:	9304      	str	r3, [sp, #16]
7000a308:	9b06      	ldr	r3, [sp, #24]
7000a30a:	4416      	add	r6, r2
7000a30c:	4413      	add	r3, r2
7000a30e:	e78a      	b.n	7000a226 <_dtoa_r+0x716>
7000a310:	4602      	mov	r2, r0
7000a312:	e7f5      	b.n	7000a300 <_dtoa_r+0x7f0>
7000a314:	f1ba 0f00 	cmp.w	sl, #0
7000a318:	f8cd 8014 	str.w	r8, [sp, #20]
7000a31c:	46d3      	mov	fp, sl
7000a31e:	dc21      	bgt.n	7000a364 <_dtoa_r+0x854>
7000a320:	9b07      	ldr	r3, [sp, #28]
7000a322:	2b02      	cmp	r3, #2
7000a324:	dd1e      	ble.n	7000a364 <_dtoa_r+0x854>
7000a326:	f1bb 0f00 	cmp.w	fp, #0
7000a32a:	f47f addb 	bne.w	70009ee4 <_dtoa_r+0x3d4>
7000a32e:	4621      	mov	r1, r4
7000a330:	465b      	mov	r3, fp
7000a332:	2205      	movs	r2, #5
7000a334:	4648      	mov	r0, r9
7000a336:	f000 f95d 	bl	7000a5f4 <__multadd>
7000a33a:	4601      	mov	r1, r0
7000a33c:	4604      	mov	r4, r0
7000a33e:	9801      	ldr	r0, [sp, #4]
7000a340:	f000 fb4e 	bl	7000a9e0 <__mcmp>
7000a344:	2800      	cmp	r0, #0
7000a346:	f77f adcd 	ble.w	70009ee4 <_dtoa_r+0x3d4>
7000a34a:	463e      	mov	r6, r7
7000a34c:	2331      	movs	r3, #49	@ 0x31
7000a34e:	f806 3b01 	strb.w	r3, [r6], #1
7000a352:	9b05      	ldr	r3, [sp, #20]
7000a354:	3301      	adds	r3, #1
7000a356:	9305      	str	r3, [sp, #20]
7000a358:	e5c8      	b.n	70009eec <_dtoa_r+0x3dc>
7000a35a:	f8cd 8014 	str.w	r8, [sp, #20]
7000a35e:	4654      	mov	r4, sl
7000a360:	4625      	mov	r5, r4
7000a362:	e7f2      	b.n	7000a34a <_dtoa_r+0x83a>
7000a364:	9b08      	ldr	r3, [sp, #32]
7000a366:	2b00      	cmp	r3, #0
7000a368:	f000 80fd 	beq.w	7000a566 <_dtoa_r+0xa56>
7000a36c:	2e00      	cmp	r6, #0
7000a36e:	dd05      	ble.n	7000a37c <_dtoa_r+0x86c>
7000a370:	4629      	mov	r1, r5
7000a372:	4632      	mov	r2, r6
7000a374:	4648      	mov	r0, r9
7000a376:	f000 fac7 	bl	7000a908 <__lshift>
7000a37a:	4605      	mov	r5, r0
7000a37c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000a37e:	2b00      	cmp	r3, #0
7000a380:	d057      	beq.n	7000a432 <_dtoa_r+0x922>
7000a382:	6869      	ldr	r1, [r5, #4]
7000a384:	4648      	mov	r0, r9
7000a386:	f000 f907 	bl	7000a598 <_Balloc>
7000a38a:	4606      	mov	r6, r0
7000a38c:	b920      	cbnz	r0, 7000a398 <_dtoa_r+0x888>
7000a38e:	4b80      	ldr	r3, [pc, #512]	@ (7000a590 <_dtoa_r+0xa80>)
7000a390:	4602      	mov	r2, r0
7000a392:	f240 21ef 	movw	r1, #751	@ 0x2ef
7000a396:	e4d4      	b.n	70009d42 <_dtoa_r+0x232>
7000a398:	692a      	ldr	r2, [r5, #16]
7000a39a:	3202      	adds	r2, #2
7000a39c:	0092      	lsls	r2, r2, #2
7000a39e:	f105 010c 	add.w	r1, r5, #12
7000a3a2:	300c      	adds	r0, #12
7000a3a4:	f7ff faaa 	bl	700098fc <memcpy>
7000a3a8:	2201      	movs	r2, #1
7000a3aa:	4631      	mov	r1, r6
7000a3ac:	4648      	mov	r0, r9
7000a3ae:	f000 faab 	bl	7000a908 <__lshift>
7000a3b2:	1c7b      	adds	r3, r7, #1
7000a3b4:	9304      	str	r3, [sp, #16]
7000a3b6:	eb07 030b 	add.w	r3, r7, fp
7000a3ba:	9309      	str	r3, [sp, #36]	@ 0x24
7000a3bc:	9b02      	ldr	r3, [sp, #8]
7000a3be:	f003 0301 	and.w	r3, r3, #1
7000a3c2:	46a8      	mov	r8, r5
7000a3c4:	9308      	str	r3, [sp, #32]
7000a3c6:	4605      	mov	r5, r0
7000a3c8:	9b04      	ldr	r3, [sp, #16]
7000a3ca:	9801      	ldr	r0, [sp, #4]
7000a3cc:	4621      	mov	r1, r4
7000a3ce:	f103 3bff 	add.w	fp, r3, #4294967295
7000a3d2:	f7ff fb15 	bl	70009a00 <quorem>
7000a3d6:	4641      	mov	r1, r8
7000a3d8:	9002      	str	r0, [sp, #8]
7000a3da:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000a3de:	9801      	ldr	r0, [sp, #4]
7000a3e0:	f000 fafe 	bl	7000a9e0 <__mcmp>
7000a3e4:	462a      	mov	r2, r5
7000a3e6:	9006      	str	r0, [sp, #24]
7000a3e8:	4621      	mov	r1, r4
7000a3ea:	4648      	mov	r0, r9
7000a3ec:	f000 fb14 	bl	7000aa18 <__mdiff>
7000a3f0:	68c2      	ldr	r2, [r0, #12]
7000a3f2:	4606      	mov	r6, r0
7000a3f4:	b9fa      	cbnz	r2, 7000a436 <_dtoa_r+0x926>
7000a3f6:	4601      	mov	r1, r0
7000a3f8:	9801      	ldr	r0, [sp, #4]
7000a3fa:	f000 faf1 	bl	7000a9e0 <__mcmp>
7000a3fe:	4602      	mov	r2, r0
7000a400:	4631      	mov	r1, r6
7000a402:	4648      	mov	r0, r9
7000a404:	920a      	str	r2, [sp, #40]	@ 0x28
7000a406:	f000 f8ec 	bl	7000a5e2 <_Bfree>
7000a40a:	9b07      	ldr	r3, [sp, #28]
7000a40c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
7000a40e:	9e04      	ldr	r6, [sp, #16]
7000a410:	ea42 0103 	orr.w	r1, r2, r3
7000a414:	9b08      	ldr	r3, [sp, #32]
7000a416:	4319      	orrs	r1, r3
7000a418:	d10f      	bne.n	7000a43a <_dtoa_r+0x92a>
7000a41a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000a41e:	d028      	beq.n	7000a472 <_dtoa_r+0x962>
7000a420:	9b06      	ldr	r3, [sp, #24]
7000a422:	2b00      	cmp	r3, #0
7000a424:	dd02      	ble.n	7000a42c <_dtoa_r+0x91c>
7000a426:	9b02      	ldr	r3, [sp, #8]
7000a428:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
7000a42c:	f88b a000 	strb.w	sl, [fp]
7000a430:	e55e      	b.n	70009ef0 <_dtoa_r+0x3e0>
7000a432:	4628      	mov	r0, r5
7000a434:	e7bd      	b.n	7000a3b2 <_dtoa_r+0x8a2>
7000a436:	2201      	movs	r2, #1
7000a438:	e7e2      	b.n	7000a400 <_dtoa_r+0x8f0>
7000a43a:	9b06      	ldr	r3, [sp, #24]
7000a43c:	2b00      	cmp	r3, #0
7000a43e:	db04      	blt.n	7000a44a <_dtoa_r+0x93a>
7000a440:	9907      	ldr	r1, [sp, #28]
7000a442:	430b      	orrs	r3, r1
7000a444:	9908      	ldr	r1, [sp, #32]
7000a446:	430b      	orrs	r3, r1
7000a448:	d120      	bne.n	7000a48c <_dtoa_r+0x97c>
7000a44a:	2a00      	cmp	r2, #0
7000a44c:	ddee      	ble.n	7000a42c <_dtoa_r+0x91c>
7000a44e:	9901      	ldr	r1, [sp, #4]
7000a450:	2201      	movs	r2, #1
7000a452:	4648      	mov	r0, r9
7000a454:	f000 fa58 	bl	7000a908 <__lshift>
7000a458:	4621      	mov	r1, r4
7000a45a:	9001      	str	r0, [sp, #4]
7000a45c:	f000 fac0 	bl	7000a9e0 <__mcmp>
7000a460:	2800      	cmp	r0, #0
7000a462:	dc03      	bgt.n	7000a46c <_dtoa_r+0x95c>
7000a464:	d1e2      	bne.n	7000a42c <_dtoa_r+0x91c>
7000a466:	f01a 0f01 	tst.w	sl, #1
7000a46a:	d0df      	beq.n	7000a42c <_dtoa_r+0x91c>
7000a46c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000a470:	d1d9      	bne.n	7000a426 <_dtoa_r+0x916>
7000a472:	2339      	movs	r3, #57	@ 0x39
7000a474:	f88b 3000 	strb.w	r3, [fp]
7000a478:	4633      	mov	r3, r6
7000a47a:	461e      	mov	r6, r3
7000a47c:	3b01      	subs	r3, #1
7000a47e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
7000a482:	2a39      	cmp	r2, #57	@ 0x39
7000a484:	d052      	beq.n	7000a52c <_dtoa_r+0xa1c>
7000a486:	3201      	adds	r2, #1
7000a488:	701a      	strb	r2, [r3, #0]
7000a48a:	e531      	b.n	70009ef0 <_dtoa_r+0x3e0>
7000a48c:	2a00      	cmp	r2, #0
7000a48e:	dd07      	ble.n	7000a4a0 <_dtoa_r+0x990>
7000a490:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000a494:	d0ed      	beq.n	7000a472 <_dtoa_r+0x962>
7000a496:	f10a 0301 	add.w	r3, sl, #1
7000a49a:	f88b 3000 	strb.w	r3, [fp]
7000a49e:	e527      	b.n	70009ef0 <_dtoa_r+0x3e0>
7000a4a0:	9b04      	ldr	r3, [sp, #16]
7000a4a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000a4a4:	f803 ac01 	strb.w	sl, [r3, #-1]
7000a4a8:	4293      	cmp	r3, r2
7000a4aa:	d029      	beq.n	7000a500 <_dtoa_r+0x9f0>
7000a4ac:	9901      	ldr	r1, [sp, #4]
7000a4ae:	2300      	movs	r3, #0
7000a4b0:	220a      	movs	r2, #10
7000a4b2:	4648      	mov	r0, r9
7000a4b4:	f000 f89e 	bl	7000a5f4 <__multadd>
7000a4b8:	45a8      	cmp	r8, r5
7000a4ba:	9001      	str	r0, [sp, #4]
7000a4bc:	f04f 0300 	mov.w	r3, #0
7000a4c0:	f04f 020a 	mov.w	r2, #10
7000a4c4:	4641      	mov	r1, r8
7000a4c6:	4648      	mov	r0, r9
7000a4c8:	d107      	bne.n	7000a4da <_dtoa_r+0x9ca>
7000a4ca:	f000 f893 	bl	7000a5f4 <__multadd>
7000a4ce:	4680      	mov	r8, r0
7000a4d0:	4605      	mov	r5, r0
7000a4d2:	9b04      	ldr	r3, [sp, #16]
7000a4d4:	3301      	adds	r3, #1
7000a4d6:	9304      	str	r3, [sp, #16]
7000a4d8:	e776      	b.n	7000a3c8 <_dtoa_r+0x8b8>
7000a4da:	f000 f88b 	bl	7000a5f4 <__multadd>
7000a4de:	4629      	mov	r1, r5
7000a4e0:	4680      	mov	r8, r0
7000a4e2:	2300      	movs	r3, #0
7000a4e4:	220a      	movs	r2, #10
7000a4e6:	4648      	mov	r0, r9
7000a4e8:	f000 f884 	bl	7000a5f4 <__multadd>
7000a4ec:	4605      	mov	r5, r0
7000a4ee:	e7f0      	b.n	7000a4d2 <_dtoa_r+0x9c2>
7000a4f0:	f1bb 0f00 	cmp.w	fp, #0
7000a4f4:	bfcc      	ite	gt
7000a4f6:	465e      	movgt	r6, fp
7000a4f8:	2601      	movle	r6, #1
7000a4fa:	443e      	add	r6, r7
7000a4fc:	f04f 0800 	mov.w	r8, #0
7000a500:	9901      	ldr	r1, [sp, #4]
7000a502:	2201      	movs	r2, #1
7000a504:	4648      	mov	r0, r9
7000a506:	f000 f9ff 	bl	7000a908 <__lshift>
7000a50a:	4621      	mov	r1, r4
7000a50c:	9001      	str	r0, [sp, #4]
7000a50e:	f000 fa67 	bl	7000a9e0 <__mcmp>
7000a512:	2800      	cmp	r0, #0
7000a514:	dcb0      	bgt.n	7000a478 <_dtoa_r+0x968>
7000a516:	d102      	bne.n	7000a51e <_dtoa_r+0xa0e>
7000a518:	f01a 0f01 	tst.w	sl, #1
7000a51c:	d1ac      	bne.n	7000a478 <_dtoa_r+0x968>
7000a51e:	4633      	mov	r3, r6
7000a520:	461e      	mov	r6, r3
7000a522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000a526:	2a30      	cmp	r2, #48	@ 0x30
7000a528:	d0fa      	beq.n	7000a520 <_dtoa_r+0xa10>
7000a52a:	e4e1      	b.n	70009ef0 <_dtoa_r+0x3e0>
7000a52c:	429f      	cmp	r7, r3
7000a52e:	d1a4      	bne.n	7000a47a <_dtoa_r+0x96a>
7000a530:	9b05      	ldr	r3, [sp, #20]
7000a532:	3301      	adds	r3, #1
7000a534:	9305      	str	r3, [sp, #20]
7000a536:	2331      	movs	r3, #49	@ 0x31
7000a538:	703b      	strb	r3, [r7, #0]
7000a53a:	e4d9      	b.n	70009ef0 <_dtoa_r+0x3e0>
7000a53c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000a53e:	4f15      	ldr	r7, [pc, #84]	@ (7000a594 <_dtoa_r+0xa84>)
7000a540:	2b00      	cmp	r3, #0
7000a542:	f43f ab1c 	beq.w	70009b7e <_dtoa_r+0x6e>
7000a546:	f107 0308 	add.w	r3, r7, #8
7000a54a:	f7ff bb16 	b.w	70009b7a <_dtoa_r+0x6a>
7000a54e:	9b07      	ldr	r3, [sp, #28]
7000a550:	2b01      	cmp	r3, #1
7000a552:	f77f ae31 	ble.w	7000a1b8 <_dtoa_r+0x6a8>
7000a556:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000a558:	930b      	str	r3, [sp, #44]	@ 0x2c
7000a55a:	2001      	movs	r0, #1
7000a55c:	e651      	b.n	7000a202 <_dtoa_r+0x6f2>
7000a55e:	f1bb 0f00 	cmp.w	fp, #0
7000a562:	f77f aedd 	ble.w	7000a320 <_dtoa_r+0x810>
7000a566:	463e      	mov	r6, r7
7000a568:	9801      	ldr	r0, [sp, #4]
7000a56a:	4621      	mov	r1, r4
7000a56c:	f7ff fa48 	bl	70009a00 <quorem>
7000a570:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000a574:	f806 ab01 	strb.w	sl, [r6], #1
7000a578:	1bf2      	subs	r2, r6, r7
7000a57a:	4593      	cmp	fp, r2
7000a57c:	ddb8      	ble.n	7000a4f0 <_dtoa_r+0x9e0>
7000a57e:	9901      	ldr	r1, [sp, #4]
7000a580:	2300      	movs	r3, #0
7000a582:	220a      	movs	r2, #10
7000a584:	4648      	mov	r0, r9
7000a586:	f000 f835 	bl	7000a5f4 <__multadd>
7000a58a:	9001      	str	r0, [sp, #4]
7000a58c:	e7ec      	b.n	7000a568 <_dtoa_r+0xa58>
7000a58e:	bf00      	nop
7000a590:	7000bf3d 	.word	0x7000bf3d
7000a594:	7000bf30 	.word	0x7000bf30

7000a598 <_Balloc>:
7000a598:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000a59a:	b570      	push	{r4, r5, r6, lr}
7000a59c:	4605      	mov	r5, r0
7000a59e:	460c      	mov	r4, r1
7000a5a0:	b17b      	cbz	r3, 7000a5c2 <_Balloc+0x2a>
7000a5a2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
7000a5a4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
7000a5a8:	b9a0      	cbnz	r0, 7000a5d4 <_Balloc+0x3c>
7000a5aa:	2101      	movs	r1, #1
7000a5ac:	fa01 f604 	lsl.w	r6, r1, r4
7000a5b0:	1d72      	adds	r2, r6, #5
7000a5b2:	0092      	lsls	r2, r2, #2
7000a5b4:	4628      	mov	r0, r5
7000a5b6:	f000 fd67 	bl	7000b088 <_calloc_r>
7000a5ba:	b148      	cbz	r0, 7000a5d0 <_Balloc+0x38>
7000a5bc:	e9c0 4601 	strd	r4, r6, [r0, #4]
7000a5c0:	e00b      	b.n	7000a5da <_Balloc+0x42>
7000a5c2:	2221      	movs	r2, #33	@ 0x21
7000a5c4:	2104      	movs	r1, #4
7000a5c6:	f000 fd5f 	bl	7000b088 <_calloc_r>
7000a5ca:	6468      	str	r0, [r5, #68]	@ 0x44
7000a5cc:	2800      	cmp	r0, #0
7000a5ce:	d1e8      	bne.n	7000a5a2 <_Balloc+0xa>
7000a5d0:	2000      	movs	r0, #0
7000a5d2:	bd70      	pop	{r4, r5, r6, pc}
7000a5d4:	6802      	ldr	r2, [r0, #0]
7000a5d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
7000a5da:	2300      	movs	r3, #0
7000a5dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
7000a5e0:	e7f7      	b.n	7000a5d2 <_Balloc+0x3a>

7000a5e2 <_Bfree>:
7000a5e2:	b131      	cbz	r1, 7000a5f2 <_Bfree+0x10>
7000a5e4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000a5e6:	684a      	ldr	r2, [r1, #4]
7000a5e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
7000a5ec:	6008      	str	r0, [r1, #0]
7000a5ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
7000a5f2:	4770      	bx	lr

7000a5f4 <__multadd>:
7000a5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000a5f8:	690d      	ldr	r5, [r1, #16]
7000a5fa:	4607      	mov	r7, r0
7000a5fc:	460c      	mov	r4, r1
7000a5fe:	461e      	mov	r6, r3
7000a600:	f101 0c14 	add.w	ip, r1, #20
7000a604:	2000      	movs	r0, #0
7000a606:	f8dc 3000 	ldr.w	r3, [ip]
7000a60a:	b299      	uxth	r1, r3
7000a60c:	fb02 6101 	mla	r1, r2, r1, r6
7000a610:	0c1e      	lsrs	r6, r3, #16
7000a612:	0c0b      	lsrs	r3, r1, #16
7000a614:	fb02 3306 	mla	r3, r2, r6, r3
7000a618:	b289      	uxth	r1, r1
7000a61a:	3001      	adds	r0, #1
7000a61c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
7000a620:	4285      	cmp	r5, r0
7000a622:	f84c 1b04 	str.w	r1, [ip], #4
7000a626:	ea4f 4613 	mov.w	r6, r3, lsr #16
7000a62a:	dcec      	bgt.n	7000a606 <__multadd+0x12>
7000a62c:	b30e      	cbz	r6, 7000a672 <__multadd+0x7e>
7000a62e:	68a3      	ldr	r3, [r4, #8]
7000a630:	42ab      	cmp	r3, r5
7000a632:	dc19      	bgt.n	7000a668 <__multadd+0x74>
7000a634:	6861      	ldr	r1, [r4, #4]
7000a636:	4638      	mov	r0, r7
7000a638:	3101      	adds	r1, #1
7000a63a:	f7ff ffad 	bl	7000a598 <_Balloc>
7000a63e:	4680      	mov	r8, r0
7000a640:	b928      	cbnz	r0, 7000a64e <__multadd+0x5a>
7000a642:	4602      	mov	r2, r0
7000a644:	4b0c      	ldr	r3, [pc, #48]	@ (7000a678 <__multadd+0x84>)
7000a646:	480d      	ldr	r0, [pc, #52]	@ (7000a67c <__multadd+0x88>)
7000a648:	21ba      	movs	r1, #186	@ 0xba
7000a64a:	f000 fcff 	bl	7000b04c <__assert_func>
7000a64e:	6922      	ldr	r2, [r4, #16]
7000a650:	3202      	adds	r2, #2
7000a652:	f104 010c 	add.w	r1, r4, #12
7000a656:	0092      	lsls	r2, r2, #2
7000a658:	300c      	adds	r0, #12
7000a65a:	f7ff f94f 	bl	700098fc <memcpy>
7000a65e:	4621      	mov	r1, r4
7000a660:	4638      	mov	r0, r7
7000a662:	f7ff ffbe 	bl	7000a5e2 <_Bfree>
7000a666:	4644      	mov	r4, r8
7000a668:	eb04 0385 	add.w	r3, r4, r5, lsl #2
7000a66c:	3501      	adds	r5, #1
7000a66e:	615e      	str	r6, [r3, #20]
7000a670:	6125      	str	r5, [r4, #16]
7000a672:	4620      	mov	r0, r4
7000a674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
7000a678:	7000bf3d 	.word	0x7000bf3d
7000a67c:	7000bfa6 	.word	0x7000bfa6

7000a680 <__hi0bits>:
7000a680:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
7000a684:	4603      	mov	r3, r0
7000a686:	bf36      	itet	cc
7000a688:	0403      	lslcc	r3, r0, #16
7000a68a:	2000      	movcs	r0, #0
7000a68c:	2010      	movcc	r0, #16
7000a68e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000a692:	bf3c      	itt	cc
7000a694:	021b      	lslcc	r3, r3, #8
7000a696:	3008      	addcc	r0, #8
7000a698:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000a69c:	bf3c      	itt	cc
7000a69e:	011b      	lslcc	r3, r3, #4
7000a6a0:	3004      	addcc	r0, #4
7000a6a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
7000a6a6:	bf3c      	itt	cc
7000a6a8:	009b      	lslcc	r3, r3, #2
7000a6aa:	3002      	addcc	r0, #2
7000a6ac:	2b00      	cmp	r3, #0
7000a6ae:	db05      	blt.n	7000a6bc <__hi0bits+0x3c>
7000a6b0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
7000a6b4:	f100 0001 	add.w	r0, r0, #1
7000a6b8:	bf08      	it	eq
7000a6ba:	2020      	moveq	r0, #32
7000a6bc:	4770      	bx	lr

7000a6be <__lo0bits>:
7000a6be:	6803      	ldr	r3, [r0, #0]
7000a6c0:	4602      	mov	r2, r0
7000a6c2:	f013 0007 	ands.w	r0, r3, #7
7000a6c6:	d00b      	beq.n	7000a6e0 <__lo0bits+0x22>
7000a6c8:	07d9      	lsls	r1, r3, #31
7000a6ca:	d421      	bmi.n	7000a710 <__lo0bits+0x52>
7000a6cc:	0798      	lsls	r0, r3, #30
7000a6ce:	bf49      	itett	mi
7000a6d0:	085b      	lsrmi	r3, r3, #1
7000a6d2:	089b      	lsrpl	r3, r3, #2
7000a6d4:	2001      	movmi	r0, #1
7000a6d6:	6013      	strmi	r3, [r2, #0]
7000a6d8:	bf5c      	itt	pl
7000a6da:	6013      	strpl	r3, [r2, #0]
7000a6dc:	2002      	movpl	r0, #2
7000a6de:	4770      	bx	lr
7000a6e0:	b299      	uxth	r1, r3
7000a6e2:	b909      	cbnz	r1, 7000a6e8 <__lo0bits+0x2a>
7000a6e4:	0c1b      	lsrs	r3, r3, #16
7000a6e6:	2010      	movs	r0, #16
7000a6e8:	b2d9      	uxtb	r1, r3
7000a6ea:	b909      	cbnz	r1, 7000a6f0 <__lo0bits+0x32>
7000a6ec:	3008      	adds	r0, #8
7000a6ee:	0a1b      	lsrs	r3, r3, #8
7000a6f0:	0719      	lsls	r1, r3, #28
7000a6f2:	bf04      	itt	eq
7000a6f4:	091b      	lsreq	r3, r3, #4
7000a6f6:	3004      	addeq	r0, #4
7000a6f8:	0799      	lsls	r1, r3, #30
7000a6fa:	bf04      	itt	eq
7000a6fc:	089b      	lsreq	r3, r3, #2
7000a6fe:	3002      	addeq	r0, #2
7000a700:	07d9      	lsls	r1, r3, #31
7000a702:	d403      	bmi.n	7000a70c <__lo0bits+0x4e>
7000a704:	085b      	lsrs	r3, r3, #1
7000a706:	f100 0001 	add.w	r0, r0, #1
7000a70a:	d003      	beq.n	7000a714 <__lo0bits+0x56>
7000a70c:	6013      	str	r3, [r2, #0]
7000a70e:	4770      	bx	lr
7000a710:	2000      	movs	r0, #0
7000a712:	4770      	bx	lr
7000a714:	2020      	movs	r0, #32
7000a716:	4770      	bx	lr

7000a718 <__i2b>:
7000a718:	b510      	push	{r4, lr}
7000a71a:	460c      	mov	r4, r1
7000a71c:	2101      	movs	r1, #1
7000a71e:	f7ff ff3b 	bl	7000a598 <_Balloc>
7000a722:	4602      	mov	r2, r0
7000a724:	b928      	cbnz	r0, 7000a732 <__i2b+0x1a>
7000a726:	4b05      	ldr	r3, [pc, #20]	@ (7000a73c <__i2b+0x24>)
7000a728:	4805      	ldr	r0, [pc, #20]	@ (7000a740 <__i2b+0x28>)
7000a72a:	f240 1145 	movw	r1, #325	@ 0x145
7000a72e:	f000 fc8d 	bl	7000b04c <__assert_func>
7000a732:	2301      	movs	r3, #1
7000a734:	6144      	str	r4, [r0, #20]
7000a736:	6103      	str	r3, [r0, #16]
7000a738:	bd10      	pop	{r4, pc}
7000a73a:	bf00      	nop
7000a73c:	7000bf3d 	.word	0x7000bf3d
7000a740:	7000bfa6 	.word	0x7000bfa6

7000a744 <__multiply>:
7000a744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000a748:	4617      	mov	r7, r2
7000a74a:	690a      	ldr	r2, [r1, #16]
7000a74c:	693b      	ldr	r3, [r7, #16]
7000a74e:	429a      	cmp	r2, r3
7000a750:	bfa8      	it	ge
7000a752:	463b      	movge	r3, r7
7000a754:	4689      	mov	r9, r1
7000a756:	bfa4      	itt	ge
7000a758:	460f      	movge	r7, r1
7000a75a:	4699      	movge	r9, r3
7000a75c:	693d      	ldr	r5, [r7, #16]
7000a75e:	f8d9 a010 	ldr.w	sl, [r9, #16]
7000a762:	68bb      	ldr	r3, [r7, #8]
7000a764:	6879      	ldr	r1, [r7, #4]
7000a766:	eb05 060a 	add.w	r6, r5, sl
7000a76a:	42b3      	cmp	r3, r6
7000a76c:	b085      	sub	sp, #20
7000a76e:	bfb8      	it	lt
7000a770:	3101      	addlt	r1, #1
7000a772:	f7ff ff11 	bl	7000a598 <_Balloc>
7000a776:	b930      	cbnz	r0, 7000a786 <__multiply+0x42>
7000a778:	4602      	mov	r2, r0
7000a77a:	4b41      	ldr	r3, [pc, #260]	@ (7000a880 <__multiply+0x13c>)
7000a77c:	4841      	ldr	r0, [pc, #260]	@ (7000a884 <__multiply+0x140>)
7000a77e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
7000a782:	f000 fc63 	bl	7000b04c <__assert_func>
7000a786:	f100 0414 	add.w	r4, r0, #20
7000a78a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
7000a78e:	4623      	mov	r3, r4
7000a790:	2200      	movs	r2, #0
7000a792:	4573      	cmp	r3, lr
7000a794:	d320      	bcc.n	7000a7d8 <__multiply+0x94>
7000a796:	f107 0814 	add.w	r8, r7, #20
7000a79a:	f109 0114 	add.w	r1, r9, #20
7000a79e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
7000a7a2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
7000a7a6:	9302      	str	r3, [sp, #8]
7000a7a8:	1beb      	subs	r3, r5, r7
7000a7aa:	3b15      	subs	r3, #21
7000a7ac:	f023 0303 	bic.w	r3, r3, #3
7000a7b0:	3304      	adds	r3, #4
7000a7b2:	3715      	adds	r7, #21
7000a7b4:	42bd      	cmp	r5, r7
7000a7b6:	bf38      	it	cc
7000a7b8:	2304      	movcc	r3, #4
7000a7ba:	9301      	str	r3, [sp, #4]
7000a7bc:	9b02      	ldr	r3, [sp, #8]
7000a7be:	9103      	str	r1, [sp, #12]
7000a7c0:	428b      	cmp	r3, r1
7000a7c2:	d80c      	bhi.n	7000a7de <__multiply+0x9a>
7000a7c4:	2e00      	cmp	r6, #0
7000a7c6:	dd03      	ble.n	7000a7d0 <__multiply+0x8c>
7000a7c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
7000a7cc:	2b00      	cmp	r3, #0
7000a7ce:	d055      	beq.n	7000a87c <__multiply+0x138>
7000a7d0:	6106      	str	r6, [r0, #16]
7000a7d2:	b005      	add	sp, #20
7000a7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000a7d8:	f843 2b04 	str.w	r2, [r3], #4
7000a7dc:	e7d9      	b.n	7000a792 <__multiply+0x4e>
7000a7de:	f8b1 a000 	ldrh.w	sl, [r1]
7000a7e2:	f1ba 0f00 	cmp.w	sl, #0
7000a7e6:	d01f      	beq.n	7000a828 <__multiply+0xe4>
7000a7e8:	46c4      	mov	ip, r8
7000a7ea:	46a1      	mov	r9, r4
7000a7ec:	2700      	movs	r7, #0
7000a7ee:	f85c 2b04 	ldr.w	r2, [ip], #4
7000a7f2:	f8d9 3000 	ldr.w	r3, [r9]
7000a7f6:	fa1f fb82 	uxth.w	fp, r2
7000a7fa:	b29b      	uxth	r3, r3
7000a7fc:	fb0a 330b 	mla	r3, sl, fp, r3
7000a800:	443b      	add	r3, r7
7000a802:	f8d9 7000 	ldr.w	r7, [r9]
7000a806:	0c12      	lsrs	r2, r2, #16
7000a808:	0c3f      	lsrs	r7, r7, #16
7000a80a:	fb0a 7202 	mla	r2, sl, r2, r7
7000a80e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
7000a812:	b29b      	uxth	r3, r3
7000a814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000a818:	4565      	cmp	r5, ip
7000a81a:	f849 3b04 	str.w	r3, [r9], #4
7000a81e:	ea4f 4712 	mov.w	r7, r2, lsr #16
7000a822:	d8e4      	bhi.n	7000a7ee <__multiply+0xaa>
7000a824:	9b01      	ldr	r3, [sp, #4]
7000a826:	50e7      	str	r7, [r4, r3]
7000a828:	9b03      	ldr	r3, [sp, #12]
7000a82a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
7000a82e:	3104      	adds	r1, #4
7000a830:	f1b9 0f00 	cmp.w	r9, #0
7000a834:	d020      	beq.n	7000a878 <__multiply+0x134>
7000a836:	6823      	ldr	r3, [r4, #0]
7000a838:	4647      	mov	r7, r8
7000a83a:	46a4      	mov	ip, r4
7000a83c:	f04f 0a00 	mov.w	sl, #0
7000a840:	f8b7 b000 	ldrh.w	fp, [r7]
7000a844:	f8bc 2002 	ldrh.w	r2, [ip, #2]
7000a848:	fb09 220b 	mla	r2, r9, fp, r2
7000a84c:	4452      	add	r2, sl
7000a84e:	b29b      	uxth	r3, r3
7000a850:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000a854:	f84c 3b04 	str.w	r3, [ip], #4
7000a858:	f857 3b04 	ldr.w	r3, [r7], #4
7000a85c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000a860:	f8bc 3000 	ldrh.w	r3, [ip]
7000a864:	fb09 330a 	mla	r3, r9, sl, r3
7000a868:	eb03 4312 	add.w	r3, r3, r2, lsr #16
7000a86c:	42bd      	cmp	r5, r7
7000a86e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000a872:	d8e5      	bhi.n	7000a840 <__multiply+0xfc>
7000a874:	9a01      	ldr	r2, [sp, #4]
7000a876:	50a3      	str	r3, [r4, r2]
7000a878:	3404      	adds	r4, #4
7000a87a:	e79f      	b.n	7000a7bc <__multiply+0x78>
7000a87c:	3e01      	subs	r6, #1
7000a87e:	e7a1      	b.n	7000a7c4 <__multiply+0x80>
7000a880:	7000bf3d 	.word	0x7000bf3d
7000a884:	7000bfa6 	.word	0x7000bfa6

7000a888 <__pow5mult>:
7000a888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000a88c:	4615      	mov	r5, r2
7000a88e:	f012 0203 	ands.w	r2, r2, #3
7000a892:	4607      	mov	r7, r0
7000a894:	460e      	mov	r6, r1
7000a896:	d007      	beq.n	7000a8a8 <__pow5mult+0x20>
7000a898:	4c1a      	ldr	r4, [pc, #104]	@ (7000a904 <__pow5mult+0x7c>)
7000a89a:	3a01      	subs	r2, #1
7000a89c:	2300      	movs	r3, #0
7000a89e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
7000a8a2:	f7ff fea7 	bl	7000a5f4 <__multadd>
7000a8a6:	4606      	mov	r6, r0
7000a8a8:	10ad      	asrs	r5, r5, #2
7000a8aa:	d027      	beq.n	7000a8fc <__pow5mult+0x74>
7000a8ac:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
7000a8ae:	b944      	cbnz	r4, 7000a8c2 <__pow5mult+0x3a>
7000a8b0:	f240 2171 	movw	r1, #625	@ 0x271
7000a8b4:	4638      	mov	r0, r7
7000a8b6:	f7ff ff2f 	bl	7000a718 <__i2b>
7000a8ba:	2300      	movs	r3, #0
7000a8bc:	6438      	str	r0, [r7, #64]	@ 0x40
7000a8be:	4604      	mov	r4, r0
7000a8c0:	6003      	str	r3, [r0, #0]
7000a8c2:	f04f 0900 	mov.w	r9, #0
7000a8c6:	07eb      	lsls	r3, r5, #31
7000a8c8:	d50a      	bpl.n	7000a8e0 <__pow5mult+0x58>
7000a8ca:	4631      	mov	r1, r6
7000a8cc:	4622      	mov	r2, r4
7000a8ce:	4638      	mov	r0, r7
7000a8d0:	f7ff ff38 	bl	7000a744 <__multiply>
7000a8d4:	4631      	mov	r1, r6
7000a8d6:	4680      	mov	r8, r0
7000a8d8:	4638      	mov	r0, r7
7000a8da:	f7ff fe82 	bl	7000a5e2 <_Bfree>
7000a8de:	4646      	mov	r6, r8
7000a8e0:	106d      	asrs	r5, r5, #1
7000a8e2:	d00b      	beq.n	7000a8fc <__pow5mult+0x74>
7000a8e4:	6820      	ldr	r0, [r4, #0]
7000a8e6:	b938      	cbnz	r0, 7000a8f8 <__pow5mult+0x70>
7000a8e8:	4622      	mov	r2, r4
7000a8ea:	4621      	mov	r1, r4
7000a8ec:	4638      	mov	r0, r7
7000a8ee:	f7ff ff29 	bl	7000a744 <__multiply>
7000a8f2:	6020      	str	r0, [r4, #0]
7000a8f4:	f8c0 9000 	str.w	r9, [r0]
7000a8f8:	4604      	mov	r4, r0
7000a8fa:	e7e4      	b.n	7000a8c6 <__pow5mult+0x3e>
7000a8fc:	4630      	mov	r0, r6
7000a8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000a902:	bf00      	nop
7000a904:	7000c068 	.word	0x7000c068

7000a908 <__lshift>:
7000a908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
7000a90c:	460c      	mov	r4, r1
7000a90e:	6849      	ldr	r1, [r1, #4]
7000a910:	6923      	ldr	r3, [r4, #16]
7000a912:	eb03 1862 	add.w	r8, r3, r2, asr #5
7000a916:	68a3      	ldr	r3, [r4, #8]
7000a918:	4607      	mov	r7, r0
7000a91a:	4691      	mov	r9, r2
7000a91c:	ea4f 1a62 	mov.w	sl, r2, asr #5
7000a920:	f108 0601 	add.w	r6, r8, #1
7000a924:	42b3      	cmp	r3, r6
7000a926:	db0b      	blt.n	7000a940 <__lshift+0x38>
7000a928:	4638      	mov	r0, r7
7000a92a:	f7ff fe35 	bl	7000a598 <_Balloc>
7000a92e:	4605      	mov	r5, r0
7000a930:	b948      	cbnz	r0, 7000a946 <__lshift+0x3e>
7000a932:	4602      	mov	r2, r0
7000a934:	4b28      	ldr	r3, [pc, #160]	@ (7000a9d8 <__lshift+0xd0>)
7000a936:	4829      	ldr	r0, [pc, #164]	@ (7000a9dc <__lshift+0xd4>)
7000a938:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
7000a93c:	f000 fb86 	bl	7000b04c <__assert_func>
7000a940:	3101      	adds	r1, #1
7000a942:	005b      	lsls	r3, r3, #1
7000a944:	e7ee      	b.n	7000a924 <__lshift+0x1c>
7000a946:	2300      	movs	r3, #0
7000a948:	f100 0114 	add.w	r1, r0, #20
7000a94c:	f100 0210 	add.w	r2, r0, #16
7000a950:	4618      	mov	r0, r3
7000a952:	4553      	cmp	r3, sl
7000a954:	db33      	blt.n	7000a9be <__lshift+0xb6>
7000a956:	6920      	ldr	r0, [r4, #16]
7000a958:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
7000a95c:	f104 0314 	add.w	r3, r4, #20
7000a960:	f019 091f 	ands.w	r9, r9, #31
7000a964:	eb01 018a 	add.w	r1, r1, sl, lsl #2
7000a968:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
7000a96c:	d02b      	beq.n	7000a9c6 <__lshift+0xbe>
7000a96e:	f1c9 0e20 	rsb	lr, r9, #32
7000a972:	468a      	mov	sl, r1
7000a974:	2200      	movs	r2, #0
7000a976:	6818      	ldr	r0, [r3, #0]
7000a978:	fa00 f009 	lsl.w	r0, r0, r9
7000a97c:	4310      	orrs	r0, r2
7000a97e:	f84a 0b04 	str.w	r0, [sl], #4
7000a982:	f853 2b04 	ldr.w	r2, [r3], #4
7000a986:	459c      	cmp	ip, r3
7000a988:	fa22 f20e 	lsr.w	r2, r2, lr
7000a98c:	d8f3      	bhi.n	7000a976 <__lshift+0x6e>
7000a98e:	ebac 0304 	sub.w	r3, ip, r4
7000a992:	3b15      	subs	r3, #21
7000a994:	f023 0303 	bic.w	r3, r3, #3
7000a998:	3304      	adds	r3, #4
7000a99a:	f104 0015 	add.w	r0, r4, #21
7000a99e:	4560      	cmp	r0, ip
7000a9a0:	bf88      	it	hi
7000a9a2:	2304      	movhi	r3, #4
7000a9a4:	50ca      	str	r2, [r1, r3]
7000a9a6:	b10a      	cbz	r2, 7000a9ac <__lshift+0xa4>
7000a9a8:	f108 0602 	add.w	r6, r8, #2
7000a9ac:	3e01      	subs	r6, #1
7000a9ae:	4638      	mov	r0, r7
7000a9b0:	612e      	str	r6, [r5, #16]
7000a9b2:	4621      	mov	r1, r4
7000a9b4:	f7ff fe15 	bl	7000a5e2 <_Bfree>
7000a9b8:	4628      	mov	r0, r5
7000a9ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000a9be:	f842 0f04 	str.w	r0, [r2, #4]!
7000a9c2:	3301      	adds	r3, #1
7000a9c4:	e7c5      	b.n	7000a952 <__lshift+0x4a>
7000a9c6:	3904      	subs	r1, #4
7000a9c8:	f853 2b04 	ldr.w	r2, [r3], #4
7000a9cc:	f841 2f04 	str.w	r2, [r1, #4]!
7000a9d0:	459c      	cmp	ip, r3
7000a9d2:	d8f9      	bhi.n	7000a9c8 <__lshift+0xc0>
7000a9d4:	e7ea      	b.n	7000a9ac <__lshift+0xa4>
7000a9d6:	bf00      	nop
7000a9d8:	7000bf3d 	.word	0x7000bf3d
7000a9dc:	7000bfa6 	.word	0x7000bfa6

7000a9e0 <__mcmp>:
7000a9e0:	690a      	ldr	r2, [r1, #16]
7000a9e2:	4603      	mov	r3, r0
7000a9e4:	6900      	ldr	r0, [r0, #16]
7000a9e6:	1a80      	subs	r0, r0, r2
7000a9e8:	b530      	push	{r4, r5, lr}
7000a9ea:	d10e      	bne.n	7000aa0a <__mcmp+0x2a>
7000a9ec:	3314      	adds	r3, #20
7000a9ee:	3114      	adds	r1, #20
7000a9f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
7000a9f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
7000a9f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
7000a9fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
7000aa00:	4295      	cmp	r5, r2
7000aa02:	d003      	beq.n	7000aa0c <__mcmp+0x2c>
7000aa04:	d205      	bcs.n	7000aa12 <__mcmp+0x32>
7000aa06:	f04f 30ff 	mov.w	r0, #4294967295
7000aa0a:	bd30      	pop	{r4, r5, pc}
7000aa0c:	42a3      	cmp	r3, r4
7000aa0e:	d3f3      	bcc.n	7000a9f8 <__mcmp+0x18>
7000aa10:	e7fb      	b.n	7000aa0a <__mcmp+0x2a>
7000aa12:	2001      	movs	r0, #1
7000aa14:	e7f9      	b.n	7000aa0a <__mcmp+0x2a>
	...

7000aa18 <__mdiff>:
7000aa18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000aa1c:	4689      	mov	r9, r1
7000aa1e:	4606      	mov	r6, r0
7000aa20:	4611      	mov	r1, r2
7000aa22:	4648      	mov	r0, r9
7000aa24:	4614      	mov	r4, r2
7000aa26:	f7ff ffdb 	bl	7000a9e0 <__mcmp>
7000aa2a:	1e05      	subs	r5, r0, #0
7000aa2c:	d112      	bne.n	7000aa54 <__mdiff+0x3c>
7000aa2e:	4629      	mov	r1, r5
7000aa30:	4630      	mov	r0, r6
7000aa32:	f7ff fdb1 	bl	7000a598 <_Balloc>
7000aa36:	4602      	mov	r2, r0
7000aa38:	b928      	cbnz	r0, 7000aa46 <__mdiff+0x2e>
7000aa3a:	4b3f      	ldr	r3, [pc, #252]	@ (7000ab38 <__mdiff+0x120>)
7000aa3c:	f240 2137 	movw	r1, #567	@ 0x237
7000aa40:	483e      	ldr	r0, [pc, #248]	@ (7000ab3c <__mdiff+0x124>)
7000aa42:	f000 fb03 	bl	7000b04c <__assert_func>
7000aa46:	2301      	movs	r3, #1
7000aa48:	e9c0 3504 	strd	r3, r5, [r0, #16]
7000aa4c:	4610      	mov	r0, r2
7000aa4e:	b003      	add	sp, #12
7000aa50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000aa54:	bfbc      	itt	lt
7000aa56:	464b      	movlt	r3, r9
7000aa58:	46a1      	movlt	r9, r4
7000aa5a:	4630      	mov	r0, r6
7000aa5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
7000aa60:	bfba      	itte	lt
7000aa62:	461c      	movlt	r4, r3
7000aa64:	2501      	movlt	r5, #1
7000aa66:	2500      	movge	r5, #0
7000aa68:	f7ff fd96 	bl	7000a598 <_Balloc>
7000aa6c:	4602      	mov	r2, r0
7000aa6e:	b918      	cbnz	r0, 7000aa78 <__mdiff+0x60>
7000aa70:	4b31      	ldr	r3, [pc, #196]	@ (7000ab38 <__mdiff+0x120>)
7000aa72:	f240 2145 	movw	r1, #581	@ 0x245
7000aa76:	e7e3      	b.n	7000aa40 <__mdiff+0x28>
7000aa78:	f8d9 7010 	ldr.w	r7, [r9, #16]
7000aa7c:	6926      	ldr	r6, [r4, #16]
7000aa7e:	60c5      	str	r5, [r0, #12]
7000aa80:	f109 0310 	add.w	r3, r9, #16
7000aa84:	f109 0514 	add.w	r5, r9, #20
7000aa88:	f104 0e14 	add.w	lr, r4, #20
7000aa8c:	f100 0b14 	add.w	fp, r0, #20
7000aa90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
7000aa94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
7000aa98:	9301      	str	r3, [sp, #4]
7000aa9a:	46d9      	mov	r9, fp
7000aa9c:	f04f 0c00 	mov.w	ip, #0
7000aaa0:	9b01      	ldr	r3, [sp, #4]
7000aaa2:	f85e 0b04 	ldr.w	r0, [lr], #4
7000aaa6:	f853 af04 	ldr.w	sl, [r3, #4]!
7000aaaa:	9301      	str	r3, [sp, #4]
7000aaac:	fa1f f38a 	uxth.w	r3, sl
7000aab0:	4619      	mov	r1, r3
7000aab2:	b283      	uxth	r3, r0
7000aab4:	1acb      	subs	r3, r1, r3
7000aab6:	0c00      	lsrs	r0, r0, #16
7000aab8:	4463      	add	r3, ip
7000aaba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
7000aabe:	eb00 4023 	add.w	r0, r0, r3, asr #16
7000aac2:	b29b      	uxth	r3, r3
7000aac4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
7000aac8:	4576      	cmp	r6, lr
7000aaca:	f849 3b04 	str.w	r3, [r9], #4
7000aace:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000aad2:	d8e5      	bhi.n	7000aaa0 <__mdiff+0x88>
7000aad4:	1b33      	subs	r3, r6, r4
7000aad6:	3b15      	subs	r3, #21
7000aad8:	f023 0303 	bic.w	r3, r3, #3
7000aadc:	3415      	adds	r4, #21
7000aade:	3304      	adds	r3, #4
7000aae0:	42a6      	cmp	r6, r4
7000aae2:	bf38      	it	cc
7000aae4:	2304      	movcc	r3, #4
7000aae6:	441d      	add	r5, r3
7000aae8:	445b      	add	r3, fp
7000aaea:	461e      	mov	r6, r3
7000aaec:	462c      	mov	r4, r5
7000aaee:	4544      	cmp	r4, r8
7000aaf0:	d30e      	bcc.n	7000ab10 <__mdiff+0xf8>
7000aaf2:	f108 0103 	add.w	r1, r8, #3
7000aaf6:	1b49      	subs	r1, r1, r5
7000aaf8:	f021 0103 	bic.w	r1, r1, #3
7000aafc:	3d03      	subs	r5, #3
7000aafe:	45a8      	cmp	r8, r5
7000ab00:	bf38      	it	cc
7000ab02:	2100      	movcc	r1, #0
7000ab04:	440b      	add	r3, r1
7000ab06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
7000ab0a:	b191      	cbz	r1, 7000ab32 <__mdiff+0x11a>
7000ab0c:	6117      	str	r7, [r2, #16]
7000ab0e:	e79d      	b.n	7000aa4c <__mdiff+0x34>
7000ab10:	f854 1b04 	ldr.w	r1, [r4], #4
7000ab14:	46e6      	mov	lr, ip
7000ab16:	0c08      	lsrs	r0, r1, #16
7000ab18:	fa1c fc81 	uxtah	ip, ip, r1
7000ab1c:	4471      	add	r1, lr
7000ab1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
7000ab22:	b289      	uxth	r1, r1
7000ab24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
7000ab28:	f846 1b04 	str.w	r1, [r6], #4
7000ab2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000ab30:	e7dd      	b.n	7000aaee <__mdiff+0xd6>
7000ab32:	3f01      	subs	r7, #1
7000ab34:	e7e7      	b.n	7000ab06 <__mdiff+0xee>
7000ab36:	bf00      	nop
7000ab38:	7000bf3d 	.word	0x7000bf3d
7000ab3c:	7000bfa6 	.word	0x7000bfa6

7000ab40 <__d2b>:
7000ab40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
7000ab44:	460f      	mov	r7, r1
7000ab46:	2101      	movs	r1, #1
7000ab48:	ec59 8b10 	vmov	r8, r9, d0
7000ab4c:	4616      	mov	r6, r2
7000ab4e:	f7ff fd23 	bl	7000a598 <_Balloc>
7000ab52:	4604      	mov	r4, r0
7000ab54:	b930      	cbnz	r0, 7000ab64 <__d2b+0x24>
7000ab56:	4602      	mov	r2, r0
7000ab58:	4b23      	ldr	r3, [pc, #140]	@ (7000abe8 <__d2b+0xa8>)
7000ab5a:	4824      	ldr	r0, [pc, #144]	@ (7000abec <__d2b+0xac>)
7000ab5c:	f240 310f 	movw	r1, #783	@ 0x30f
7000ab60:	f000 fa74 	bl	7000b04c <__assert_func>
7000ab64:	f3c9 550a 	ubfx	r5, r9, #20, #11
7000ab68:	f3c9 0313 	ubfx	r3, r9, #0, #20
7000ab6c:	b10d      	cbz	r5, 7000ab72 <__d2b+0x32>
7000ab6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000ab72:	9301      	str	r3, [sp, #4]
7000ab74:	f1b8 0300 	subs.w	r3, r8, #0
7000ab78:	d023      	beq.n	7000abc2 <__d2b+0x82>
7000ab7a:	4668      	mov	r0, sp
7000ab7c:	9300      	str	r3, [sp, #0]
7000ab7e:	f7ff fd9e 	bl	7000a6be <__lo0bits>
7000ab82:	e9dd 1200 	ldrd	r1, r2, [sp]
7000ab86:	b1d0      	cbz	r0, 7000abbe <__d2b+0x7e>
7000ab88:	f1c0 0320 	rsb	r3, r0, #32
7000ab8c:	fa02 f303 	lsl.w	r3, r2, r3
7000ab90:	430b      	orrs	r3, r1
7000ab92:	40c2      	lsrs	r2, r0
7000ab94:	6163      	str	r3, [r4, #20]
7000ab96:	9201      	str	r2, [sp, #4]
7000ab98:	9b01      	ldr	r3, [sp, #4]
7000ab9a:	61a3      	str	r3, [r4, #24]
7000ab9c:	2b00      	cmp	r3, #0
7000ab9e:	bf0c      	ite	eq
7000aba0:	2201      	moveq	r2, #1
7000aba2:	2202      	movne	r2, #2
7000aba4:	6122      	str	r2, [r4, #16]
7000aba6:	b1a5      	cbz	r5, 7000abd2 <__d2b+0x92>
7000aba8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
7000abac:	4405      	add	r5, r0
7000abae:	603d      	str	r5, [r7, #0]
7000abb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
7000abb4:	6030      	str	r0, [r6, #0]
7000abb6:	4620      	mov	r0, r4
7000abb8:	b003      	add	sp, #12
7000abba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
7000abbe:	6161      	str	r1, [r4, #20]
7000abc0:	e7ea      	b.n	7000ab98 <__d2b+0x58>
7000abc2:	a801      	add	r0, sp, #4
7000abc4:	f7ff fd7b 	bl	7000a6be <__lo0bits>
7000abc8:	9b01      	ldr	r3, [sp, #4]
7000abca:	6163      	str	r3, [r4, #20]
7000abcc:	3020      	adds	r0, #32
7000abce:	2201      	movs	r2, #1
7000abd0:	e7e8      	b.n	7000aba4 <__d2b+0x64>
7000abd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
7000abd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
7000abda:	6038      	str	r0, [r7, #0]
7000abdc:	6918      	ldr	r0, [r3, #16]
7000abde:	f7ff fd4f 	bl	7000a680 <__hi0bits>
7000abe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
7000abe6:	e7e5      	b.n	7000abb4 <__d2b+0x74>
7000abe8:	7000bf3d 	.word	0x7000bf3d
7000abec:	7000bfa6 	.word	0x7000bfa6

7000abf0 <_realloc_r>:
7000abf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000abf4:	4682      	mov	sl, r0
7000abf6:	4693      	mov	fp, r2
7000abf8:	460c      	mov	r4, r1
7000abfa:	b929      	cbnz	r1, 7000ac08 <_realloc_r+0x18>
7000abfc:	4611      	mov	r1, r2
7000abfe:	b003      	add	sp, #12
7000ac00:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000ac04:	f7fc bfaa 	b.w	70007b5c <_malloc_r>
7000ac08:	f7fd f9e2 	bl	70007fd0 <__malloc_lock>
7000ac0c:	f10b 080b 	add.w	r8, fp, #11
7000ac10:	f854 5c04 	ldr.w	r5, [r4, #-4]
7000ac14:	f1b8 0f16 	cmp.w	r8, #22
7000ac18:	f1a4 0908 	sub.w	r9, r4, #8
7000ac1c:	f025 0603 	bic.w	r6, r5, #3
7000ac20:	d908      	bls.n	7000ac34 <_realloc_r+0x44>
7000ac22:	f038 0807 	bics.w	r8, r8, #7
7000ac26:	d507      	bpl.n	7000ac38 <_realloc_r+0x48>
7000ac28:	230c      	movs	r3, #12
7000ac2a:	f8ca 3000 	str.w	r3, [sl]
7000ac2e:	f04f 0b00 	mov.w	fp, #0
7000ac32:	e032      	b.n	7000ac9a <_realloc_r+0xaa>
7000ac34:	f04f 0810 	mov.w	r8, #16
7000ac38:	45c3      	cmp	fp, r8
7000ac3a:	d8f5      	bhi.n	7000ac28 <_realloc_r+0x38>
7000ac3c:	4546      	cmp	r6, r8
7000ac3e:	f280 8174 	bge.w	7000af2a <_realloc_r+0x33a>
7000ac42:	4b9e      	ldr	r3, [pc, #632]	@ (7000aebc <_realloc_r+0x2cc>)
7000ac44:	f8d3 c008 	ldr.w	ip, [r3, #8]
7000ac48:	eb09 0106 	add.w	r1, r9, r6
7000ac4c:	458c      	cmp	ip, r1
7000ac4e:	6848      	ldr	r0, [r1, #4]
7000ac50:	d005      	beq.n	7000ac5e <_realloc_r+0x6e>
7000ac52:	f020 0201 	bic.w	r2, r0, #1
7000ac56:	440a      	add	r2, r1
7000ac58:	6852      	ldr	r2, [r2, #4]
7000ac5a:	07d7      	lsls	r7, r2, #31
7000ac5c:	d449      	bmi.n	7000acf2 <_realloc_r+0x102>
7000ac5e:	f020 0003 	bic.w	r0, r0, #3
7000ac62:	458c      	cmp	ip, r1
7000ac64:	eb06 0700 	add.w	r7, r6, r0
7000ac68:	d11b      	bne.n	7000aca2 <_realloc_r+0xb2>
7000ac6a:	f108 0210 	add.w	r2, r8, #16
7000ac6e:	42ba      	cmp	r2, r7
7000ac70:	dc41      	bgt.n	7000acf6 <_realloc_r+0x106>
7000ac72:	eb09 0208 	add.w	r2, r9, r8
7000ac76:	eba7 0708 	sub.w	r7, r7, r8
7000ac7a:	f047 0701 	orr.w	r7, r7, #1
7000ac7e:	609a      	str	r2, [r3, #8]
7000ac80:	6057      	str	r7, [r2, #4]
7000ac82:	f854 3c04 	ldr.w	r3, [r4, #-4]
7000ac86:	f003 0301 	and.w	r3, r3, #1
7000ac8a:	ea43 0308 	orr.w	r3, r3, r8
7000ac8e:	f844 3c04 	str.w	r3, [r4, #-4]
7000ac92:	4650      	mov	r0, sl
7000ac94:	f7fd f9a2 	bl	70007fdc <__malloc_unlock>
7000ac98:	46a3      	mov	fp, r4
7000ac9a:	4658      	mov	r0, fp
7000ac9c:	b003      	add	sp, #12
7000ac9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000aca2:	45b8      	cmp	r8, r7
7000aca4:	dc27      	bgt.n	7000acf6 <_realloc_r+0x106>
7000aca6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
7000acaa:	60d3      	str	r3, [r2, #12]
7000acac:	609a      	str	r2, [r3, #8]
7000acae:	f8d9 3004 	ldr.w	r3, [r9, #4]
7000acb2:	eba7 0008 	sub.w	r0, r7, r8
7000acb6:	280f      	cmp	r0, #15
7000acb8:	f003 0301 	and.w	r3, r3, #1
7000acbc:	eb09 0207 	add.w	r2, r9, r7
7000acc0:	f240 8135 	bls.w	7000af2e <_realloc_r+0x33e>
7000acc4:	eb09 0108 	add.w	r1, r9, r8
7000acc8:	ea48 0303 	orr.w	r3, r8, r3
7000accc:	f040 0001 	orr.w	r0, r0, #1
7000acd0:	f8c9 3004 	str.w	r3, [r9, #4]
7000acd4:	6048      	str	r0, [r1, #4]
7000acd6:	6853      	ldr	r3, [r2, #4]
7000acd8:	f043 0301 	orr.w	r3, r3, #1
7000acdc:	6053      	str	r3, [r2, #4]
7000acde:	3108      	adds	r1, #8
7000ace0:	4650      	mov	r0, sl
7000ace2:	f7fc fe7b 	bl	700079dc <_free_r>
7000ace6:	4650      	mov	r0, sl
7000ace8:	f7fd f978 	bl	70007fdc <__malloc_unlock>
7000acec:	f109 0b08 	add.w	fp, r9, #8
7000acf0:	e7d3      	b.n	7000ac9a <_realloc_r+0xaa>
7000acf2:	2000      	movs	r0, #0
7000acf4:	4601      	mov	r1, r0
7000acf6:	07ea      	lsls	r2, r5, #31
7000acf8:	f100 80c7 	bmi.w	7000ae8a <_realloc_r+0x29a>
7000acfc:	f854 5c08 	ldr.w	r5, [r4, #-8]
7000ad00:	eba9 0505 	sub.w	r5, r9, r5
7000ad04:	686a      	ldr	r2, [r5, #4]
7000ad06:	f022 0203 	bic.w	r2, r2, #3
7000ad0a:	4432      	add	r2, r6
7000ad0c:	9201      	str	r2, [sp, #4]
7000ad0e:	2900      	cmp	r1, #0
7000ad10:	f000 8086 	beq.w	7000ae20 <_realloc_r+0x230>
7000ad14:	458c      	cmp	ip, r1
7000ad16:	eb00 0702 	add.w	r7, r0, r2
7000ad1a:	d149      	bne.n	7000adb0 <_realloc_r+0x1c0>
7000ad1c:	f108 0210 	add.w	r2, r8, #16
7000ad20:	42ba      	cmp	r2, r7
7000ad22:	dc7d      	bgt.n	7000ae20 <_realloc_r+0x230>
7000ad24:	46ab      	mov	fp, r5
7000ad26:	68ea      	ldr	r2, [r5, #12]
7000ad28:	f85b 1f08 	ldr.w	r1, [fp, #8]!
7000ad2c:	60ca      	str	r2, [r1, #12]
7000ad2e:	6091      	str	r1, [r2, #8]
7000ad30:	1f32      	subs	r2, r6, #4
7000ad32:	2a24      	cmp	r2, #36	@ 0x24
7000ad34:	d836      	bhi.n	7000ada4 <_realloc_r+0x1b4>
7000ad36:	2a13      	cmp	r2, #19
7000ad38:	d932      	bls.n	7000ada0 <_realloc_r+0x1b0>
7000ad3a:	6821      	ldr	r1, [r4, #0]
7000ad3c:	60a9      	str	r1, [r5, #8]
7000ad3e:	6861      	ldr	r1, [r4, #4]
7000ad40:	60e9      	str	r1, [r5, #12]
7000ad42:	2a1b      	cmp	r2, #27
7000ad44:	d81a      	bhi.n	7000ad7c <_realloc_r+0x18c>
7000ad46:	3408      	adds	r4, #8
7000ad48:	f105 0210 	add.w	r2, r5, #16
7000ad4c:	6821      	ldr	r1, [r4, #0]
7000ad4e:	6011      	str	r1, [r2, #0]
7000ad50:	6861      	ldr	r1, [r4, #4]
7000ad52:	6051      	str	r1, [r2, #4]
7000ad54:	68a1      	ldr	r1, [r4, #8]
7000ad56:	6091      	str	r1, [r2, #8]
7000ad58:	eb05 0208 	add.w	r2, r5, r8
7000ad5c:	eba7 0708 	sub.w	r7, r7, r8
7000ad60:	f047 0701 	orr.w	r7, r7, #1
7000ad64:	609a      	str	r2, [r3, #8]
7000ad66:	6057      	str	r7, [r2, #4]
7000ad68:	686b      	ldr	r3, [r5, #4]
7000ad6a:	f003 0301 	and.w	r3, r3, #1
7000ad6e:	ea43 0308 	orr.w	r3, r3, r8
7000ad72:	606b      	str	r3, [r5, #4]
7000ad74:	4650      	mov	r0, sl
7000ad76:	f7fd f931 	bl	70007fdc <__malloc_unlock>
7000ad7a:	e78e      	b.n	7000ac9a <_realloc_r+0xaa>
7000ad7c:	68a1      	ldr	r1, [r4, #8]
7000ad7e:	6129      	str	r1, [r5, #16]
7000ad80:	68e1      	ldr	r1, [r4, #12]
7000ad82:	6169      	str	r1, [r5, #20]
7000ad84:	2a24      	cmp	r2, #36	@ 0x24
7000ad86:	bf01      	itttt	eq
7000ad88:	6922      	ldreq	r2, [r4, #16]
7000ad8a:	61aa      	streq	r2, [r5, #24]
7000ad8c:	6961      	ldreq	r1, [r4, #20]
7000ad8e:	61e9      	streq	r1, [r5, #28]
7000ad90:	bf19      	ittee	ne
7000ad92:	3410      	addne	r4, #16
7000ad94:	f105 0218 	addne.w	r2, r5, #24
7000ad98:	f105 0220 	addeq.w	r2, r5, #32
7000ad9c:	3418      	addeq	r4, #24
7000ad9e:	e7d5      	b.n	7000ad4c <_realloc_r+0x15c>
7000ada0:	465a      	mov	r2, fp
7000ada2:	e7d3      	b.n	7000ad4c <_realloc_r+0x15c>
7000ada4:	4621      	mov	r1, r4
7000ada6:	4658      	mov	r0, fp
7000ada8:	f7fe fd46 	bl	70009838 <memmove>
7000adac:	4b43      	ldr	r3, [pc, #268]	@ (7000aebc <_realloc_r+0x2cc>)
7000adae:	e7d3      	b.n	7000ad58 <_realloc_r+0x168>
7000adb0:	45b8      	cmp	r8, r7
7000adb2:	dc35      	bgt.n	7000ae20 <_realloc_r+0x230>
7000adb4:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
7000adb8:	4628      	mov	r0, r5
7000adba:	60d3      	str	r3, [r2, #12]
7000adbc:	609a      	str	r2, [r3, #8]
7000adbe:	f850 2f08 	ldr.w	r2, [r0, #8]!
7000adc2:	68eb      	ldr	r3, [r5, #12]
7000adc4:	60d3      	str	r3, [r2, #12]
7000adc6:	609a      	str	r2, [r3, #8]
7000adc8:	1f32      	subs	r2, r6, #4
7000adca:	2a24      	cmp	r2, #36	@ 0x24
7000adcc:	d824      	bhi.n	7000ae18 <_realloc_r+0x228>
7000adce:	2a13      	cmp	r2, #19
7000add0:	d908      	bls.n	7000ade4 <_realloc_r+0x1f4>
7000add2:	6823      	ldr	r3, [r4, #0]
7000add4:	60ab      	str	r3, [r5, #8]
7000add6:	6863      	ldr	r3, [r4, #4]
7000add8:	60eb      	str	r3, [r5, #12]
7000adda:	2a1b      	cmp	r2, #27
7000addc:	d80a      	bhi.n	7000adf4 <_realloc_r+0x204>
7000adde:	3408      	adds	r4, #8
7000ade0:	f105 0010 	add.w	r0, r5, #16
7000ade4:	6823      	ldr	r3, [r4, #0]
7000ade6:	6003      	str	r3, [r0, #0]
7000ade8:	6863      	ldr	r3, [r4, #4]
7000adea:	6043      	str	r3, [r0, #4]
7000adec:	68a3      	ldr	r3, [r4, #8]
7000adee:	6083      	str	r3, [r0, #8]
7000adf0:	46a9      	mov	r9, r5
7000adf2:	e75c      	b.n	7000acae <_realloc_r+0xbe>
7000adf4:	68a3      	ldr	r3, [r4, #8]
7000adf6:	612b      	str	r3, [r5, #16]
7000adf8:	68e3      	ldr	r3, [r4, #12]
7000adfa:	616b      	str	r3, [r5, #20]
7000adfc:	2a24      	cmp	r2, #36	@ 0x24
7000adfe:	bf01      	itttt	eq
7000ae00:	6923      	ldreq	r3, [r4, #16]
7000ae02:	61ab      	streq	r3, [r5, #24]
7000ae04:	6963      	ldreq	r3, [r4, #20]
7000ae06:	61eb      	streq	r3, [r5, #28]
7000ae08:	bf19      	ittee	ne
7000ae0a:	3410      	addne	r4, #16
7000ae0c:	f105 0018 	addne.w	r0, r5, #24
7000ae10:	f105 0020 	addeq.w	r0, r5, #32
7000ae14:	3418      	addeq	r4, #24
7000ae16:	e7e5      	b.n	7000ade4 <_realloc_r+0x1f4>
7000ae18:	4621      	mov	r1, r4
7000ae1a:	f7fe fd0d 	bl	70009838 <memmove>
7000ae1e:	e7e7      	b.n	7000adf0 <_realloc_r+0x200>
7000ae20:	9b01      	ldr	r3, [sp, #4]
7000ae22:	4598      	cmp	r8, r3
7000ae24:	dc31      	bgt.n	7000ae8a <_realloc_r+0x29a>
7000ae26:	4628      	mov	r0, r5
7000ae28:	68eb      	ldr	r3, [r5, #12]
7000ae2a:	f850 2f08 	ldr.w	r2, [r0, #8]!
7000ae2e:	60d3      	str	r3, [r2, #12]
7000ae30:	609a      	str	r2, [r3, #8]
7000ae32:	1f32      	subs	r2, r6, #4
7000ae34:	2a24      	cmp	r2, #36	@ 0x24
7000ae36:	d824      	bhi.n	7000ae82 <_realloc_r+0x292>
7000ae38:	2a13      	cmp	r2, #19
7000ae3a:	d908      	bls.n	7000ae4e <_realloc_r+0x25e>
7000ae3c:	6823      	ldr	r3, [r4, #0]
7000ae3e:	60ab      	str	r3, [r5, #8]
7000ae40:	6863      	ldr	r3, [r4, #4]
7000ae42:	60eb      	str	r3, [r5, #12]
7000ae44:	2a1b      	cmp	r2, #27
7000ae46:	d80a      	bhi.n	7000ae5e <_realloc_r+0x26e>
7000ae48:	3408      	adds	r4, #8
7000ae4a:	f105 0010 	add.w	r0, r5, #16
7000ae4e:	6823      	ldr	r3, [r4, #0]
7000ae50:	6003      	str	r3, [r0, #0]
7000ae52:	6863      	ldr	r3, [r4, #4]
7000ae54:	6043      	str	r3, [r0, #4]
7000ae56:	68a3      	ldr	r3, [r4, #8]
7000ae58:	6083      	str	r3, [r0, #8]
7000ae5a:	9f01      	ldr	r7, [sp, #4]
7000ae5c:	e7c8      	b.n	7000adf0 <_realloc_r+0x200>
7000ae5e:	68a3      	ldr	r3, [r4, #8]
7000ae60:	612b      	str	r3, [r5, #16]
7000ae62:	68e3      	ldr	r3, [r4, #12]
7000ae64:	616b      	str	r3, [r5, #20]
7000ae66:	2a24      	cmp	r2, #36	@ 0x24
7000ae68:	bf01      	itttt	eq
7000ae6a:	6923      	ldreq	r3, [r4, #16]
7000ae6c:	61ab      	streq	r3, [r5, #24]
7000ae6e:	6963      	ldreq	r3, [r4, #20]
7000ae70:	61eb      	streq	r3, [r5, #28]
7000ae72:	bf19      	ittee	ne
7000ae74:	3410      	addne	r4, #16
7000ae76:	f105 0018 	addne.w	r0, r5, #24
7000ae7a:	f105 0020 	addeq.w	r0, r5, #32
7000ae7e:	3418      	addeq	r4, #24
7000ae80:	e7e5      	b.n	7000ae4e <_realloc_r+0x25e>
7000ae82:	4621      	mov	r1, r4
7000ae84:	f7fe fcd8 	bl	70009838 <memmove>
7000ae88:	e7e7      	b.n	7000ae5a <_realloc_r+0x26a>
7000ae8a:	4659      	mov	r1, fp
7000ae8c:	4650      	mov	r0, sl
7000ae8e:	f7fc fe65 	bl	70007b5c <_malloc_r>
7000ae92:	4683      	mov	fp, r0
7000ae94:	b918      	cbnz	r0, 7000ae9e <_realloc_r+0x2ae>
7000ae96:	4650      	mov	r0, sl
7000ae98:	f7fd f8a0 	bl	70007fdc <__malloc_unlock>
7000ae9c:	e6c7      	b.n	7000ac2e <_realloc_r+0x3e>
7000ae9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
7000aea2:	f023 0301 	bic.w	r3, r3, #1
7000aea6:	444b      	add	r3, r9
7000aea8:	f1a0 0208 	sub.w	r2, r0, #8
7000aeac:	4293      	cmp	r3, r2
7000aeae:	d107      	bne.n	7000aec0 <_realloc_r+0x2d0>
7000aeb0:	f850 7c04 	ldr.w	r7, [r0, #-4]
7000aeb4:	f027 0703 	bic.w	r7, r7, #3
7000aeb8:	4437      	add	r7, r6
7000aeba:	e6f8      	b.n	7000acae <_realloc_r+0xbe>
7000aebc:	2400017c 	.word	0x2400017c
7000aec0:	1f32      	subs	r2, r6, #4
7000aec2:	2a24      	cmp	r2, #36	@ 0x24
7000aec4:	d82d      	bhi.n	7000af22 <_realloc_r+0x332>
7000aec6:	2a13      	cmp	r2, #19
7000aec8:	d928      	bls.n	7000af1c <_realloc_r+0x32c>
7000aeca:	6823      	ldr	r3, [r4, #0]
7000aecc:	6003      	str	r3, [r0, #0]
7000aece:	6863      	ldr	r3, [r4, #4]
7000aed0:	6043      	str	r3, [r0, #4]
7000aed2:	2a1b      	cmp	r2, #27
7000aed4:	d80e      	bhi.n	7000aef4 <_realloc_r+0x304>
7000aed6:	f104 0208 	add.w	r2, r4, #8
7000aeda:	f100 0308 	add.w	r3, r0, #8
7000aede:	6811      	ldr	r1, [r2, #0]
7000aee0:	6019      	str	r1, [r3, #0]
7000aee2:	6851      	ldr	r1, [r2, #4]
7000aee4:	6059      	str	r1, [r3, #4]
7000aee6:	6892      	ldr	r2, [r2, #8]
7000aee8:	609a      	str	r2, [r3, #8]
7000aeea:	4621      	mov	r1, r4
7000aeec:	4650      	mov	r0, sl
7000aeee:	f7fc fd75 	bl	700079dc <_free_r>
7000aef2:	e73f      	b.n	7000ad74 <_realloc_r+0x184>
7000aef4:	68a3      	ldr	r3, [r4, #8]
7000aef6:	6083      	str	r3, [r0, #8]
7000aef8:	68e3      	ldr	r3, [r4, #12]
7000aefa:	60c3      	str	r3, [r0, #12]
7000aefc:	2a24      	cmp	r2, #36	@ 0x24
7000aefe:	bf01      	itttt	eq
7000af00:	6923      	ldreq	r3, [r4, #16]
7000af02:	6103      	streq	r3, [r0, #16]
7000af04:	6961      	ldreq	r1, [r4, #20]
7000af06:	6141      	streq	r1, [r0, #20]
7000af08:	bf19      	ittee	ne
7000af0a:	f104 0210 	addne.w	r2, r4, #16
7000af0e:	f100 0310 	addne.w	r3, r0, #16
7000af12:	f104 0218 	addeq.w	r2, r4, #24
7000af16:	f100 0318 	addeq.w	r3, r0, #24
7000af1a:	e7e0      	b.n	7000aede <_realloc_r+0x2ee>
7000af1c:	4603      	mov	r3, r0
7000af1e:	4622      	mov	r2, r4
7000af20:	e7dd      	b.n	7000aede <_realloc_r+0x2ee>
7000af22:	4621      	mov	r1, r4
7000af24:	f7fe fc88 	bl	70009838 <memmove>
7000af28:	e7df      	b.n	7000aeea <_realloc_r+0x2fa>
7000af2a:	4637      	mov	r7, r6
7000af2c:	e6bf      	b.n	7000acae <_realloc_r+0xbe>
7000af2e:	431f      	orrs	r7, r3
7000af30:	f8c9 7004 	str.w	r7, [r9, #4]
7000af34:	6853      	ldr	r3, [r2, #4]
7000af36:	f043 0301 	orr.w	r3, r3, #1
7000af3a:	6053      	str	r3, [r2, #4]
7000af3c:	e6d3      	b.n	7000ace6 <_realloc_r+0xf6>
7000af3e:	bf00      	nop

7000af40 <__swhatbuf_r>:
7000af40:	b570      	push	{r4, r5, r6, lr}
7000af42:	460c      	mov	r4, r1
7000af44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000af48:	2900      	cmp	r1, #0
7000af4a:	b096      	sub	sp, #88	@ 0x58
7000af4c:	4615      	mov	r5, r2
7000af4e:	461e      	mov	r6, r3
7000af50:	da07      	bge.n	7000af62 <__swhatbuf_r+0x22>
7000af52:	89a1      	ldrh	r1, [r4, #12]
7000af54:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
7000af58:	d117      	bne.n	7000af8a <__swhatbuf_r+0x4a>
7000af5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000af5e:	4608      	mov	r0, r1
7000af60:	e00f      	b.n	7000af82 <__swhatbuf_r+0x42>
7000af62:	466a      	mov	r2, sp
7000af64:	f000 f850 	bl	7000b008 <_fstat_r>
7000af68:	2800      	cmp	r0, #0
7000af6a:	dbf2      	blt.n	7000af52 <__swhatbuf_r+0x12>
7000af6c:	9901      	ldr	r1, [sp, #4]
7000af6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
7000af72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
7000af76:	4259      	negs	r1, r3
7000af78:	4159      	adcs	r1, r3
7000af7a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
7000af7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000af82:	6031      	str	r1, [r6, #0]
7000af84:	602b      	str	r3, [r5, #0]
7000af86:	b016      	add	sp, #88	@ 0x58
7000af88:	bd70      	pop	{r4, r5, r6, pc}
7000af8a:	2100      	movs	r1, #0
7000af8c:	2340      	movs	r3, #64	@ 0x40
7000af8e:	e7e6      	b.n	7000af5e <__swhatbuf_r+0x1e>

7000af90 <__smakebuf_r>:
7000af90:	898b      	ldrh	r3, [r1, #12]
7000af92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
7000af94:	079d      	lsls	r5, r3, #30
7000af96:	4606      	mov	r6, r0
7000af98:	460c      	mov	r4, r1
7000af9a:	d507      	bpl.n	7000afac <__smakebuf_r+0x1c>
7000af9c:	f104 0343 	add.w	r3, r4, #67	@ 0x43
7000afa0:	6023      	str	r3, [r4, #0]
7000afa2:	6123      	str	r3, [r4, #16]
7000afa4:	2301      	movs	r3, #1
7000afa6:	6163      	str	r3, [r4, #20]
7000afa8:	b003      	add	sp, #12
7000afaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
7000afac:	ab01      	add	r3, sp, #4
7000afae:	466a      	mov	r2, sp
7000afb0:	f7ff ffc6 	bl	7000af40 <__swhatbuf_r>
7000afb4:	9f00      	ldr	r7, [sp, #0]
7000afb6:	4605      	mov	r5, r0
7000afb8:	4639      	mov	r1, r7
7000afba:	4630      	mov	r0, r6
7000afbc:	f7fc fdce 	bl	70007b5c <_malloc_r>
7000afc0:	b948      	cbnz	r0, 7000afd6 <__smakebuf_r+0x46>
7000afc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000afc6:	059a      	lsls	r2, r3, #22
7000afc8:	d4ee      	bmi.n	7000afa8 <__smakebuf_r+0x18>
7000afca:	f023 0303 	bic.w	r3, r3, #3
7000afce:	f043 0302 	orr.w	r3, r3, #2
7000afd2:	81a3      	strh	r3, [r4, #12]
7000afd4:	e7e2      	b.n	7000af9c <__smakebuf_r+0xc>
7000afd6:	89a3      	ldrh	r3, [r4, #12]
7000afd8:	6020      	str	r0, [r4, #0]
7000afda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000afde:	81a3      	strh	r3, [r4, #12]
7000afe0:	9b01      	ldr	r3, [sp, #4]
7000afe2:	e9c4 0704 	strd	r0, r7, [r4, #16]
7000afe6:	b15b      	cbz	r3, 7000b000 <__smakebuf_r+0x70>
7000afe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
7000afec:	4630      	mov	r0, r6
7000afee:	f000 f81d 	bl	7000b02c <_isatty_r>
7000aff2:	b128      	cbz	r0, 7000b000 <__smakebuf_r+0x70>
7000aff4:	89a3      	ldrh	r3, [r4, #12]
7000aff6:	f023 0303 	bic.w	r3, r3, #3
7000affa:	f043 0301 	orr.w	r3, r3, #1
7000affe:	81a3      	strh	r3, [r4, #12]
7000b000:	89a3      	ldrh	r3, [r4, #12]
7000b002:	431d      	orrs	r5, r3
7000b004:	81a5      	strh	r5, [r4, #12]
7000b006:	e7cf      	b.n	7000afa8 <__smakebuf_r+0x18>

7000b008 <_fstat_r>:
7000b008:	b538      	push	{r3, r4, r5, lr}
7000b00a:	4d07      	ldr	r5, [pc, #28]	@ (7000b028 <_fstat_r+0x20>)
7000b00c:	2300      	movs	r3, #0
7000b00e:	4604      	mov	r4, r0
7000b010:	4608      	mov	r0, r1
7000b012:	4611      	mov	r1, r2
7000b014:	602b      	str	r3, [r5, #0]
7000b016:	f7f6 fe3e 	bl	70001c96 <_fstat>
7000b01a:	1c43      	adds	r3, r0, #1
7000b01c:	d102      	bne.n	7000b024 <_fstat_r+0x1c>
7000b01e:	682b      	ldr	r3, [r5, #0]
7000b020:	b103      	cbz	r3, 7000b024 <_fstat_r+0x1c>
7000b022:	6023      	str	r3, [r4, #0]
7000b024:	bd38      	pop	{r3, r4, r5, pc}
7000b026:	bf00      	nop
7000b028:	24000d58 	.word	0x24000d58

7000b02c <_isatty_r>:
7000b02c:	b538      	push	{r3, r4, r5, lr}
7000b02e:	4d06      	ldr	r5, [pc, #24]	@ (7000b048 <_isatty_r+0x1c>)
7000b030:	2300      	movs	r3, #0
7000b032:	4604      	mov	r4, r0
7000b034:	4608      	mov	r0, r1
7000b036:	602b      	str	r3, [r5, #0]
7000b038:	f7f6 fe3d 	bl	70001cb6 <_isatty>
7000b03c:	1c43      	adds	r3, r0, #1
7000b03e:	d102      	bne.n	7000b046 <_isatty_r+0x1a>
7000b040:	682b      	ldr	r3, [r5, #0]
7000b042:	b103      	cbz	r3, 7000b046 <_isatty_r+0x1a>
7000b044:	6023      	str	r3, [r4, #0]
7000b046:	bd38      	pop	{r3, r4, r5, pc}
7000b048:	24000d58 	.word	0x24000d58

7000b04c <__assert_func>:
7000b04c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
7000b04e:	4614      	mov	r4, r2
7000b050:	461a      	mov	r2, r3
7000b052:	4b09      	ldr	r3, [pc, #36]	@ (7000b078 <__assert_func+0x2c>)
7000b054:	681b      	ldr	r3, [r3, #0]
7000b056:	4605      	mov	r5, r0
7000b058:	68d8      	ldr	r0, [r3, #12]
7000b05a:	b14c      	cbz	r4, 7000b070 <__assert_func+0x24>
7000b05c:	4b07      	ldr	r3, [pc, #28]	@ (7000b07c <__assert_func+0x30>)
7000b05e:	9100      	str	r1, [sp, #0]
7000b060:	e9cd 3401 	strd	r3, r4, [sp, #4]
7000b064:	4906      	ldr	r1, [pc, #24]	@ (7000b080 <__assert_func+0x34>)
7000b066:	462b      	mov	r3, r5
7000b068:	f000 f862 	bl	7000b130 <fiprintf>
7000b06c:	f000 fd3a 	bl	7000bae4 <abort>
7000b070:	4b04      	ldr	r3, [pc, #16]	@ (7000b084 <__assert_func+0x38>)
7000b072:	461c      	mov	r4, r3
7000b074:	e7f3      	b.n	7000b05e <__assert_func+0x12>
7000b076:	bf00      	nop
7000b078:	24000028 	.word	0x24000028
7000b07c:	7000c009 	.word	0x7000c009
7000b080:	7000c016 	.word	0x7000c016
7000b084:	7000c044 	.word	0x7000c044

7000b088 <_calloc_r>:
7000b088:	b538      	push	{r3, r4, r5, lr}
7000b08a:	fba1 1502 	umull	r1, r5, r1, r2
7000b08e:	b935      	cbnz	r5, 7000b09e <_calloc_r+0x16>
7000b090:	f7fc fd64 	bl	70007b5c <_malloc_r>
7000b094:	4604      	mov	r4, r0
7000b096:	b938      	cbnz	r0, 7000b0a8 <_calloc_r+0x20>
7000b098:	2400      	movs	r4, #0
7000b09a:	4620      	mov	r0, r4
7000b09c:	bd38      	pop	{r3, r4, r5, pc}
7000b09e:	f7fc fc09 	bl	700078b4 <__errno>
7000b0a2:	230c      	movs	r3, #12
7000b0a4:	6003      	str	r3, [r0, #0]
7000b0a6:	e7f7      	b.n	7000b098 <_calloc_r+0x10>
7000b0a8:	f850 2c04 	ldr.w	r2, [r0, #-4]
7000b0ac:	f022 0203 	bic.w	r2, r2, #3
7000b0b0:	3a04      	subs	r2, #4
7000b0b2:	2a24      	cmp	r2, #36	@ 0x24
7000b0b4:	d819      	bhi.n	7000b0ea <_calloc_r+0x62>
7000b0b6:	2a13      	cmp	r2, #19
7000b0b8:	d915      	bls.n	7000b0e6 <_calloc_r+0x5e>
7000b0ba:	2a1b      	cmp	r2, #27
7000b0bc:	e9c0 5500 	strd	r5, r5, [r0]
7000b0c0:	d806      	bhi.n	7000b0d0 <_calloc_r+0x48>
7000b0c2:	f100 0308 	add.w	r3, r0, #8
7000b0c6:	2200      	movs	r2, #0
7000b0c8:	e9c3 2200 	strd	r2, r2, [r3]
7000b0cc:	609a      	str	r2, [r3, #8]
7000b0ce:	e7e4      	b.n	7000b09a <_calloc_r+0x12>
7000b0d0:	2a24      	cmp	r2, #36	@ 0x24
7000b0d2:	e9c0 5502 	strd	r5, r5, [r0, #8]
7000b0d6:	bf11      	iteee	ne
7000b0d8:	f100 0310 	addne.w	r3, r0, #16
7000b0dc:	6105      	streq	r5, [r0, #16]
7000b0de:	f100 0318 	addeq.w	r3, r0, #24
7000b0e2:	6145      	streq	r5, [r0, #20]
7000b0e4:	e7ef      	b.n	7000b0c6 <_calloc_r+0x3e>
7000b0e6:	4603      	mov	r3, r0
7000b0e8:	e7ed      	b.n	7000b0c6 <_calloc_r+0x3e>
7000b0ea:	4629      	mov	r1, r5
7000b0ec:	f7fc fb93 	bl	70007816 <memset>
7000b0f0:	e7d3      	b.n	7000b09a <_calloc_r+0x12>

7000b0f2 <__ascii_mbtowc>:
7000b0f2:	b082      	sub	sp, #8
7000b0f4:	b901      	cbnz	r1, 7000b0f8 <__ascii_mbtowc+0x6>
7000b0f6:	a901      	add	r1, sp, #4
7000b0f8:	b142      	cbz	r2, 7000b10c <__ascii_mbtowc+0x1a>
7000b0fa:	b14b      	cbz	r3, 7000b110 <__ascii_mbtowc+0x1e>
7000b0fc:	7813      	ldrb	r3, [r2, #0]
7000b0fe:	600b      	str	r3, [r1, #0]
7000b100:	7812      	ldrb	r2, [r2, #0]
7000b102:	1e10      	subs	r0, r2, #0
7000b104:	bf18      	it	ne
7000b106:	2001      	movne	r0, #1
7000b108:	b002      	add	sp, #8
7000b10a:	4770      	bx	lr
7000b10c:	4610      	mov	r0, r2
7000b10e:	e7fb      	b.n	7000b108 <__ascii_mbtowc+0x16>
7000b110:	f06f 0001 	mvn.w	r0, #1
7000b114:	e7f8      	b.n	7000b108 <__ascii_mbtowc+0x16>

7000b116 <__ascii_wctomb>:
7000b116:	4603      	mov	r3, r0
7000b118:	4608      	mov	r0, r1
7000b11a:	b141      	cbz	r1, 7000b12e <__ascii_wctomb+0x18>
7000b11c:	2aff      	cmp	r2, #255	@ 0xff
7000b11e:	d904      	bls.n	7000b12a <__ascii_wctomb+0x14>
7000b120:	228a      	movs	r2, #138	@ 0x8a
7000b122:	601a      	str	r2, [r3, #0]
7000b124:	f04f 30ff 	mov.w	r0, #4294967295
7000b128:	4770      	bx	lr
7000b12a:	700a      	strb	r2, [r1, #0]
7000b12c:	2001      	movs	r0, #1
7000b12e:	4770      	bx	lr

7000b130 <fiprintf>:
7000b130:	b40e      	push	{r1, r2, r3}
7000b132:	b503      	push	{r0, r1, lr}
7000b134:	4601      	mov	r1, r0
7000b136:	ab03      	add	r3, sp, #12
7000b138:	4805      	ldr	r0, [pc, #20]	@ (7000b150 <fiprintf+0x20>)
7000b13a:	f853 2b04 	ldr.w	r2, [r3], #4
7000b13e:	6800      	ldr	r0, [r0, #0]
7000b140:	9301      	str	r3, [sp, #4]
7000b142:	f000 f807 	bl	7000b154 <_vfiprintf_r>
7000b146:	b002      	add	sp, #8
7000b148:	f85d eb04 	ldr.w	lr, [sp], #4
7000b14c:	b003      	add	sp, #12
7000b14e:	4770      	bx	lr
7000b150:	24000028 	.word	0x24000028

7000b154 <_vfiprintf_r>:
7000b154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000b158:	b0bb      	sub	sp, #236	@ 0xec
7000b15a:	460f      	mov	r7, r1
7000b15c:	4693      	mov	fp, r2
7000b15e:	461c      	mov	r4, r3
7000b160:	461d      	mov	r5, r3
7000b162:	9000      	str	r0, [sp, #0]
7000b164:	b118      	cbz	r0, 7000b16e <_vfiprintf_r+0x1a>
7000b166:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000b168:	b90b      	cbnz	r3, 7000b16e <_vfiprintf_r+0x1a>
7000b16a:	f7fc fa77 	bl	7000765c <__sinit>
7000b16e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000b170:	07da      	lsls	r2, r3, #31
7000b172:	d405      	bmi.n	7000b180 <_vfiprintf_r+0x2c>
7000b174:	89bb      	ldrh	r3, [r7, #12]
7000b176:	059b      	lsls	r3, r3, #22
7000b178:	d402      	bmi.n	7000b180 <_vfiprintf_r+0x2c>
7000b17a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000b17c:	f7fc fbc6 	bl	7000790c <__retarget_lock_acquire_recursive>
7000b180:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
7000b184:	049e      	lsls	r6, r3, #18
7000b186:	d406      	bmi.n	7000b196 <_vfiprintf_r+0x42>
7000b188:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
7000b18a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000b18e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000b192:	81bb      	strh	r3, [r7, #12]
7000b194:	667a      	str	r2, [r7, #100]	@ 0x64
7000b196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000b198:	0498      	lsls	r0, r3, #18
7000b19a:	d508      	bpl.n	7000b1ae <_vfiprintf_r+0x5a>
7000b19c:	07d9      	lsls	r1, r3, #31
7000b19e:	d512      	bpl.n	7000b1c6 <_vfiprintf_r+0x72>
7000b1a0:	f04f 33ff 	mov.w	r3, #4294967295
7000b1a4:	9303      	str	r3, [sp, #12]
7000b1a6:	9803      	ldr	r0, [sp, #12]
7000b1a8:	b03b      	add	sp, #236	@ 0xec
7000b1aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000b1ae:	89bb      	ldrh	r3, [r7, #12]
7000b1b0:	071a      	lsls	r2, r3, #28
7000b1b2:	d501      	bpl.n	7000b1b8 <_vfiprintf_r+0x64>
7000b1b4:	693b      	ldr	r3, [r7, #16]
7000b1b6:	b96b      	cbnz	r3, 7000b1d4 <_vfiprintf_r+0x80>
7000b1b8:	9800      	ldr	r0, [sp, #0]
7000b1ba:	4639      	mov	r1, r7
7000b1bc:	f7fe fae6 	bl	7000978c <__swsetup_r>
7000b1c0:	b140      	cbz	r0, 7000b1d4 <_vfiprintf_r+0x80>
7000b1c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000b1c4:	e7ea      	b.n	7000b19c <_vfiprintf_r+0x48>
7000b1c6:	89bb      	ldrh	r3, [r7, #12]
7000b1c8:	059b      	lsls	r3, r3, #22
7000b1ca:	d4e9      	bmi.n	7000b1a0 <_vfiprintf_r+0x4c>
7000b1cc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000b1ce:	f7fc fb9e 	bl	7000790e <__retarget_lock_release_recursive>
7000b1d2:	e7e5      	b.n	7000b1a0 <_vfiprintf_r+0x4c>
7000b1d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
7000b1d8:	f003 021a 	and.w	r2, r3, #26
7000b1dc:	2a0a      	cmp	r2, #10
7000b1de:	d114      	bne.n	7000b20a <_vfiprintf_r+0xb6>
7000b1e0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
7000b1e4:	2a00      	cmp	r2, #0
7000b1e6:	db10      	blt.n	7000b20a <_vfiprintf_r+0xb6>
7000b1e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
7000b1ea:	07d6      	lsls	r6, r2, #31
7000b1ec:	d404      	bmi.n	7000b1f8 <_vfiprintf_r+0xa4>
7000b1ee:	059d      	lsls	r5, r3, #22
7000b1f0:	d402      	bmi.n	7000b1f8 <_vfiprintf_r+0xa4>
7000b1f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000b1f4:	f7fc fb8b 	bl	7000790e <__retarget_lock_release_recursive>
7000b1f8:	9800      	ldr	r0, [sp, #0]
7000b1fa:	4623      	mov	r3, r4
7000b1fc:	465a      	mov	r2, fp
7000b1fe:	4639      	mov	r1, r7
7000b200:	b03b      	add	sp, #236	@ 0xec
7000b202:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000b206:	f000 bc2d 	b.w	7000ba64 <__sbprintf>
7000b20a:	2300      	movs	r3, #0
7000b20c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
7000b210:	e9cd 3305 	strd	r3, r3, [sp, #20]
7000b214:	e9cd 3307 	strd	r3, r3, [sp, #28]
7000b218:	ae11      	add	r6, sp, #68	@ 0x44
7000b21a:	960e      	str	r6, [sp, #56]	@ 0x38
7000b21c:	9303      	str	r3, [sp, #12]
7000b21e:	465b      	mov	r3, fp
7000b220:	461c      	mov	r4, r3
7000b222:	f813 2b01 	ldrb.w	r2, [r3], #1
7000b226:	b10a      	cbz	r2, 7000b22c <_vfiprintf_r+0xd8>
7000b228:	2a25      	cmp	r2, #37	@ 0x25
7000b22a:	d1f9      	bne.n	7000b220 <_vfiprintf_r+0xcc>
7000b22c:	ebb4 080b 	subs.w	r8, r4, fp
7000b230:	d00d      	beq.n	7000b24e <_vfiprintf_r+0xfa>
7000b232:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000b234:	4443      	add	r3, r8
7000b236:	9310      	str	r3, [sp, #64]	@ 0x40
7000b238:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000b23a:	3301      	adds	r3, #1
7000b23c:	2b07      	cmp	r3, #7
7000b23e:	e9c6 b800 	strd	fp, r8, [r6]
7000b242:	930f      	str	r3, [sp, #60]	@ 0x3c
7000b244:	dc75      	bgt.n	7000b332 <_vfiprintf_r+0x1de>
7000b246:	3608      	adds	r6, #8
7000b248:	9b03      	ldr	r3, [sp, #12]
7000b24a:	4443      	add	r3, r8
7000b24c:	9303      	str	r3, [sp, #12]
7000b24e:	7823      	ldrb	r3, [r4, #0]
7000b250:	2b00      	cmp	r3, #0
7000b252:	f000 83c9 	beq.w	7000b9e8 <_vfiprintf_r+0x894>
7000b256:	2300      	movs	r3, #0
7000b258:	f04f 32ff 	mov.w	r2, #4294967295
7000b25c:	e9cd 2301 	strd	r2, r3, [sp, #4]
7000b260:	3401      	adds	r4, #1
7000b262:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000b266:	469a      	mov	sl, r3
7000b268:	46a3      	mov	fp, r4
7000b26a:	f81b 3b01 	ldrb.w	r3, [fp], #1
7000b26e:	f1a3 0220 	sub.w	r2, r3, #32
7000b272:	2a5a      	cmp	r2, #90	@ 0x5a
7000b274:	f200 8312 	bhi.w	7000b89c <_vfiprintf_r+0x748>
7000b278:	e8df f012 	tbh	[pc, r2, lsl #1]
7000b27c:	0310009a 	.word	0x0310009a
7000b280:	00a20310 	.word	0x00a20310
7000b284:	03100310 	.word	0x03100310
7000b288:	00820310 	.word	0x00820310
7000b28c:	03100310 	.word	0x03100310
7000b290:	00af00a5 	.word	0x00af00a5
7000b294:	00ac0310 	.word	0x00ac0310
7000b298:	031000b1 	.word	0x031000b1
7000b29c:	00d000cd 	.word	0x00d000cd
7000b2a0:	00d000d0 	.word	0x00d000d0
7000b2a4:	00d000d0 	.word	0x00d000d0
7000b2a8:	00d000d0 	.word	0x00d000d0
7000b2ac:	00d000d0 	.word	0x00d000d0
7000b2b0:	03100310 	.word	0x03100310
7000b2b4:	03100310 	.word	0x03100310
7000b2b8:	03100310 	.word	0x03100310
7000b2bc:	03100310 	.word	0x03100310
7000b2c0:	00f60310 	.word	0x00f60310
7000b2c4:	03100103 	.word	0x03100103
7000b2c8:	03100310 	.word	0x03100310
7000b2cc:	03100310 	.word	0x03100310
7000b2d0:	03100310 	.word	0x03100310
7000b2d4:	03100310 	.word	0x03100310
7000b2d8:	01510310 	.word	0x01510310
7000b2dc:	03100310 	.word	0x03100310
7000b2e0:	01980310 	.word	0x01980310
7000b2e4:	02770310 	.word	0x02770310
7000b2e8:	03100310 	.word	0x03100310
7000b2ec:	03100297 	.word	0x03100297
7000b2f0:	03100310 	.word	0x03100310
7000b2f4:	03100310 	.word	0x03100310
7000b2f8:	03100310 	.word	0x03100310
7000b2fc:	03100310 	.word	0x03100310
7000b300:	00f60310 	.word	0x00f60310
7000b304:	03100105 	.word	0x03100105
7000b308:	03100310 	.word	0x03100310
7000b30c:	010500df 	.word	0x010500df
7000b310:	031000f0 	.word	0x031000f0
7000b314:	031000ea 	.word	0x031000ea
7000b318:	01530131 	.word	0x01530131
7000b31c:	00f00188 	.word	0x00f00188
7000b320:	01980310 	.word	0x01980310
7000b324:	02790098 	.word	0x02790098
7000b328:	03100310 	.word	0x03100310
7000b32c:	03100065 	.word	0x03100065
7000b330:	0098      	.short	0x0098
7000b332:	9800      	ldr	r0, [sp, #0]
7000b334:	aa0e      	add	r2, sp, #56	@ 0x38
7000b336:	4639      	mov	r1, r7
7000b338:	f7fe f878 	bl	7000942c <__sprint_r>
7000b33c:	2800      	cmp	r0, #0
7000b33e:	f040 8332 	bne.w	7000b9a6 <_vfiprintf_r+0x852>
7000b342:	ae11      	add	r6, sp, #68	@ 0x44
7000b344:	e780      	b.n	7000b248 <_vfiprintf_r+0xf4>
7000b346:	4a98      	ldr	r2, [pc, #608]	@ (7000b5a8 <_vfiprintf_r+0x454>)
7000b348:	9205      	str	r2, [sp, #20]
7000b34a:	f01a 0220 	ands.w	r2, sl, #32
7000b34e:	f000 822e 	beq.w	7000b7ae <_vfiprintf_r+0x65a>
7000b352:	3507      	adds	r5, #7
7000b354:	f025 0507 	bic.w	r5, r5, #7
7000b358:	46a8      	mov	r8, r5
7000b35a:	686d      	ldr	r5, [r5, #4]
7000b35c:	f858 4b08 	ldr.w	r4, [r8], #8
7000b360:	f01a 0f01 	tst.w	sl, #1
7000b364:	d009      	beq.n	7000b37a <_vfiprintf_r+0x226>
7000b366:	ea54 0205 	orrs.w	r2, r4, r5
7000b36a:	bf1f      	itttt	ne
7000b36c:	2230      	movne	r2, #48	@ 0x30
7000b36e:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
7000b372:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
7000b376:	f04a 0a02 	orrne.w	sl, sl, #2
7000b37a:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
7000b37e:	e111      	b.n	7000b5a4 <_vfiprintf_r+0x450>
7000b380:	9800      	ldr	r0, [sp, #0]
7000b382:	f7fe fa87 	bl	70009894 <_localeconv_r>
7000b386:	6843      	ldr	r3, [r0, #4]
7000b388:	9308      	str	r3, [sp, #32]
7000b38a:	4618      	mov	r0, r3
7000b38c:	f7f4 ffb0 	bl	700002f0 <strlen>
7000b390:	9007      	str	r0, [sp, #28]
7000b392:	9800      	ldr	r0, [sp, #0]
7000b394:	f7fe fa7e 	bl	70009894 <_localeconv_r>
7000b398:	6883      	ldr	r3, [r0, #8]
7000b39a:	9306      	str	r3, [sp, #24]
7000b39c:	9b07      	ldr	r3, [sp, #28]
7000b39e:	b12b      	cbz	r3, 7000b3ac <_vfiprintf_r+0x258>
7000b3a0:	9b06      	ldr	r3, [sp, #24]
7000b3a2:	b11b      	cbz	r3, 7000b3ac <_vfiprintf_r+0x258>
7000b3a4:	781b      	ldrb	r3, [r3, #0]
7000b3a6:	b10b      	cbz	r3, 7000b3ac <_vfiprintf_r+0x258>
7000b3a8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
7000b3ac:	465c      	mov	r4, fp
7000b3ae:	e75b      	b.n	7000b268 <_vfiprintf_r+0x114>
7000b3b0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
7000b3b4:	2b00      	cmp	r3, #0
7000b3b6:	d1f9      	bne.n	7000b3ac <_vfiprintf_r+0x258>
7000b3b8:	2320      	movs	r3, #32
7000b3ba:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000b3be:	e7f5      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b3c0:	f04a 0a01 	orr.w	sl, sl, #1
7000b3c4:	e7f2      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b3c6:	f855 3b04 	ldr.w	r3, [r5], #4
7000b3ca:	9302      	str	r3, [sp, #8]
7000b3cc:	2b00      	cmp	r3, #0
7000b3ce:	daed      	bge.n	7000b3ac <_vfiprintf_r+0x258>
7000b3d0:	425b      	negs	r3, r3
7000b3d2:	9302      	str	r3, [sp, #8]
7000b3d4:	f04a 0a04 	orr.w	sl, sl, #4
7000b3d8:	e7e8      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b3da:	232b      	movs	r3, #43	@ 0x2b
7000b3dc:	e7ed      	b.n	7000b3ba <_vfiprintf_r+0x266>
7000b3de:	465a      	mov	r2, fp
7000b3e0:	f812 3b01 	ldrb.w	r3, [r2], #1
7000b3e4:	2b2a      	cmp	r3, #42	@ 0x2a
7000b3e6:	d113      	bne.n	7000b410 <_vfiprintf_r+0x2bc>
7000b3e8:	f855 3b04 	ldr.w	r3, [r5], #4
7000b3ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
7000b3f0:	9301      	str	r3, [sp, #4]
7000b3f2:	4693      	mov	fp, r2
7000b3f4:	e7da      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b3f6:	f812 3b01 	ldrb.w	r3, [r2], #1
7000b3fa:	fb04 0101 	mla	r1, r4, r1, r0
7000b3fe:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
7000b402:	2809      	cmp	r0, #9
7000b404:	d9f7      	bls.n	7000b3f6 <_vfiprintf_r+0x2a2>
7000b406:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
7000b40a:	9101      	str	r1, [sp, #4]
7000b40c:	4693      	mov	fp, r2
7000b40e:	e72e      	b.n	7000b26e <_vfiprintf_r+0x11a>
7000b410:	2100      	movs	r1, #0
7000b412:	240a      	movs	r4, #10
7000b414:	e7f3      	b.n	7000b3fe <_vfiprintf_r+0x2aa>
7000b416:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
7000b41a:	e7c7      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b41c:	2200      	movs	r2, #0
7000b41e:	9202      	str	r2, [sp, #8]
7000b420:	210a      	movs	r1, #10
7000b422:	9a02      	ldr	r2, [sp, #8]
7000b424:	3b30      	subs	r3, #48	@ 0x30
7000b426:	fb01 3302 	mla	r3, r1, r2, r3
7000b42a:	9302      	str	r3, [sp, #8]
7000b42c:	f81b 3b01 	ldrb.w	r3, [fp], #1
7000b430:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
7000b434:	2a09      	cmp	r2, #9
7000b436:	d9f4      	bls.n	7000b422 <_vfiprintf_r+0x2ce>
7000b438:	e719      	b.n	7000b26e <_vfiprintf_r+0x11a>
7000b43a:	f89b 3000 	ldrb.w	r3, [fp]
7000b43e:	2b68      	cmp	r3, #104	@ 0x68
7000b440:	bf06      	itte	eq
7000b442:	f10b 0b01 	addeq.w	fp, fp, #1
7000b446:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
7000b44a:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
7000b44e:	e7ad      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b450:	f89b 3000 	ldrb.w	r3, [fp]
7000b454:	2b6c      	cmp	r3, #108	@ 0x6c
7000b456:	d104      	bne.n	7000b462 <_vfiprintf_r+0x30e>
7000b458:	f10b 0b01 	add.w	fp, fp, #1
7000b45c:	f04a 0a20 	orr.w	sl, sl, #32
7000b460:	e7a4      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b462:	f04a 0a10 	orr.w	sl, sl, #16
7000b466:	e7a1      	b.n	7000b3ac <_vfiprintf_r+0x258>
7000b468:	46a8      	mov	r8, r5
7000b46a:	2400      	movs	r4, #0
7000b46c:	f858 3b04 	ldr.w	r3, [r8], #4
7000b470:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
7000b474:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
7000b478:	2301      	movs	r3, #1
7000b47a:	9301      	str	r3, [sp, #4]
7000b47c:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
7000b480:	e0a9      	b.n	7000b5d6 <_vfiprintf_r+0x482>
7000b482:	f04a 0a10 	orr.w	sl, sl, #16
7000b486:	f01a 0f20 	tst.w	sl, #32
7000b48a:	d011      	beq.n	7000b4b0 <_vfiprintf_r+0x35c>
7000b48c:	3507      	adds	r5, #7
7000b48e:	f025 0507 	bic.w	r5, r5, #7
7000b492:	46a8      	mov	r8, r5
7000b494:	686d      	ldr	r5, [r5, #4]
7000b496:	f858 4b08 	ldr.w	r4, [r8], #8
7000b49a:	2d00      	cmp	r5, #0
7000b49c:	da06      	bge.n	7000b4ac <_vfiprintf_r+0x358>
7000b49e:	4264      	negs	r4, r4
7000b4a0:	f04f 032d 	mov.w	r3, #45	@ 0x2d
7000b4a4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
7000b4a8:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000b4ac:	2301      	movs	r3, #1
7000b4ae:	e048      	b.n	7000b542 <_vfiprintf_r+0x3ee>
7000b4b0:	46a8      	mov	r8, r5
7000b4b2:	f01a 0f10 	tst.w	sl, #16
7000b4b6:	f858 5b04 	ldr.w	r5, [r8], #4
7000b4ba:	d002      	beq.n	7000b4c2 <_vfiprintf_r+0x36e>
7000b4bc:	462c      	mov	r4, r5
7000b4be:	17ed      	asrs	r5, r5, #31
7000b4c0:	e7eb      	b.n	7000b49a <_vfiprintf_r+0x346>
7000b4c2:	f01a 0f40 	tst.w	sl, #64	@ 0x40
7000b4c6:	d003      	beq.n	7000b4d0 <_vfiprintf_r+0x37c>
7000b4c8:	b22c      	sxth	r4, r5
7000b4ca:	f345 35c0 	sbfx	r5, r5, #15, #1
7000b4ce:	e7e4      	b.n	7000b49a <_vfiprintf_r+0x346>
7000b4d0:	f41a 7f00 	tst.w	sl, #512	@ 0x200
7000b4d4:	d0f2      	beq.n	7000b4bc <_vfiprintf_r+0x368>
7000b4d6:	b26c      	sxtb	r4, r5
7000b4d8:	f345 15c0 	sbfx	r5, r5, #7, #1
7000b4dc:	e7dd      	b.n	7000b49a <_vfiprintf_r+0x346>
7000b4de:	f01a 0f20 	tst.w	sl, #32
7000b4e2:	d007      	beq.n	7000b4f4 <_vfiprintf_r+0x3a0>
7000b4e4:	9a03      	ldr	r2, [sp, #12]
7000b4e6:	682b      	ldr	r3, [r5, #0]
7000b4e8:	9903      	ldr	r1, [sp, #12]
7000b4ea:	17d2      	asrs	r2, r2, #31
7000b4ec:	e9c3 1200 	strd	r1, r2, [r3]
7000b4f0:	3504      	adds	r5, #4
7000b4f2:	e694      	b.n	7000b21e <_vfiprintf_r+0xca>
7000b4f4:	f01a 0f10 	tst.w	sl, #16
7000b4f8:	d003      	beq.n	7000b502 <_vfiprintf_r+0x3ae>
7000b4fa:	682b      	ldr	r3, [r5, #0]
7000b4fc:	9a03      	ldr	r2, [sp, #12]
7000b4fe:	601a      	str	r2, [r3, #0]
7000b500:	e7f6      	b.n	7000b4f0 <_vfiprintf_r+0x39c>
7000b502:	f01a 0f40 	tst.w	sl, #64	@ 0x40
7000b506:	d003      	beq.n	7000b510 <_vfiprintf_r+0x3bc>
7000b508:	682b      	ldr	r3, [r5, #0]
7000b50a:	9a03      	ldr	r2, [sp, #12]
7000b50c:	801a      	strh	r2, [r3, #0]
7000b50e:	e7ef      	b.n	7000b4f0 <_vfiprintf_r+0x39c>
7000b510:	f41a 7f00 	tst.w	sl, #512	@ 0x200
7000b514:	d0f1      	beq.n	7000b4fa <_vfiprintf_r+0x3a6>
7000b516:	682b      	ldr	r3, [r5, #0]
7000b518:	9a03      	ldr	r2, [sp, #12]
7000b51a:	701a      	strb	r2, [r3, #0]
7000b51c:	e7e8      	b.n	7000b4f0 <_vfiprintf_r+0x39c>
7000b51e:	f04a 0a10 	orr.w	sl, sl, #16
7000b522:	f01a 0320 	ands.w	r3, sl, #32
7000b526:	d01f      	beq.n	7000b568 <_vfiprintf_r+0x414>
7000b528:	3507      	adds	r5, #7
7000b52a:	f025 0507 	bic.w	r5, r5, #7
7000b52e:	46a8      	mov	r8, r5
7000b530:	686d      	ldr	r5, [r5, #4]
7000b532:	f858 4b08 	ldr.w	r4, [r8], #8
7000b536:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
7000b53a:	2300      	movs	r3, #0
7000b53c:	2200      	movs	r2, #0
7000b53e:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
7000b542:	9a01      	ldr	r2, [sp, #4]
7000b544:	2a00      	cmp	r2, #0
7000b546:	f2c0 825c 	blt.w	7000ba02 <_vfiprintf_r+0x8ae>
7000b54a:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
7000b54e:	9204      	str	r2, [sp, #16]
7000b550:	ea54 0205 	orrs.w	r2, r4, r5
7000b554:	f040 825b 	bne.w	7000ba0e <_vfiprintf_r+0x8ba>
7000b558:	9a01      	ldr	r2, [sp, #4]
7000b55a:	2a00      	cmp	r2, #0
7000b55c:	f000 8195 	beq.w	7000b88a <_vfiprintf_r+0x736>
7000b560:	2b01      	cmp	r3, #1
7000b562:	f040 8257 	bne.w	7000ba14 <_vfiprintf_r+0x8c0>
7000b566:	e139      	b.n	7000b7dc <_vfiprintf_r+0x688>
7000b568:	46a8      	mov	r8, r5
7000b56a:	f01a 0510 	ands.w	r5, sl, #16
7000b56e:	f858 4b04 	ldr.w	r4, [r8], #4
7000b572:	d001      	beq.n	7000b578 <_vfiprintf_r+0x424>
7000b574:	461d      	mov	r5, r3
7000b576:	e7de      	b.n	7000b536 <_vfiprintf_r+0x3e2>
7000b578:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
7000b57c:	d001      	beq.n	7000b582 <_vfiprintf_r+0x42e>
7000b57e:	b2a4      	uxth	r4, r4
7000b580:	e7d9      	b.n	7000b536 <_vfiprintf_r+0x3e2>
7000b582:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000b586:	d0d6      	beq.n	7000b536 <_vfiprintf_r+0x3e2>
7000b588:	b2e4      	uxtb	r4, r4
7000b58a:	e7f3      	b.n	7000b574 <_vfiprintf_r+0x420>
7000b58c:	46a8      	mov	r8, r5
7000b58e:	f647 0330 	movw	r3, #30768	@ 0x7830
7000b592:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
7000b596:	f858 4b04 	ldr.w	r4, [r8], #4
7000b59a:	4b03      	ldr	r3, [pc, #12]	@ (7000b5a8 <_vfiprintf_r+0x454>)
7000b59c:	9305      	str	r3, [sp, #20]
7000b59e:	2500      	movs	r5, #0
7000b5a0:	f04a 0a02 	orr.w	sl, sl, #2
7000b5a4:	2302      	movs	r3, #2
7000b5a6:	e7c9      	b.n	7000b53c <_vfiprintf_r+0x3e8>
7000b5a8:	7000bf0c 	.word	0x7000bf0c
7000b5ac:	9b01      	ldr	r3, [sp, #4]
7000b5ae:	46a8      	mov	r8, r5
7000b5b0:	2500      	movs	r5, #0
7000b5b2:	42ab      	cmp	r3, r5
7000b5b4:	f858 9b04 	ldr.w	r9, [r8], #4
7000b5b8:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
7000b5bc:	f2c0 80d0 	blt.w	7000b760 <_vfiprintf_r+0x60c>
7000b5c0:	461a      	mov	r2, r3
7000b5c2:	4629      	mov	r1, r5
7000b5c4:	4648      	mov	r0, r9
7000b5c6:	f7f4 fe9b 	bl	70000300 <memchr>
7000b5ca:	4604      	mov	r4, r0
7000b5cc:	b118      	cbz	r0, 7000b5d6 <_vfiprintf_r+0x482>
7000b5ce:	eba0 0309 	sub.w	r3, r0, r9
7000b5d2:	9301      	str	r3, [sp, #4]
7000b5d4:	462c      	mov	r4, r5
7000b5d6:	9b01      	ldr	r3, [sp, #4]
7000b5d8:	42a3      	cmp	r3, r4
7000b5da:	bfb8      	it	lt
7000b5dc:	4623      	movlt	r3, r4
7000b5de:	9304      	str	r3, [sp, #16]
7000b5e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
7000b5e4:	b113      	cbz	r3, 7000b5ec <_vfiprintf_r+0x498>
7000b5e6:	9b04      	ldr	r3, [sp, #16]
7000b5e8:	3301      	adds	r3, #1
7000b5ea:	9304      	str	r3, [sp, #16]
7000b5ec:	f01a 0302 	ands.w	r3, sl, #2
7000b5f0:	9309      	str	r3, [sp, #36]	@ 0x24
7000b5f2:	bf1e      	ittt	ne
7000b5f4:	9b04      	ldrne	r3, [sp, #16]
7000b5f6:	3302      	addne	r3, #2
7000b5f8:	9304      	strne	r3, [sp, #16]
7000b5fa:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
7000b5fe:	930a      	str	r3, [sp, #40]	@ 0x28
7000b600:	d11f      	bne.n	7000b642 <_vfiprintf_r+0x4ee>
7000b602:	9b02      	ldr	r3, [sp, #8]
7000b604:	9a04      	ldr	r2, [sp, #16]
7000b606:	1a9d      	subs	r5, r3, r2
7000b608:	2d00      	cmp	r5, #0
7000b60a:	dd1a      	ble.n	7000b642 <_vfiprintf_r+0x4ee>
7000b60c:	4ba8      	ldr	r3, [pc, #672]	@ (7000b8b0 <_vfiprintf_r+0x75c>)
7000b60e:	6033      	str	r3, [r6, #0]
7000b610:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
7000b614:	2d10      	cmp	r5, #16
7000b616:	f102 0201 	add.w	r2, r2, #1
7000b61a:	f106 0008 	add.w	r0, r6, #8
7000b61e:	f300 814d 	bgt.w	7000b8bc <_vfiprintf_r+0x768>
7000b622:	6075      	str	r5, [r6, #4]
7000b624:	2a07      	cmp	r2, #7
7000b626:	4465      	add	r5, ip
7000b628:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
7000b62c:	f340 8159 	ble.w	7000b8e2 <_vfiprintf_r+0x78e>
7000b630:	9800      	ldr	r0, [sp, #0]
7000b632:	aa0e      	add	r2, sp, #56	@ 0x38
7000b634:	4639      	mov	r1, r7
7000b636:	f7fd fef9 	bl	7000942c <__sprint_r>
7000b63a:	2800      	cmp	r0, #0
7000b63c:	f040 81b3 	bne.w	7000b9a6 <_vfiprintf_r+0x852>
7000b640:	ae11      	add	r6, sp, #68	@ 0x44
7000b642:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
7000b646:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000b64a:	b161      	cbz	r1, 7000b666 <_vfiprintf_r+0x512>
7000b64c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
7000b650:	3301      	adds	r3, #1
7000b652:	6031      	str	r1, [r6, #0]
7000b654:	2101      	movs	r1, #1
7000b656:	440a      	add	r2, r1
7000b658:	2b07      	cmp	r3, #7
7000b65a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000b65e:	6071      	str	r1, [r6, #4]
7000b660:	f300 8141 	bgt.w	7000b8e6 <_vfiprintf_r+0x792>
7000b664:	3608      	adds	r6, #8
7000b666:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000b668:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000b66c:	b159      	cbz	r1, 7000b686 <_vfiprintf_r+0x532>
7000b66e:	a90d      	add	r1, sp, #52	@ 0x34
7000b670:	3301      	adds	r3, #1
7000b672:	6031      	str	r1, [r6, #0]
7000b674:	2102      	movs	r1, #2
7000b676:	440a      	add	r2, r1
7000b678:	2b07      	cmp	r3, #7
7000b67a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000b67e:	6071      	str	r1, [r6, #4]
7000b680:	f300 813a 	bgt.w	7000b8f8 <_vfiprintf_r+0x7a4>
7000b684:	3608      	adds	r6, #8
7000b686:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000b688:	2b80      	cmp	r3, #128	@ 0x80
7000b68a:	d11f      	bne.n	7000b6cc <_vfiprintf_r+0x578>
7000b68c:	9b02      	ldr	r3, [sp, #8]
7000b68e:	9a04      	ldr	r2, [sp, #16]
7000b690:	1a9d      	subs	r5, r3, r2
7000b692:	2d00      	cmp	r5, #0
7000b694:	dd1a      	ble.n	7000b6cc <_vfiprintf_r+0x578>
7000b696:	4b87      	ldr	r3, [pc, #540]	@ (7000b8b4 <_vfiprintf_r+0x760>)
7000b698:	6033      	str	r3, [r6, #0]
7000b69a:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
7000b69e:	2d10      	cmp	r5, #16
7000b6a0:	f102 0201 	add.w	r2, r2, #1
7000b6a4:	f106 0008 	add.w	r0, r6, #8
7000b6a8:	f300 812f 	bgt.w	7000b90a <_vfiprintf_r+0x7b6>
7000b6ac:	6075      	str	r5, [r6, #4]
7000b6ae:	2a07      	cmp	r2, #7
7000b6b0:	4465      	add	r5, ip
7000b6b2:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
7000b6b6:	f340 813b 	ble.w	7000b930 <_vfiprintf_r+0x7dc>
7000b6ba:	9800      	ldr	r0, [sp, #0]
7000b6bc:	aa0e      	add	r2, sp, #56	@ 0x38
7000b6be:	4639      	mov	r1, r7
7000b6c0:	f7fd feb4 	bl	7000942c <__sprint_r>
7000b6c4:	2800      	cmp	r0, #0
7000b6c6:	f040 816e 	bne.w	7000b9a6 <_vfiprintf_r+0x852>
7000b6ca:	ae11      	add	r6, sp, #68	@ 0x44
7000b6cc:	9b01      	ldr	r3, [sp, #4]
7000b6ce:	1ae4      	subs	r4, r4, r3
7000b6d0:	2c00      	cmp	r4, #0
7000b6d2:	dd1a      	ble.n	7000b70a <_vfiprintf_r+0x5b6>
7000b6d4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000b6d8:	4876      	ldr	r0, [pc, #472]	@ (7000b8b4 <_vfiprintf_r+0x760>)
7000b6da:	6030      	str	r0, [r6, #0]
7000b6dc:	2c10      	cmp	r4, #16
7000b6de:	f103 0301 	add.w	r3, r3, #1
7000b6e2:	f106 0108 	add.w	r1, r6, #8
7000b6e6:	f300 8125 	bgt.w	7000b934 <_vfiprintf_r+0x7e0>
7000b6ea:	6074      	str	r4, [r6, #4]
7000b6ec:	2b07      	cmp	r3, #7
7000b6ee:	4414      	add	r4, r2
7000b6f0:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
7000b6f4:	f340 812f 	ble.w	7000b956 <_vfiprintf_r+0x802>
7000b6f8:	9800      	ldr	r0, [sp, #0]
7000b6fa:	aa0e      	add	r2, sp, #56	@ 0x38
7000b6fc:	4639      	mov	r1, r7
7000b6fe:	f7fd fe95 	bl	7000942c <__sprint_r>
7000b702:	2800      	cmp	r0, #0
7000b704:	f040 814f 	bne.w	7000b9a6 <_vfiprintf_r+0x852>
7000b708:	ae11      	add	r6, sp, #68	@ 0x44
7000b70a:	9b01      	ldr	r3, [sp, #4]
7000b70c:	9a01      	ldr	r2, [sp, #4]
7000b70e:	6073      	str	r3, [r6, #4]
7000b710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000b712:	f8c6 9000 	str.w	r9, [r6]
7000b716:	4413      	add	r3, r2
7000b718:	9310      	str	r3, [sp, #64]	@ 0x40
7000b71a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000b71c:	3301      	adds	r3, #1
7000b71e:	2b07      	cmp	r3, #7
7000b720:	930f      	str	r3, [sp, #60]	@ 0x3c
7000b722:	f300 811a 	bgt.w	7000b95a <_vfiprintf_r+0x806>
7000b726:	f106 0308 	add.w	r3, r6, #8
7000b72a:	f01a 0f04 	tst.w	sl, #4
7000b72e:	f040 811c 	bne.w	7000b96a <_vfiprintf_r+0x816>
7000b732:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000b736:	9904      	ldr	r1, [sp, #16]
7000b738:	428a      	cmp	r2, r1
7000b73a:	bfac      	ite	ge
7000b73c:	189b      	addge	r3, r3, r2
7000b73e:	185b      	addlt	r3, r3, r1
7000b740:	9303      	str	r3, [sp, #12]
7000b742:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000b744:	b13b      	cbz	r3, 7000b756 <_vfiprintf_r+0x602>
7000b746:	9800      	ldr	r0, [sp, #0]
7000b748:	aa0e      	add	r2, sp, #56	@ 0x38
7000b74a:	4639      	mov	r1, r7
7000b74c:	f7fd fe6e 	bl	7000942c <__sprint_r>
7000b750:	2800      	cmp	r0, #0
7000b752:	f040 8128 	bne.w	7000b9a6 <_vfiprintf_r+0x852>
7000b756:	2300      	movs	r3, #0
7000b758:	930f      	str	r3, [sp, #60]	@ 0x3c
7000b75a:	4645      	mov	r5, r8
7000b75c:	ae11      	add	r6, sp, #68	@ 0x44
7000b75e:	e55e      	b.n	7000b21e <_vfiprintf_r+0xca>
7000b760:	4648      	mov	r0, r9
7000b762:	f7f4 fdc5 	bl	700002f0 <strlen>
7000b766:	9001      	str	r0, [sp, #4]
7000b768:	e734      	b.n	7000b5d4 <_vfiprintf_r+0x480>
7000b76a:	f04a 0a10 	orr.w	sl, sl, #16
7000b76e:	f01a 0320 	ands.w	r3, sl, #32
7000b772:	d008      	beq.n	7000b786 <_vfiprintf_r+0x632>
7000b774:	3507      	adds	r5, #7
7000b776:	f025 0507 	bic.w	r5, r5, #7
7000b77a:	46a8      	mov	r8, r5
7000b77c:	686d      	ldr	r5, [r5, #4]
7000b77e:	f858 4b08 	ldr.w	r4, [r8], #8
7000b782:	2301      	movs	r3, #1
7000b784:	e6da      	b.n	7000b53c <_vfiprintf_r+0x3e8>
7000b786:	46a8      	mov	r8, r5
7000b788:	f01a 0510 	ands.w	r5, sl, #16
7000b78c:	f858 4b04 	ldr.w	r4, [r8], #4
7000b790:	d001      	beq.n	7000b796 <_vfiprintf_r+0x642>
7000b792:	461d      	mov	r5, r3
7000b794:	e7f5      	b.n	7000b782 <_vfiprintf_r+0x62e>
7000b796:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
7000b79a:	d001      	beq.n	7000b7a0 <_vfiprintf_r+0x64c>
7000b79c:	b2a4      	uxth	r4, r4
7000b79e:	e7f0      	b.n	7000b782 <_vfiprintf_r+0x62e>
7000b7a0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000b7a4:	d0ed      	beq.n	7000b782 <_vfiprintf_r+0x62e>
7000b7a6:	b2e4      	uxtb	r4, r4
7000b7a8:	e7f3      	b.n	7000b792 <_vfiprintf_r+0x63e>
7000b7aa:	4a43      	ldr	r2, [pc, #268]	@ (7000b8b8 <_vfiprintf_r+0x764>)
7000b7ac:	e5cc      	b.n	7000b348 <_vfiprintf_r+0x1f4>
7000b7ae:	46a8      	mov	r8, r5
7000b7b0:	f01a 0510 	ands.w	r5, sl, #16
7000b7b4:	f858 4b04 	ldr.w	r4, [r8], #4
7000b7b8:	d001      	beq.n	7000b7be <_vfiprintf_r+0x66a>
7000b7ba:	4615      	mov	r5, r2
7000b7bc:	e5d0      	b.n	7000b360 <_vfiprintf_r+0x20c>
7000b7be:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
7000b7c2:	d001      	beq.n	7000b7c8 <_vfiprintf_r+0x674>
7000b7c4:	b2a4      	uxth	r4, r4
7000b7c6:	e5cb      	b.n	7000b360 <_vfiprintf_r+0x20c>
7000b7c8:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000b7cc:	f43f adc8 	beq.w	7000b360 <_vfiprintf_r+0x20c>
7000b7d0:	b2e4      	uxtb	r4, r4
7000b7d2:	e7f2      	b.n	7000b7ba <_vfiprintf_r+0x666>
7000b7d4:	2c0a      	cmp	r4, #10
7000b7d6:	f175 0300 	sbcs.w	r3, r5, #0
7000b7da:	d206      	bcs.n	7000b7ea <_vfiprintf_r+0x696>
7000b7dc:	3430      	adds	r4, #48	@ 0x30
7000b7de:	b2e4      	uxtb	r4, r4
7000b7e0:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
7000b7e4:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
7000b7e8:	e130      	b.n	7000ba4c <_vfiprintf_r+0x8f8>
7000b7ea:	ab3a      	add	r3, sp, #232	@ 0xe8
7000b7ec:	9309      	str	r3, [sp, #36]	@ 0x24
7000b7ee:	9b04      	ldr	r3, [sp, #16]
7000b7f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000b7f4:	f04f 0a00 	mov.w	sl, #0
7000b7f8:	930a      	str	r3, [sp, #40]	@ 0x28
7000b7fa:	220a      	movs	r2, #10
7000b7fc:	2300      	movs	r3, #0
7000b7fe:	4620      	mov	r0, r4
7000b800:	4629      	mov	r1, r5
7000b802:	f7f4 fe1d 	bl	70000440 <__aeabi_uldivmod>
7000b806:	910b      	str	r1, [sp, #44]	@ 0x2c
7000b808:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000b80a:	3230      	adds	r2, #48	@ 0x30
7000b80c:	f801 2c01 	strb.w	r2, [r1, #-1]
7000b810:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
7000b812:	4603      	mov	r3, r0
7000b814:	f101 39ff 	add.w	r9, r1, #4294967295
7000b818:	f10a 0a01 	add.w	sl, sl, #1
7000b81c:	b312      	cbz	r2, 7000b864 <_vfiprintf_r+0x710>
7000b81e:	9a06      	ldr	r2, [sp, #24]
7000b820:	7812      	ldrb	r2, [r2, #0]
7000b822:	4552      	cmp	r2, sl
7000b824:	d11e      	bne.n	7000b864 <_vfiprintf_r+0x710>
7000b826:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
7000b82a:	d01b      	beq.n	7000b864 <_vfiprintf_r+0x710>
7000b82c:	2c0a      	cmp	r4, #10
7000b82e:	f175 0500 	sbcs.w	r5, r5, #0
7000b832:	f0c0 810b 	bcc.w	7000ba4c <_vfiprintf_r+0x8f8>
7000b836:	9b07      	ldr	r3, [sp, #28]
7000b838:	9009      	str	r0, [sp, #36]	@ 0x24
7000b83a:	eba9 0903 	sub.w	r9, r9, r3
7000b83e:	461a      	mov	r2, r3
7000b840:	9908      	ldr	r1, [sp, #32]
7000b842:	4648      	mov	r0, r9
7000b844:	f7fe f812 	bl	7000986c <strncpy>
7000b848:	9b06      	ldr	r3, [sp, #24]
7000b84a:	785a      	ldrb	r2, [r3, #1]
7000b84c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000b84e:	b112      	cbz	r2, 7000b856 <_vfiprintf_r+0x702>
7000b850:	9a06      	ldr	r2, [sp, #24]
7000b852:	3201      	adds	r2, #1
7000b854:	9206      	str	r2, [sp, #24]
7000b856:	f04f 0a00 	mov.w	sl, #0
7000b85a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
7000b85c:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
7000b860:	461c      	mov	r4, r3
7000b862:	e7ca      	b.n	7000b7fa <_vfiprintf_r+0x6a6>
7000b864:	2c0a      	cmp	r4, #10
7000b866:	f175 0500 	sbcs.w	r5, r5, #0
7000b86a:	d2f6      	bcs.n	7000b85a <_vfiprintf_r+0x706>
7000b86c:	e0ee      	b.n	7000ba4c <_vfiprintf_r+0x8f8>
7000b86e:	f004 030f 	and.w	r3, r4, #15
7000b872:	9a05      	ldr	r2, [sp, #20]
7000b874:	0924      	lsrs	r4, r4, #4
7000b876:	5cd3      	ldrb	r3, [r2, r3]
7000b878:	f809 3d01 	strb.w	r3, [r9, #-1]!
7000b87c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
7000b880:	092d      	lsrs	r5, r5, #4
7000b882:	ea54 0305 	orrs.w	r3, r4, r5
7000b886:	d1f2      	bne.n	7000b86e <_vfiprintf_r+0x71a>
7000b888:	e0e0      	b.n	7000ba4c <_vfiprintf_r+0x8f8>
7000b88a:	b923      	cbnz	r3, 7000b896 <_vfiprintf_r+0x742>
7000b88c:	f01a 0f01 	tst.w	sl, #1
7000b890:	d001      	beq.n	7000b896 <_vfiprintf_r+0x742>
7000b892:	2430      	movs	r4, #48	@ 0x30
7000b894:	e7a4      	b.n	7000b7e0 <_vfiprintf_r+0x68c>
7000b896:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
7000b89a:	e0d7      	b.n	7000ba4c <_vfiprintf_r+0x8f8>
7000b89c:	2b00      	cmp	r3, #0
7000b89e:	f000 80a3 	beq.w	7000b9e8 <_vfiprintf_r+0x894>
7000b8a2:	2400      	movs	r4, #0
7000b8a4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
7000b8a8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
7000b8ac:	46a8      	mov	r8, r5
7000b8ae:	e5e3      	b.n	7000b478 <_vfiprintf_r+0x324>
7000b8b0:	7000c279 	.word	0x7000c279
7000b8b4:	7000c269 	.word	0x7000c269
7000b8b8:	7000bf1d 	.word	0x7000bf1d
7000b8bc:	2110      	movs	r1, #16
7000b8be:	6071      	str	r1, [r6, #4]
7000b8c0:	2a07      	cmp	r2, #7
7000b8c2:	4461      	add	r1, ip
7000b8c4:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000b8c8:	dd08      	ble.n	7000b8dc <_vfiprintf_r+0x788>
7000b8ca:	9800      	ldr	r0, [sp, #0]
7000b8cc:	aa0e      	add	r2, sp, #56	@ 0x38
7000b8ce:	4639      	mov	r1, r7
7000b8d0:	f7fd fdac 	bl	7000942c <__sprint_r>
7000b8d4:	2800      	cmp	r0, #0
7000b8d6:	d166      	bne.n	7000b9a6 <_vfiprintf_r+0x852>
7000b8d8:	4b60      	ldr	r3, [pc, #384]	@ (7000ba5c <_vfiprintf_r+0x908>)
7000b8da:	a811      	add	r0, sp, #68	@ 0x44
7000b8dc:	3d10      	subs	r5, #16
7000b8de:	4606      	mov	r6, r0
7000b8e0:	e695      	b.n	7000b60e <_vfiprintf_r+0x4ba>
7000b8e2:	4606      	mov	r6, r0
7000b8e4:	e6ad      	b.n	7000b642 <_vfiprintf_r+0x4ee>
7000b8e6:	9800      	ldr	r0, [sp, #0]
7000b8e8:	aa0e      	add	r2, sp, #56	@ 0x38
7000b8ea:	4639      	mov	r1, r7
7000b8ec:	f7fd fd9e 	bl	7000942c <__sprint_r>
7000b8f0:	2800      	cmp	r0, #0
7000b8f2:	d158      	bne.n	7000b9a6 <_vfiprintf_r+0x852>
7000b8f4:	ae11      	add	r6, sp, #68	@ 0x44
7000b8f6:	e6b6      	b.n	7000b666 <_vfiprintf_r+0x512>
7000b8f8:	9800      	ldr	r0, [sp, #0]
7000b8fa:	aa0e      	add	r2, sp, #56	@ 0x38
7000b8fc:	4639      	mov	r1, r7
7000b8fe:	f7fd fd95 	bl	7000942c <__sprint_r>
7000b902:	2800      	cmp	r0, #0
7000b904:	d14f      	bne.n	7000b9a6 <_vfiprintf_r+0x852>
7000b906:	ae11      	add	r6, sp, #68	@ 0x44
7000b908:	e6bd      	b.n	7000b686 <_vfiprintf_r+0x532>
7000b90a:	2110      	movs	r1, #16
7000b90c:	6071      	str	r1, [r6, #4]
7000b90e:	2a07      	cmp	r2, #7
7000b910:	4461      	add	r1, ip
7000b912:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000b916:	dd08      	ble.n	7000b92a <_vfiprintf_r+0x7d6>
7000b918:	9800      	ldr	r0, [sp, #0]
7000b91a:	aa0e      	add	r2, sp, #56	@ 0x38
7000b91c:	4639      	mov	r1, r7
7000b91e:	f7fd fd85 	bl	7000942c <__sprint_r>
7000b922:	2800      	cmp	r0, #0
7000b924:	d13f      	bne.n	7000b9a6 <_vfiprintf_r+0x852>
7000b926:	4b4e      	ldr	r3, [pc, #312]	@ (7000ba60 <_vfiprintf_r+0x90c>)
7000b928:	a811      	add	r0, sp, #68	@ 0x44
7000b92a:	3d10      	subs	r5, #16
7000b92c:	4606      	mov	r6, r0
7000b92e:	e6b3      	b.n	7000b698 <_vfiprintf_r+0x544>
7000b930:	4606      	mov	r6, r0
7000b932:	e6cb      	b.n	7000b6cc <_vfiprintf_r+0x578>
7000b934:	2010      	movs	r0, #16
7000b936:	4402      	add	r2, r0
7000b938:	2b07      	cmp	r3, #7
7000b93a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000b93e:	6070      	str	r0, [r6, #4]
7000b940:	dd06      	ble.n	7000b950 <_vfiprintf_r+0x7fc>
7000b942:	9800      	ldr	r0, [sp, #0]
7000b944:	aa0e      	add	r2, sp, #56	@ 0x38
7000b946:	4639      	mov	r1, r7
7000b948:	f7fd fd70 	bl	7000942c <__sprint_r>
7000b94c:	bb58      	cbnz	r0, 7000b9a6 <_vfiprintf_r+0x852>
7000b94e:	a911      	add	r1, sp, #68	@ 0x44
7000b950:	3c10      	subs	r4, #16
7000b952:	460e      	mov	r6, r1
7000b954:	e6be      	b.n	7000b6d4 <_vfiprintf_r+0x580>
7000b956:	460e      	mov	r6, r1
7000b958:	e6d7      	b.n	7000b70a <_vfiprintf_r+0x5b6>
7000b95a:	9800      	ldr	r0, [sp, #0]
7000b95c:	aa0e      	add	r2, sp, #56	@ 0x38
7000b95e:	4639      	mov	r1, r7
7000b960:	f7fd fd64 	bl	7000942c <__sprint_r>
7000b964:	b9f8      	cbnz	r0, 7000b9a6 <_vfiprintf_r+0x852>
7000b966:	ab11      	add	r3, sp, #68	@ 0x44
7000b968:	e6df      	b.n	7000b72a <_vfiprintf_r+0x5d6>
7000b96a:	9a02      	ldr	r2, [sp, #8]
7000b96c:	9904      	ldr	r1, [sp, #16]
7000b96e:	1a54      	subs	r4, r2, r1
7000b970:	2c00      	cmp	r4, #0
7000b972:	f77f aede 	ble.w	7000b732 <_vfiprintf_r+0x5de>
7000b976:	4d39      	ldr	r5, [pc, #228]	@ (7000ba5c <_vfiprintf_r+0x908>)
7000b978:	2610      	movs	r6, #16
7000b97a:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
7000b97e:	2c10      	cmp	r4, #16
7000b980:	f102 0201 	add.w	r2, r2, #1
7000b984:	601d      	str	r5, [r3, #0]
7000b986:	dc1d      	bgt.n	7000b9c4 <_vfiprintf_r+0x870>
7000b988:	605c      	str	r4, [r3, #4]
7000b98a:	2a07      	cmp	r2, #7
7000b98c:	440c      	add	r4, r1
7000b98e:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
7000b992:	f77f aece 	ble.w	7000b732 <_vfiprintf_r+0x5de>
7000b996:	9800      	ldr	r0, [sp, #0]
7000b998:	aa0e      	add	r2, sp, #56	@ 0x38
7000b99a:	4639      	mov	r1, r7
7000b99c:	f7fd fd46 	bl	7000942c <__sprint_r>
7000b9a0:	2800      	cmp	r0, #0
7000b9a2:	f43f aec6 	beq.w	7000b732 <_vfiprintf_r+0x5de>
7000b9a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000b9a8:	07d9      	lsls	r1, r3, #31
7000b9aa:	d405      	bmi.n	7000b9b8 <_vfiprintf_r+0x864>
7000b9ac:	89bb      	ldrh	r3, [r7, #12]
7000b9ae:	059a      	lsls	r2, r3, #22
7000b9b0:	d402      	bmi.n	7000b9b8 <_vfiprintf_r+0x864>
7000b9b2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000b9b4:	f7fb ffab 	bl	7000790e <__retarget_lock_release_recursive>
7000b9b8:	89bb      	ldrh	r3, [r7, #12]
7000b9ba:	065b      	lsls	r3, r3, #25
7000b9bc:	f57f abf3 	bpl.w	7000b1a6 <_vfiprintf_r+0x52>
7000b9c0:	f7ff bbee 	b.w	7000b1a0 <_vfiprintf_r+0x4c>
7000b9c4:	3110      	adds	r1, #16
7000b9c6:	2a07      	cmp	r2, #7
7000b9c8:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000b9cc:	605e      	str	r6, [r3, #4]
7000b9ce:	dc02      	bgt.n	7000b9d6 <_vfiprintf_r+0x882>
7000b9d0:	3308      	adds	r3, #8
7000b9d2:	3c10      	subs	r4, #16
7000b9d4:	e7d1      	b.n	7000b97a <_vfiprintf_r+0x826>
7000b9d6:	9800      	ldr	r0, [sp, #0]
7000b9d8:	aa0e      	add	r2, sp, #56	@ 0x38
7000b9da:	4639      	mov	r1, r7
7000b9dc:	f7fd fd26 	bl	7000942c <__sprint_r>
7000b9e0:	2800      	cmp	r0, #0
7000b9e2:	d1e0      	bne.n	7000b9a6 <_vfiprintf_r+0x852>
7000b9e4:	ab11      	add	r3, sp, #68	@ 0x44
7000b9e6:	e7f4      	b.n	7000b9d2 <_vfiprintf_r+0x87e>
7000b9e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000b9ea:	b913      	cbnz	r3, 7000b9f2 <_vfiprintf_r+0x89e>
7000b9ec:	2300      	movs	r3, #0
7000b9ee:	930f      	str	r3, [sp, #60]	@ 0x3c
7000b9f0:	e7d9      	b.n	7000b9a6 <_vfiprintf_r+0x852>
7000b9f2:	9800      	ldr	r0, [sp, #0]
7000b9f4:	aa0e      	add	r2, sp, #56	@ 0x38
7000b9f6:	4639      	mov	r1, r7
7000b9f8:	f7fd fd18 	bl	7000942c <__sprint_r>
7000b9fc:	2800      	cmp	r0, #0
7000b9fe:	d0f5      	beq.n	7000b9ec <_vfiprintf_r+0x898>
7000ba00:	e7d1      	b.n	7000b9a6 <_vfiprintf_r+0x852>
7000ba02:	ea54 0205 	orrs.w	r2, r4, r5
7000ba06:	f8cd a010 	str.w	sl, [sp, #16]
7000ba0a:	f43f ada9 	beq.w	7000b560 <_vfiprintf_r+0x40c>
7000ba0e:	2b01      	cmp	r3, #1
7000ba10:	f43f aee0 	beq.w	7000b7d4 <_vfiprintf_r+0x680>
7000ba14:	2b02      	cmp	r3, #2
7000ba16:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
7000ba1a:	f43f af28 	beq.w	7000b86e <_vfiprintf_r+0x71a>
7000ba1e:	f004 0307 	and.w	r3, r4, #7
7000ba22:	08e4      	lsrs	r4, r4, #3
7000ba24:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
7000ba28:	08ed      	lsrs	r5, r5, #3
7000ba2a:	3330      	adds	r3, #48	@ 0x30
7000ba2c:	ea54 0105 	orrs.w	r1, r4, r5
7000ba30:	464a      	mov	r2, r9
7000ba32:	f809 3d01 	strb.w	r3, [r9, #-1]!
7000ba36:	d1f2      	bne.n	7000ba1e <_vfiprintf_r+0x8ca>
7000ba38:	9904      	ldr	r1, [sp, #16]
7000ba3a:	07c8      	lsls	r0, r1, #31
7000ba3c:	d506      	bpl.n	7000ba4c <_vfiprintf_r+0x8f8>
7000ba3e:	2b30      	cmp	r3, #48	@ 0x30
7000ba40:	d004      	beq.n	7000ba4c <_vfiprintf_r+0x8f8>
7000ba42:	2330      	movs	r3, #48	@ 0x30
7000ba44:	f809 3c01 	strb.w	r3, [r9, #-1]
7000ba48:	f1a2 0902 	sub.w	r9, r2, #2
7000ba4c:	ab3a      	add	r3, sp, #232	@ 0xe8
7000ba4e:	eba3 0309 	sub.w	r3, r3, r9
7000ba52:	9c01      	ldr	r4, [sp, #4]
7000ba54:	f8dd a010 	ldr.w	sl, [sp, #16]
7000ba58:	9301      	str	r3, [sp, #4]
7000ba5a:	e5bc      	b.n	7000b5d6 <_vfiprintf_r+0x482>
7000ba5c:	7000c279 	.word	0x7000c279
7000ba60:	7000c269 	.word	0x7000c269

7000ba64 <__sbprintf>:
7000ba64:	b5f0      	push	{r4, r5, r6, r7, lr}
7000ba66:	461f      	mov	r7, r3
7000ba68:	898b      	ldrh	r3, [r1, #12]
7000ba6a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
7000ba6e:	f023 0302 	bic.w	r3, r3, #2
7000ba72:	f8ad 300c 	strh.w	r3, [sp, #12]
7000ba76:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
7000ba78:	9319      	str	r3, [sp, #100]	@ 0x64
7000ba7a:	89cb      	ldrh	r3, [r1, #14]
7000ba7c:	f8ad 300e 	strh.w	r3, [sp, #14]
7000ba80:	69cb      	ldr	r3, [r1, #28]
7000ba82:	9307      	str	r3, [sp, #28]
7000ba84:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
7000ba86:	9309      	str	r3, [sp, #36]	@ 0x24
7000ba88:	ab1a      	add	r3, sp, #104	@ 0x68
7000ba8a:	9300      	str	r3, [sp, #0]
7000ba8c:	9304      	str	r3, [sp, #16]
7000ba8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000ba92:	4615      	mov	r5, r2
7000ba94:	4606      	mov	r6, r0
7000ba96:	9302      	str	r3, [sp, #8]
7000ba98:	9305      	str	r3, [sp, #20]
7000ba9a:	a816      	add	r0, sp, #88	@ 0x58
7000ba9c:	2300      	movs	r3, #0
7000ba9e:	460c      	mov	r4, r1
7000baa0:	9306      	str	r3, [sp, #24]
7000baa2:	f7fb ff31 	bl	70007908 <__retarget_lock_init_recursive>
7000baa6:	462a      	mov	r2, r5
7000baa8:	463b      	mov	r3, r7
7000baaa:	4669      	mov	r1, sp
7000baac:	4630      	mov	r0, r6
7000baae:	f7ff fb51 	bl	7000b154 <_vfiprintf_r>
7000bab2:	1e05      	subs	r5, r0, #0
7000bab4:	db07      	blt.n	7000bac6 <__sbprintf+0x62>
7000bab6:	4669      	mov	r1, sp
7000bab8:	4630      	mov	r0, r6
7000baba:	f7fb fd09 	bl	700074d0 <_fflush_r>
7000babe:	2800      	cmp	r0, #0
7000bac0:	bf18      	it	ne
7000bac2:	f04f 35ff 	movne.w	r5, #4294967295
7000bac6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
7000baca:	9816      	ldr	r0, [sp, #88]	@ 0x58
7000bacc:	065b      	lsls	r3, r3, #25
7000bace:	bf42      	ittt	mi
7000bad0:	89a3      	ldrhmi	r3, [r4, #12]
7000bad2:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
7000bad6:	81a3      	strhmi	r3, [r4, #12]
7000bad8:	f7fb ff17 	bl	7000790a <__retarget_lock_close_recursive>
7000badc:	4628      	mov	r0, r5
7000bade:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
7000bae2:	bdf0      	pop	{r4, r5, r6, r7, pc}

7000bae4 <abort>:
7000bae4:	b508      	push	{r3, lr}
7000bae6:	2006      	movs	r0, #6
7000bae8:	f000 f82c 	bl	7000bb44 <raise>
7000baec:	2001      	movs	r0, #1
7000baee:	f7f6 f882 	bl	70001bf6 <_exit>

7000baf2 <_raise_r>:
7000baf2:	291f      	cmp	r1, #31
7000baf4:	b538      	push	{r3, r4, r5, lr}
7000baf6:	4605      	mov	r5, r0
7000baf8:	460c      	mov	r4, r1
7000bafa:	d904      	bls.n	7000bb06 <_raise_r+0x14>
7000bafc:	2316      	movs	r3, #22
7000bafe:	6003      	str	r3, [r0, #0]
7000bb00:	f04f 30ff 	mov.w	r0, #4294967295
7000bb04:	bd38      	pop	{r3, r4, r5, pc}
7000bb06:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
7000bb0a:	b112      	cbz	r2, 7000bb12 <_raise_r+0x20>
7000bb0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
7000bb10:	b94b      	cbnz	r3, 7000bb26 <_raise_r+0x34>
7000bb12:	4628      	mov	r0, r5
7000bb14:	f000 f830 	bl	7000bb78 <_getpid_r>
7000bb18:	4622      	mov	r2, r4
7000bb1a:	4601      	mov	r1, r0
7000bb1c:	4628      	mov	r0, r5
7000bb1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
7000bb22:	f000 b817 	b.w	7000bb54 <_kill_r>
7000bb26:	2b01      	cmp	r3, #1
7000bb28:	d00a      	beq.n	7000bb40 <_raise_r+0x4e>
7000bb2a:	1c59      	adds	r1, r3, #1
7000bb2c:	d103      	bne.n	7000bb36 <_raise_r+0x44>
7000bb2e:	2316      	movs	r3, #22
7000bb30:	6003      	str	r3, [r0, #0]
7000bb32:	2001      	movs	r0, #1
7000bb34:	e7e6      	b.n	7000bb04 <_raise_r+0x12>
7000bb36:	2100      	movs	r1, #0
7000bb38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
7000bb3c:	4620      	mov	r0, r4
7000bb3e:	4798      	blx	r3
7000bb40:	2000      	movs	r0, #0
7000bb42:	e7df      	b.n	7000bb04 <_raise_r+0x12>

7000bb44 <raise>:
7000bb44:	4b02      	ldr	r3, [pc, #8]	@ (7000bb50 <raise+0xc>)
7000bb46:	4601      	mov	r1, r0
7000bb48:	6818      	ldr	r0, [r3, #0]
7000bb4a:	f7ff bfd2 	b.w	7000baf2 <_raise_r>
7000bb4e:	bf00      	nop
7000bb50:	24000028 	.word	0x24000028

7000bb54 <_kill_r>:
7000bb54:	b538      	push	{r3, r4, r5, lr}
7000bb56:	4d07      	ldr	r5, [pc, #28]	@ (7000bb74 <_kill_r+0x20>)
7000bb58:	2300      	movs	r3, #0
7000bb5a:	4604      	mov	r4, r0
7000bb5c:	4608      	mov	r0, r1
7000bb5e:	4611      	mov	r1, r2
7000bb60:	602b      	str	r3, [r5, #0]
7000bb62:	f7f6 f838 	bl	70001bd6 <_kill>
7000bb66:	1c43      	adds	r3, r0, #1
7000bb68:	d102      	bne.n	7000bb70 <_kill_r+0x1c>
7000bb6a:	682b      	ldr	r3, [r5, #0]
7000bb6c:	b103      	cbz	r3, 7000bb70 <_kill_r+0x1c>
7000bb6e:	6023      	str	r3, [r4, #0]
7000bb70:	bd38      	pop	{r3, r4, r5, pc}
7000bb72:	bf00      	nop
7000bb74:	24000d58 	.word	0x24000d58

7000bb78 <_getpid_r>:
7000bb78:	f7f6 b825 	b.w	70001bc6 <_getpid>

7000bb7c <_init>:
7000bb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000bb7e:	bf00      	nop
7000bb80:	bcf8      	pop	{r3, r4, r5, r6, r7}
7000bb82:	bc08      	pop	{r3}
7000bb84:	469e      	mov	lr, r3
7000bb86:	4770      	bx	lr

7000bb88 <_fini>:
7000bb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000bb8a:	bf00      	nop
7000bb8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
7000bb8e:	bc08      	pop	{r3}
7000bb90:	469e      	mov	lr, r3
7000bb92:	4770      	bx	lr
