   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_fsmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	FSMC_NORSRAMDeInit
  20              		.thumb
  21              		.thumb_func
  23              	FSMC_NORSRAMDeInit:
  24              	.LFB29:
  25              		.file 1 "../stm32_lib/src/stm32f10x_fsmc.c"
   1:../stm32_lib/src/stm32f10x_fsmc.c **** /**
   2:../stm32_lib/src/stm32f10x_fsmc.c ****   ******************************************************************************
   3:../stm32_lib/src/stm32f10x_fsmc.c ****   * @file    stm32f10x_fsmc.c
   4:../stm32_lib/src/stm32f10x_fsmc.c ****   * @author  MCD Application Team
   5:../stm32_lib/src/stm32f10x_fsmc.c ****   * @version V3.3.0
   6:../stm32_lib/src/stm32f10x_fsmc.c ****   * @date    04/16/2010
   7:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief   This file provides all the FSMC firmware functions.
   8:../stm32_lib/src/stm32f10x_fsmc.c ****   ******************************************************************************
   9:../stm32_lib/src/stm32f10x_fsmc.c ****   * @copy
  10:../stm32_lib/src/stm32f10x_fsmc.c ****   *
  11:../stm32_lib/src/stm32f10x_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../stm32_lib/src/stm32f10x_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../stm32_lib/src/stm32f10x_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../stm32_lib/src/stm32f10x_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../stm32_lib/src/stm32f10x_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../stm32_lib/src/stm32f10x_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../stm32_lib/src/stm32f10x_fsmc.c ****   *
  18:../stm32_lib/src/stm32f10x_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../stm32_lib/src/stm32f10x_fsmc.c ****   */ 
  20:../stm32_lib/src/stm32f10x_fsmc.c **** 
  21:../stm32_lib/src/stm32f10x_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  22:../stm32_lib/src/stm32f10x_fsmc.c **** #include "stm32f10x_fsmc.h"
  23:../stm32_lib/src/stm32f10x_fsmc.c **** #include "stm32f10x_rcc.h"
  24:../stm32_lib/src/stm32f10x_fsmc.c **** 
  25:../stm32_lib/src/stm32f10x_fsmc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  27:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  28:../stm32_lib/src/stm32f10x_fsmc.c **** 
  29:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC 
  30:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief FSMC driver modules
  31:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  32:../stm32_lib/src/stm32f10x_fsmc.c ****   */ 
  33:../stm32_lib/src/stm32f10x_fsmc.c **** 
  34:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_TypesDefinitions
  35:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  36:../stm32_lib/src/stm32f10x_fsmc.c ****   */ 
  37:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  38:../stm32_lib/src/stm32f10x_fsmc.c ****   * @}
  39:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  40:../stm32_lib/src/stm32f10x_fsmc.c **** 
  41:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Defines
  42:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  43:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  44:../stm32_lib/src/stm32f10x_fsmc.c **** 
  45:../stm32_lib/src/stm32f10x_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  46:../stm32_lib/src/stm32f10x_fsmc.c **** 
  47:../stm32_lib/src/stm32f10x_fsmc.c **** /* FSMC BCRx Mask */
  48:../stm32_lib/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Set                       ((uint32_t)0x00000001)
  49:../stm32_lib/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Reset                     ((uint32_t)0x000FFFFE)
  50:../stm32_lib/src/stm32f10x_fsmc.c **** #define BCR_FACCEN_Set                      ((uint32_t)0x00000040)
  51:../stm32_lib/src/stm32f10x_fsmc.c **** 
  52:../stm32_lib/src/stm32f10x_fsmc.c **** /* FSMC PCRx Mask */
  53:../stm32_lib/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Set                       ((uint32_t)0x00000004)
  54:../stm32_lib/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Reset                     ((uint32_t)0x000FFFFB)
  55:../stm32_lib/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Set                       ((uint32_t)0x00000040)
  56:../stm32_lib/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Reset                     ((uint32_t)0x000FFFBF)
  57:../stm32_lib/src/stm32f10x_fsmc.c **** #define PCR_MemoryType_NAND                 ((uint32_t)0x00000008)
  58:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  59:../stm32_lib/src/stm32f10x_fsmc.c ****   * @}
  60:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  61:../stm32_lib/src/stm32f10x_fsmc.c **** 
  62:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Macros
  63:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  64:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  65:../stm32_lib/src/stm32f10x_fsmc.c **** 
  66:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  67:../stm32_lib/src/stm32f10x_fsmc.c ****   * @}
  68:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  69:../stm32_lib/src/stm32f10x_fsmc.c **** 
  70:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Variables
  71:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  72:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  73:../stm32_lib/src/stm32f10x_fsmc.c **** 
  74:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  75:../stm32_lib/src/stm32f10x_fsmc.c ****   * @}
  76:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  77:../stm32_lib/src/stm32f10x_fsmc.c **** 
  78:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_FunctionPrototypes
  79:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  80:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  81:../stm32_lib/src/stm32f10x_fsmc.c **** 
  82:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  83:../stm32_lib/src/stm32f10x_fsmc.c ****   * @}
  84:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  85:../stm32_lib/src/stm32f10x_fsmc.c **** 
  86:../stm32_lib/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Functions
  87:../stm32_lib/src/stm32f10x_fsmc.c ****   * @{
  88:../stm32_lib/src/stm32f10x_fsmc.c ****   */
  89:../stm32_lib/src/stm32f10x_fsmc.c **** 
  90:../stm32_lib/src/stm32f10x_fsmc.c **** /**
  91:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
  92:../stm32_lib/src/stm32f10x_fsmc.c ****   *   reset values.
  93:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
  94:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
  95:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
  96:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
  97:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  98:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  99:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 100:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 101:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 102:../stm32_lib/src/stm32f10x_fsmc.c **** {
  26              		.loc 1 102 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 103:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 104:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 105:../stm32_lib/src/stm32f10x_fsmc.c ****   
 106:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 107:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  42              		.loc 1 107 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 002B     		cmp	r3, #0
  45 000c 07D1     		bne	.L2
 108:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 109:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  46              		.loc 1 109 0
  47 000e 4FF02043 		mov	r3, #-1610612736
  48 0012 7A68     		ldr	r2, [r7, #4]
  49 0014 43F2DB01 		movw	r1, #12507
  50 0018 43F82210 		str	r1, [r3, r2, lsl #2]
  51 001c 06E0     		b	.L3
  52              	.L2:
 110:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 111:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 112:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 113:../stm32_lib/src/stm32f10x_fsmc.c ****   {   
 114:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  53              		.loc 1 114 0
  54 001e 4FF02043 		mov	r3, #-1610612736
  55 0022 7A68     		ldr	r2, [r7, #4]
  56 0024 43F2D201 		movw	r1, #12498
  57 0028 43F82210 		str	r1, [r3, r2, lsl #2]
  58              	.L3:
 115:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 116:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  59              		.loc 1 116 0
  60 002c 4FF02043 		mov	r3, #-1610612736
  61 0030 7A68     		ldr	r2, [r7, #4]
  62 0032 02F10102 		add	r2, r2, #1
  63 0036 6FF07041 		mvn	r1, #-268435456
  64 003a 43F82210 		str	r1, [r3, r2, lsl #2]
 117:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  65              		.loc 1 117 0
  66 003e 4FF48273 		mov	r3, #260
  67 0042 CAF20003 		movt	r3, 40960
  68 0046 7A68     		ldr	r2, [r7, #4]
  69 0048 6FF07041 		mvn	r1, #-268435456
  70 004c 43F82210 		str	r1, [r3, r2, lsl #2]
 118:../stm32_lib/src/stm32f10x_fsmc.c **** }
  71              		.loc 1 118 0
  72 0050 07F10C07 		add	r7, r7, #12
  73 0054 BD46     		mov	sp, r7
  74 0056 80BC     		pop	{r7}
  75 0058 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE29:
  79 005a 00BF     		.align	2
  80              		.global	FSMC_NANDDeInit
  81              		.thumb
  82              		.thumb_func
  84              	FSMC_NANDDeInit:
  85              	.LFB30:
 119:../stm32_lib/src/stm32f10x_fsmc.c **** 
 120:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 121:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 122:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 123:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 124:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 125:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 126:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 127:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 128:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 129:../stm32_lib/src/stm32f10x_fsmc.c **** {
  86              		.loc 1 129 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 8
  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  91 005c 80B4     		push	{r7}
  92              	.LCFI3:
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 005e 83B0     		sub	sp, sp, #12
  96              	.LCFI4:
  97              		.cfi_def_cfa_offset 16
  98 0060 00AF     		add	r7, sp, #0
  99              	.LCFI5:
 100              		.cfi_def_cfa_register 7
 101 0062 7860     		str	r0, [r7, #4]
 130:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 131:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 132:../stm32_lib/src/stm32f10x_fsmc.c ****   
 133:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 102              		.loc 1 133 0
 103 0064 7B68     		ldr	r3, [r7, #4]
 104 0066 102B     		cmp	r3, #16
 105 0068 1CD1     		bne	.L5
 134:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 135:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 136:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 106              		.loc 1 136 0
 107 006a 4FF06003 		mov	r3, #96
 108 006e CAF20003 		movt	r3, 40960
 109 0072 4FF01802 		mov	r2, #24
 110 0076 1A60     		str	r2, [r3, #0]
 137:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 111              		.loc 1 137 0
 112 0078 4FF06003 		mov	r3, #96
 113 007c CAF20003 		movt	r3, 40960
 114 0080 4FF04002 		mov	r2, #64
 115 0084 5A60     		str	r2, [r3, #4]
 138:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 116              		.loc 1 138 0
 117 0086 4FF06003 		mov	r3, #96
 118 008a CAF20003 		movt	r3, 40960
 119 008e 4FF0FC32 		mov	r2, #-50529028
 120 0092 9A60     		str	r2, [r3, #8]
 139:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 121              		.loc 1 139 0
 122 0094 4FF06003 		mov	r3, #96
 123 0098 CAF20003 		movt	r3, 40960
 124 009c 4FF0FC32 		mov	r2, #-50529028
 125 00a0 DA60     		str	r2, [r3, #12]
 126 00a2 1BE0     		b	.L4
 127              	.L5:
 140:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 141:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank3_NAND */  
 142:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 143:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 144:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 145:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 128              		.loc 1 145 0
 129 00a4 4FF08003 		mov	r3, #128
 130 00a8 CAF20003 		movt	r3, 40960
 131 00ac 4FF01802 		mov	r2, #24
 132 00b0 1A60     		str	r2, [r3, #0]
 146:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 133              		.loc 1 146 0
 134 00b2 4FF08003 		mov	r3, #128
 135 00b6 CAF20003 		movt	r3, 40960
 136 00ba 4FF04002 		mov	r2, #64
 137 00be 5A60     		str	r2, [r3, #4]
 147:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 138              		.loc 1 147 0
 139 00c0 4FF08003 		mov	r3, #128
 140 00c4 CAF20003 		movt	r3, 40960
 141 00c8 4FF0FC32 		mov	r2, #-50529028
 142 00cc 9A60     		str	r2, [r3, #8]
 148:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 143              		.loc 1 148 0
 144 00ce 4FF08003 		mov	r3, #128
 145 00d2 CAF20003 		movt	r3, 40960
 146 00d6 4FF0FC32 		mov	r2, #-50529028
 147 00da DA60     		str	r2, [r3, #12]
 148              	.L4:
 149:../stm32_lib/src/stm32f10x_fsmc.c ****   }  
 150:../stm32_lib/src/stm32f10x_fsmc.c **** }
 149              		.loc 1 150 0
 150 00dc 07F10C07 		add	r7, r7, #12
 151 00e0 BD46     		mov	sp, r7
 152 00e2 80BC     		pop	{r7}
 153 00e4 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE30:
 157 00e6 00BF     		.align	2
 158              		.global	FSMC_PCCARDDeInit
 159              		.thumb
 160              		.thumb_func
 162              	FSMC_PCCARDDeInit:
 163              	.LFB31:
 151:../stm32_lib/src/stm32f10x_fsmc.c **** 
 152:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 153:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 154:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  None                       
 155:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 156:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 157:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_PCCARDDeInit(void)
 158:../stm32_lib/src/stm32f10x_fsmc.c **** {
 164              		.loc 1 158 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 00e8 80B4     		push	{r7}
 170              	.LCFI6:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 00ea 00AF     		add	r7, sp, #0
 174              	.LCFI7:
 175              		.cfi_def_cfa_register 7
 159:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 160:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 176              		.loc 1 160 0
 177 00ec 4FF0A003 		mov	r3, #160
 178 00f0 CAF20003 		movt	r3, 40960
 179 00f4 4FF01802 		mov	r2, #24
 180 00f8 1A60     		str	r2, [r3, #0]
 161:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 181              		.loc 1 161 0
 182 00fa 4FF0A003 		mov	r3, #160
 183 00fe CAF20003 		movt	r3, 40960
 184 0102 4FF00002 		mov	r2, #0
 185 0106 5A60     		str	r2, [r3, #4]
 162:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 186              		.loc 1 162 0
 187 0108 4FF0A003 		mov	r3, #160
 188 010c CAF20003 		movt	r3, 40960
 189 0110 4FF0FC32 		mov	r2, #-50529028
 190 0114 9A60     		str	r2, [r3, #8]
 163:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 191              		.loc 1 163 0
 192 0116 4FF0A003 		mov	r3, #160
 193 011a CAF20003 		movt	r3, 40960
 194 011e 4FF0FC32 		mov	r2, #-50529028
 195 0122 DA60     		str	r2, [r3, #12]
 164:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 196              		.loc 1 164 0
 197 0124 4FF0A003 		mov	r3, #160
 198 0128 CAF20003 		movt	r3, 40960
 199 012c 4FF0FC32 		mov	r2, #-50529028
 200 0130 1A61     		str	r2, [r3, #16]
 165:../stm32_lib/src/stm32f10x_fsmc.c **** }
 201              		.loc 1 165 0
 202 0132 BD46     		mov	sp, r7
 203 0134 80BC     		pop	{r7}
 204 0136 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE31:
 208              		.align	2
 209              		.global	FSMC_NORSRAMInit
 210              		.thumb
 211              		.thumb_func
 213              	FSMC_NORSRAMInit:
 214              	.LFB32:
 166:../stm32_lib/src/stm32f10x_fsmc.c **** 
 167:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 168:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 169:../stm32_lib/src/stm32f10x_fsmc.c ****   *   parameters in the FSMC_NORSRAMInitStruct.
 170:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef
 171:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure that contains the configuration information for 
 172:../stm32_lib/src/stm32f10x_fsmc.c ****   *   the FSMC NOR/SRAM specified Banks.                       
 173:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 174:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 175:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 176:../stm32_lib/src/stm32f10x_fsmc.c **** { 
 215              		.loc 1 176 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 8
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0138 80B4     		push	{r7}
 221              	.LCFI8:
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 7, -4
 224 013a 83B0     		sub	sp, sp, #12
 225              	.LCFI9:
 226              		.cfi_def_cfa_offset 16
 227 013c 00AF     		add	r7, sp, #0
 228              	.LCFI10:
 229              		.cfi_def_cfa_register 7
 230 013e 7860     		str	r0, [r7, #4]
 177:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 178:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 179:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 180:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 181:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 182:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 183:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 184:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 185:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 186:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 187:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 188:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 189:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 190:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 191:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 192:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 193:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 194:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 195:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 196:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 197:../stm32_lib/src/stm32f10x_fsmc.c ****   
 198:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 199:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 231              		.loc 1 199 0
 232 0140 4FF02043 		mov	r3, #-1610612736
 233 0144 7A68     		ldr	r2, [r7, #4]
 234 0146 1268     		ldr	r2, [r2, #0]
 200:../stm32_lib/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 235              		.loc 1 200 0
 236 0148 7968     		ldr	r1, [r7, #4]
 237 014a 4868     		ldr	r0, [r1, #4]
 201:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 238              		.loc 1 201 0
 239 014c 7968     		ldr	r1, [r7, #4]
 240 014e 8968     		ldr	r1, [r1, #8]
 200:../stm32_lib/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 241              		.loc 1 200 0
 242 0150 0843     		orrs	r0, r0, r1
 202:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 243              		.loc 1 202 0
 244 0152 7968     		ldr	r1, [r7, #4]
 245 0154 C968     		ldr	r1, [r1, #12]
 201:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 246              		.loc 1 201 0
 247 0156 0843     		orrs	r0, r0, r1
 203:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 248              		.loc 1 203 0
 249 0158 7968     		ldr	r1, [r7, #4]
 250 015a 0969     		ldr	r1, [r1, #16]
 202:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 251              		.loc 1 202 0
 252 015c 0843     		orrs	r0, r0, r1
 204:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 253              		.loc 1 204 0
 254 015e 7968     		ldr	r1, [r7, #4]
 255 0160 4969     		ldr	r1, [r1, #20]
 203:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 256              		.loc 1 203 0
 257 0162 0843     		orrs	r0, r0, r1
 205:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 258              		.loc 1 205 0
 259 0164 7968     		ldr	r1, [r7, #4]
 260 0166 8969     		ldr	r1, [r1, #24]
 204:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 261              		.loc 1 204 0
 262 0168 0843     		orrs	r0, r0, r1
 206:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 263              		.loc 1 206 0
 264 016a 7968     		ldr	r1, [r7, #4]
 265 016c C969     		ldr	r1, [r1, #28]
 205:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 266              		.loc 1 205 0
 267 016e 0843     		orrs	r0, r0, r1
 207:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 268              		.loc 1 207 0
 269 0170 7968     		ldr	r1, [r7, #4]
 270 0172 096A     		ldr	r1, [r1, #32]
 206:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 271              		.loc 1 206 0
 272 0174 0843     		orrs	r0, r0, r1
 208:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 273              		.loc 1 208 0
 274 0176 7968     		ldr	r1, [r7, #4]
 275 0178 496A     		ldr	r1, [r1, #36]
 207:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 276              		.loc 1 207 0
 277 017a 0843     		orrs	r0, r0, r1
 209:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 278              		.loc 1 209 0
 279 017c 7968     		ldr	r1, [r7, #4]
 280 017e 896A     		ldr	r1, [r1, #40]
 208:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 281              		.loc 1 208 0
 282 0180 0843     		orrs	r0, r0, r1
 210:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 283              		.loc 1 210 0
 284 0182 7968     		ldr	r1, [r7, #4]
 285 0184 C96A     		ldr	r1, [r1, #44]
 209:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 286              		.loc 1 209 0
 287 0186 0143     		orrs	r1, r1, r0
 199:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 288              		.loc 1 199 0
 289 0188 43F82210 		str	r1, [r3, r2, lsl #2]
 211:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 290              		.loc 1 211 0
 291 018c 7B68     		ldr	r3, [r7, #4]
 292 018e 9B68     		ldr	r3, [r3, #8]
 293 0190 082B     		cmp	r3, #8
 294 0192 0DD1     		bne	.L9
 212:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 213:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 295              		.loc 1 213 0
 296 0194 4FF02043 		mov	r3, #-1610612736
 297 0198 7A68     		ldr	r2, [r7, #4]
 298 019a 1268     		ldr	r2, [r2, #0]
 299 019c 4FF02041 		mov	r1, #-1610612736
 300 01a0 7868     		ldr	r0, [r7, #4]
 301 01a2 0068     		ldr	r0, [r0, #0]
 302 01a4 51F82010 		ldr	r1, [r1, r0, lsl #2]
 303 01a8 41F04001 		orr	r1, r1, #64
 304 01ac 43F82210 		str	r1, [r3, r2, lsl #2]
 305              	.L9:
 214:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 215:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 216:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 306              		.loc 1 216 0
 307 01b0 4FF02043 		mov	r3, #-1610612736
 308 01b4 7A68     		ldr	r2, [r7, #4]
 309 01b6 1268     		ldr	r2, [r2, #0]
 310 01b8 02F10102 		add	r2, r2, #1
 217:../stm32_lib/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 311              		.loc 1 217 0
 312 01bc 7968     		ldr	r1, [r7, #4]
 313 01be 096B     		ldr	r1, [r1, #48]
 314 01c0 0868     		ldr	r0, [r1, #0]
 218:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 315              		.loc 1 218 0
 316 01c2 7968     		ldr	r1, [r7, #4]
 317 01c4 096B     		ldr	r1, [r1, #48]
 318 01c6 4968     		ldr	r1, [r1, #4]
 319 01c8 4FEA0111 		lsl	r1, r1, #4
 217:../stm32_lib/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 320              		.loc 1 217 0
 321 01cc 0843     		orrs	r0, r0, r1
 219:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 322              		.loc 1 219 0
 323 01ce 7968     		ldr	r1, [r7, #4]
 324 01d0 096B     		ldr	r1, [r1, #48]
 325 01d2 8968     		ldr	r1, [r1, #8]
 326 01d4 4FEA0121 		lsl	r1, r1, #8
 218:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 327              		.loc 1 218 0
 328 01d8 0843     		orrs	r0, r0, r1
 220:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 329              		.loc 1 220 0
 330 01da 7968     		ldr	r1, [r7, #4]
 331 01dc 096B     		ldr	r1, [r1, #48]
 332 01de C968     		ldr	r1, [r1, #12]
 333 01e0 4FEA0141 		lsl	r1, r1, #16
 219:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 334              		.loc 1 219 0
 335 01e4 0843     		orrs	r0, r0, r1
 221:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 336              		.loc 1 221 0
 337 01e6 7968     		ldr	r1, [r7, #4]
 338 01e8 096B     		ldr	r1, [r1, #48]
 339 01ea 0969     		ldr	r1, [r1, #16]
 340 01ec 4FEA0151 		lsl	r1, r1, #20
 220:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 341              		.loc 1 220 0
 342 01f0 0843     		orrs	r0, r0, r1
 222:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 343              		.loc 1 222 0
 344 01f2 7968     		ldr	r1, [r7, #4]
 345 01f4 096B     		ldr	r1, [r1, #48]
 346 01f6 4969     		ldr	r1, [r1, #20]
 347 01f8 4FEA0161 		lsl	r1, r1, #24
 221:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 348              		.loc 1 221 0
 349 01fc 0843     		orrs	r0, r0, r1
 223:../stm32_lib/src/stm32f10x_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 350              		.loc 1 223 0
 351 01fe 7968     		ldr	r1, [r7, #4]
 352 0200 096B     		ldr	r1, [r1, #48]
 353 0202 8969     		ldr	r1, [r1, #24]
 222:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 354              		.loc 1 222 0
 355 0204 0143     		orrs	r1, r1, r0
 216:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 356              		.loc 1 216 0
 357 0206 43F82210 		str	r1, [r3, r2, lsl #2]
 224:../stm32_lib/src/stm32f10x_fsmc.c ****             
 225:../stm32_lib/src/stm32f10x_fsmc.c ****     
 226:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 227:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 358              		.loc 1 227 0
 359 020a 7B68     		ldr	r3, [r7, #4]
 360 020c 9B6A     		ldr	r3, [r3, #40]
 361 020e B3F5804F 		cmp	r3, #16384
 362 0212 27D1     		bne	.L10
 228:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 229:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 230:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 231:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 232:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 233:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 234:../stm32_lib/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 235:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 363              		.loc 1 235 0
 364 0214 4FF48273 		mov	r3, #260
 365 0218 CAF20003 		movt	r3, 40960
 366 021c 7A68     		ldr	r2, [r7, #4]
 367 021e 1268     		ldr	r2, [r2, #0]
 236:../stm32_lib/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 368              		.loc 1 236 0
 369 0220 7968     		ldr	r1, [r7, #4]
 370 0222 496B     		ldr	r1, [r1, #52]
 371 0224 0868     		ldr	r0, [r1, #0]
 237:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 372              		.loc 1 237 0
 373 0226 7968     		ldr	r1, [r7, #4]
 374 0228 496B     		ldr	r1, [r1, #52]
 375 022a 4968     		ldr	r1, [r1, #4]
 376 022c 4FEA0111 		lsl	r1, r1, #4
 236:../stm32_lib/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 377              		.loc 1 236 0
 378 0230 0843     		orrs	r0, r0, r1
 238:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 379              		.loc 1 238 0
 380 0232 7968     		ldr	r1, [r7, #4]
 381 0234 496B     		ldr	r1, [r1, #52]
 382 0236 8968     		ldr	r1, [r1, #8]
 383 0238 4FEA0121 		lsl	r1, r1, #8
 237:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 384              		.loc 1 237 0
 385 023c 0843     		orrs	r0, r0, r1
 239:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 386              		.loc 1 239 0
 387 023e 7968     		ldr	r1, [r7, #4]
 388 0240 496B     		ldr	r1, [r1, #52]
 389 0242 0969     		ldr	r1, [r1, #16]
 390 0244 4FEA0151 		lsl	r1, r1, #20
 238:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 391              		.loc 1 238 0
 392 0248 0843     		orrs	r0, r0, r1
 240:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 393              		.loc 1 240 0
 394 024a 7968     		ldr	r1, [r7, #4]
 395 024c 496B     		ldr	r1, [r1, #52]
 396 024e 4969     		ldr	r1, [r1, #20]
 397 0250 4FEA0161 		lsl	r1, r1, #24
 239:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 398              		.loc 1 239 0
 399 0254 0843     		orrs	r0, r0, r1
 241:../stm32_lib/src/stm32f10x_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 400              		.loc 1 241 0
 401 0256 7968     		ldr	r1, [r7, #4]
 402 0258 496B     		ldr	r1, [r1, #52]
 403 025a 8969     		ldr	r1, [r1, #24]
 240:../stm32_lib/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 404              		.loc 1 240 0
 405 025c 0143     		orrs	r1, r1, r0
 235:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 406              		.loc 1 235 0
 407 025e 43F82210 		str	r1, [r3, r2, lsl #2]
 408 0262 09E0     		b	.L8
 409              	.L10:
 242:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 243:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 244:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 245:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 410              		.loc 1 245 0
 411 0264 4FF48273 		mov	r3, #260
 412 0268 CAF20003 		movt	r3, 40960
 413 026c 7A68     		ldr	r2, [r7, #4]
 414 026e 1268     		ldr	r2, [r2, #0]
 415 0270 6FF07041 		mvn	r1, #-268435456
 416 0274 43F82210 		str	r1, [r3, r2, lsl #2]
 417              	.L8:
 246:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 247:../stm32_lib/src/stm32f10x_fsmc.c **** }
 418              		.loc 1 247 0
 419 0278 07F10C07 		add	r7, r7, #12
 420 027c BD46     		mov	sp, r7
 421 027e 80BC     		pop	{r7}
 422 0280 7047     		bx	lr
 423              		.cfi_endproc
 424              	.LFE32:
 426 0282 00BF     		.align	2
 427              		.global	FSMC_NANDInit
 428              		.thumb
 429              		.thumb_func
 431              	FSMC_NANDInit:
 432              	.LFB33:
 248:../stm32_lib/src/stm32f10x_fsmc.c **** 
 249:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 250:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified 
 251:../stm32_lib/src/stm32f10x_fsmc.c ****   *   parameters in the FSMC_NANDInitStruct.
 252:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
 253:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure that contains the configuration information for the FSMC NAND specified Banks.     
 254:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 255:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 256:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 257:../stm32_lib/src/stm32f10x_fsmc.c **** {
 433              		.loc 1 257 0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 24
 436              		@ frame_needed = 1, uses_anonymous_args = 0
 437              		@ link register save eliminated.
 438 0284 80B4     		push	{r7}
 439              	.LCFI11:
 440              		.cfi_def_cfa_offset 4
 441              		.cfi_offset 7, -4
 442 0286 87B0     		sub	sp, sp, #28
 443              	.LCFI12:
 444              		.cfi_def_cfa_offset 32
 445 0288 00AF     		add	r7, sp, #0
 446              	.LCFI13:
 447              		.cfi_def_cfa_register 7
 448 028a 7860     		str	r0, [r7, #4]
 258:../stm32_lib/src/stm32f10x_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 449              		.loc 1 258 0
 450 028c 4FF00003 		mov	r3, #0
 451 0290 7B61     		str	r3, [r7, #20]
 452 0292 4FF00003 		mov	r3, #0
 453 0296 3B61     		str	r3, [r7, #16]
 454 0298 4FF00003 		mov	r3, #0
 455 029c FB60     		str	r3, [r7, #12]
 259:../stm32_lib/src/stm32f10x_fsmc.c ****     
 260:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 261:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 262:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 263:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 264:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 265:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 266:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 267:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 268:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 269:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 270:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 271:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 272:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 273:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 274:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 275:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 276:../stm32_lib/src/stm32f10x_fsmc.c ****   
 277:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 278:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 456              		.loc 1 278 0
 457 029e 7B68     		ldr	r3, [r7, #4]
 458 02a0 5A68     		ldr	r2, [r3, #4]
 279:../stm32_lib/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 280:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 459              		.loc 1 280 0
 460 02a2 7B68     		ldr	r3, [r7, #4]
 461 02a4 9B68     		ldr	r3, [r3, #8]
 279:../stm32_lib/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 462              		.loc 1 279 0
 463 02a6 1A43     		orrs	r2, r2, r3
 281:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 464              		.loc 1 281 0
 465 02a8 7B68     		ldr	r3, [r7, #4]
 466 02aa DB68     		ldr	r3, [r3, #12]
 280:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 467              		.loc 1 280 0
 468 02ac 1A43     		orrs	r2, r2, r3
 282:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 469              		.loc 1 282 0
 470 02ae 7B68     		ldr	r3, [r7, #4]
 471 02b0 1B69     		ldr	r3, [r3, #16]
 281:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 472              		.loc 1 281 0
 473 02b2 1A43     		orrs	r2, r2, r3
 283:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 474              		.loc 1 283 0
 475 02b4 7B68     		ldr	r3, [r7, #4]
 476 02b6 5B69     		ldr	r3, [r3, #20]
 477 02b8 4FEA4323 		lsl	r3, r3, #9
 282:../stm32_lib/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 478              		.loc 1 282 0
 479 02bc 1A43     		orrs	r2, r2, r3
 284:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 480              		.loc 1 284 0
 481 02be 7B68     		ldr	r3, [r7, #4]
 482 02c0 9B69     		ldr	r3, [r3, #24]
 483 02c2 4FEA4333 		lsl	r3, r3, #13
 283:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 484              		.loc 1 283 0
 485 02c6 1343     		orrs	r3, r3, r2
 278:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 486              		.loc 1 278 0
 487 02c8 43F00803 		orr	r3, r3, #8
 488 02cc 7B61     		str	r3, [r7, #20]
 285:../stm32_lib/src/stm32f10x_fsmc.c ****             
 286:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 287:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 489              		.loc 1 287 0
 490 02ce 7B68     		ldr	r3, [r7, #4]
 491 02d0 DB69     		ldr	r3, [r3, #28]
 492 02d2 1A68     		ldr	r2, [r3, #0]
 288:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 493              		.loc 1 288 0
 494 02d4 7B68     		ldr	r3, [r7, #4]
 495 02d6 DB69     		ldr	r3, [r3, #28]
 496 02d8 5B68     		ldr	r3, [r3, #4]
 497 02da 4FEA0323 		lsl	r3, r3, #8
 287:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 498              		.loc 1 287 0
 499 02de 1A43     		orrs	r2, r2, r3
 289:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 500              		.loc 1 289 0
 501 02e0 7B68     		ldr	r3, [r7, #4]
 502 02e2 DB69     		ldr	r3, [r3, #28]
 503 02e4 9B68     		ldr	r3, [r3, #8]
 504 02e6 4FEA0343 		lsl	r3, r3, #16
 288:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 505              		.loc 1 288 0
 506 02ea 1A43     		orrs	r2, r2, r3
 290:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 507              		.loc 1 290 0
 508 02ec 7B68     		ldr	r3, [r7, #4]
 509 02ee DB69     		ldr	r3, [r3, #28]
 510 02f0 DB68     		ldr	r3, [r3, #12]
 511 02f2 4FEA0363 		lsl	r3, r3, #24
 287:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 512              		.loc 1 287 0
 513 02f6 1343     		orrs	r3, r3, r2
 514 02f8 3B61     		str	r3, [r7, #16]
 291:../stm32_lib/src/stm32f10x_fsmc.c ****             
 292:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 293:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 515              		.loc 1 293 0
 516 02fa 7B68     		ldr	r3, [r7, #4]
 517 02fc 1B6A     		ldr	r3, [r3, #32]
 518 02fe 1A68     		ldr	r2, [r3, #0]
 294:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 519              		.loc 1 294 0
 520 0300 7B68     		ldr	r3, [r7, #4]
 521 0302 1B6A     		ldr	r3, [r3, #32]
 522 0304 5B68     		ldr	r3, [r3, #4]
 523 0306 4FEA0323 		lsl	r3, r3, #8
 293:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 524              		.loc 1 293 0
 525 030a 1A43     		orrs	r2, r2, r3
 295:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 526              		.loc 1 295 0
 527 030c 7B68     		ldr	r3, [r7, #4]
 528 030e 1B6A     		ldr	r3, [r3, #32]
 529 0310 9B68     		ldr	r3, [r3, #8]
 530 0312 4FEA0343 		lsl	r3, r3, #16
 294:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 531              		.loc 1 294 0
 532 0316 1A43     		orrs	r2, r2, r3
 296:../stm32_lib/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 533              		.loc 1 296 0
 534 0318 7B68     		ldr	r3, [r7, #4]
 535 031a 1B6A     		ldr	r3, [r3, #32]
 536 031c DB68     		ldr	r3, [r3, #12]
 537 031e 4FEA0363 		lsl	r3, r3, #24
 293:../stm32_lib/src/stm32f10x_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 538              		.loc 1 293 0
 539 0322 1343     		orrs	r3, r3, r2
 540 0324 FB60     		str	r3, [r7, #12]
 297:../stm32_lib/src/stm32f10x_fsmc.c ****   
 298:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 541              		.loc 1 298 0
 542 0326 7B68     		ldr	r3, [r7, #4]
 543 0328 1B68     		ldr	r3, [r3, #0]
 544 032a 102B     		cmp	r3, #16
 545 032c 12D1     		bne	.L13
 299:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 300:../stm32_lib/src/stm32f10x_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 301:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 546              		.loc 1 301 0
 547 032e 4FF06003 		mov	r3, #96
 548 0332 CAF20003 		movt	r3, 40960
 549 0336 7A69     		ldr	r2, [r7, #20]
 550 0338 1A60     		str	r2, [r3, #0]
 302:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 551              		.loc 1 302 0
 552 033a 4FF06003 		mov	r3, #96
 553 033e CAF20003 		movt	r3, 40960
 554 0342 3A69     		ldr	r2, [r7, #16]
 555 0344 9A60     		str	r2, [r3, #8]
 303:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 556              		.loc 1 303 0
 557 0346 4FF06003 		mov	r3, #96
 558 034a CAF20003 		movt	r3, 40960
 559 034e FA68     		ldr	r2, [r7, #12]
 560 0350 DA60     		str	r2, [r3, #12]
 561 0352 11E0     		b	.L12
 562              	.L13:
 304:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 305:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 306:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 307:../stm32_lib/src/stm32f10x_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 308:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 563              		.loc 1 308 0
 564 0354 4FF08003 		mov	r3, #128
 565 0358 CAF20003 		movt	r3, 40960
 566 035c 7A69     		ldr	r2, [r7, #20]
 567 035e 1A60     		str	r2, [r3, #0]
 309:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 568              		.loc 1 309 0
 569 0360 4FF08003 		mov	r3, #128
 570 0364 CAF20003 		movt	r3, 40960
 571 0368 3A69     		ldr	r2, [r7, #16]
 572 036a 9A60     		str	r2, [r3, #8]
 310:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 573              		.loc 1 310 0
 574 036c 4FF08003 		mov	r3, #128
 575 0370 CAF20003 		movt	r3, 40960
 576 0374 FA68     		ldr	r2, [r7, #12]
 577 0376 DA60     		str	r2, [r3, #12]
 578              	.L12:
 311:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 312:../stm32_lib/src/stm32f10x_fsmc.c **** }
 579              		.loc 1 312 0
 580 0378 07F11C07 		add	r7, r7, #28
 581 037c BD46     		mov	sp, r7
 582 037e 80BC     		pop	{r7}
 583 0380 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE33:
 587 0382 00BF     		.align	2
 588              		.global	FSMC_PCCARDInit
 589              		.thumb
 590              		.thumb_func
 592              	FSMC_PCCARDInit:
 593              	.LFB34:
 313:../stm32_lib/src/stm32f10x_fsmc.c **** 
 314:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 315:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified 
 316:../stm32_lib/src/stm32f10x_fsmc.c ****   *   parameters in the FSMC_PCCARDInitStruct.
 317:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
 318:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure that contains the configuration information for the FSMC PCCARD Bank.              
 319:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 320:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 321:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 322:../stm32_lib/src/stm32f10x_fsmc.c **** {
 594              		.loc 1 322 0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 8
 597              		@ frame_needed = 1, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 599 0384 80B4     		push	{r7}
 600              	.LCFI14:
 601              		.cfi_def_cfa_offset 4
 602              		.cfi_offset 7, -4
 603 0386 83B0     		sub	sp, sp, #12
 604              	.LCFI15:
 605              		.cfi_def_cfa_offset 16
 606 0388 00AF     		add	r7, sp, #0
 607              	.LCFI16:
 608              		.cfi_def_cfa_register 7
 609 038a 7860     		str	r0, [r7, #4]
 323:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 324:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 325:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 326:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 327:../stm32_lib/src/stm32f10x_fsmc.c ****  
 328:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 329:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 330:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 331:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 332:../stm32_lib/src/stm32f10x_fsmc.c ****   
 333:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 334:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 335:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 336:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 337:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 338:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 339:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 340:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 341:../stm32_lib/src/stm32f10x_fsmc.c ****   
 342:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 343:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 610              		.loc 1 343 0
 611 038c 4FF0A003 		mov	r3, #160
 612 0390 CAF20003 		movt	r3, 40960
 613 0394 7A68     		ldr	r2, [r7, #4]
 614 0396 1168     		ldr	r1, [r2, #0]
 344:../stm32_lib/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 345:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 615              		.loc 1 345 0
 616 0398 7A68     		ldr	r2, [r7, #4]
 617 039a 5268     		ldr	r2, [r2, #4]
 618 039c 4FEA4222 		lsl	r2, r2, #9
 344:../stm32_lib/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 619              		.loc 1 344 0
 620 03a0 1143     		orrs	r1, r1, r2
 346:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 621              		.loc 1 346 0
 622 03a2 7A68     		ldr	r2, [r7, #4]
 623 03a4 9268     		ldr	r2, [r2, #8]
 624 03a6 4FEA4232 		lsl	r2, r2, #13
 345:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 625              		.loc 1 345 0
 626 03aa 0A43     		orrs	r2, r2, r1
 627 03ac 42F01002 		orr	r2, r2, #16
 343:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 628              		.loc 1 343 0
 629 03b0 1A60     		str	r2, [r3, #0]
 347:../stm32_lib/src/stm32f10x_fsmc.c ****             
 348:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 349:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 630              		.loc 1 349 0
 631 03b2 4FF0A003 		mov	r3, #160
 632 03b6 CAF20003 		movt	r3, 40960
 633 03ba 7A68     		ldr	r2, [r7, #4]
 634 03bc D268     		ldr	r2, [r2, #12]
 635 03be 1168     		ldr	r1, [r2, #0]
 350:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 636              		.loc 1 350 0
 637 03c0 7A68     		ldr	r2, [r7, #4]
 638 03c2 D268     		ldr	r2, [r2, #12]
 639 03c4 5268     		ldr	r2, [r2, #4]
 640 03c6 4FEA0222 		lsl	r2, r2, #8
 349:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 641              		.loc 1 349 0
 642 03ca 1143     		orrs	r1, r1, r2
 351:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 643              		.loc 1 351 0
 644 03cc 7A68     		ldr	r2, [r7, #4]
 645 03ce D268     		ldr	r2, [r2, #12]
 646 03d0 9268     		ldr	r2, [r2, #8]
 647 03d2 4FEA0242 		lsl	r2, r2, #16
 350:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 648              		.loc 1 350 0
 649 03d6 1143     		orrs	r1, r1, r2
 352:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 650              		.loc 1 352 0
 651 03d8 7A68     		ldr	r2, [r7, #4]
 652 03da D268     		ldr	r2, [r2, #12]
 653 03dc D268     		ldr	r2, [r2, #12]
 654 03de 4FEA0262 		lsl	r2, r2, #24
 351:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 655              		.loc 1 351 0
 656 03e2 0A43     		orrs	r2, r2, r1
 349:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 657              		.loc 1 349 0
 658 03e4 9A60     		str	r2, [r3, #8]
 353:../stm32_lib/src/stm32f10x_fsmc.c ****             
 354:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 355:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 659              		.loc 1 355 0
 660 03e6 4FF0A003 		mov	r3, #160
 661 03ea CAF20003 		movt	r3, 40960
 662 03ee 7A68     		ldr	r2, [r7, #4]
 663 03f0 1269     		ldr	r2, [r2, #16]
 664 03f2 1168     		ldr	r1, [r2, #0]
 356:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 665              		.loc 1 356 0
 666 03f4 7A68     		ldr	r2, [r7, #4]
 667 03f6 1269     		ldr	r2, [r2, #16]
 668 03f8 5268     		ldr	r2, [r2, #4]
 669 03fa 4FEA0222 		lsl	r2, r2, #8
 355:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 670              		.loc 1 355 0
 671 03fe 1143     		orrs	r1, r1, r2
 357:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 672              		.loc 1 357 0
 673 0400 7A68     		ldr	r2, [r7, #4]
 674 0402 1269     		ldr	r2, [r2, #16]
 675 0404 9268     		ldr	r2, [r2, #8]
 676 0406 4FEA0242 		lsl	r2, r2, #16
 356:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 677              		.loc 1 356 0
 678 040a 1143     		orrs	r1, r1, r2
 358:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 679              		.loc 1 358 0
 680 040c 7A68     		ldr	r2, [r7, #4]
 681 040e 1269     		ldr	r2, [r2, #16]
 682 0410 D268     		ldr	r2, [r2, #12]
 683 0412 4FEA0262 		lsl	r2, r2, #24
 357:../stm32_lib/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 684              		.loc 1 357 0
 685 0416 0A43     		orrs	r2, r2, r1
 355:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 686              		.loc 1 355 0
 687 0418 DA60     		str	r2, [r3, #12]
 359:../stm32_lib/src/stm32f10x_fsmc.c ****             
 360:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 361:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 688              		.loc 1 361 0
 689 041a 4FF0A003 		mov	r3, #160
 690 041e CAF20003 		movt	r3, 40960
 691 0422 7A68     		ldr	r2, [r7, #4]
 692 0424 5269     		ldr	r2, [r2, #20]
 693 0426 1168     		ldr	r1, [r2, #0]
 362:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 694              		.loc 1 362 0
 695 0428 7A68     		ldr	r2, [r7, #4]
 696 042a 5269     		ldr	r2, [r2, #20]
 697 042c 5268     		ldr	r2, [r2, #4]
 698 042e 4FEA0222 		lsl	r2, r2, #8
 361:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 699              		.loc 1 361 0
 700 0432 1143     		orrs	r1, r1, r2
 363:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 701              		.loc 1 363 0
 702 0434 7A68     		ldr	r2, [r7, #4]
 703 0436 5269     		ldr	r2, [r2, #20]
 704 0438 9268     		ldr	r2, [r2, #8]
 705 043a 4FEA0242 		lsl	r2, r2, #16
 362:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 706              		.loc 1 362 0
 707 043e 1143     		orrs	r1, r1, r2
 364:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 708              		.loc 1 364 0
 709 0440 7A68     		ldr	r2, [r7, #4]
 710 0442 5269     		ldr	r2, [r2, #20]
 711 0444 D268     		ldr	r2, [r2, #12]
 712 0446 4FEA0262 		lsl	r2, r2, #24
 363:../stm32_lib/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 713              		.loc 1 363 0
 714 044a 0A43     		orrs	r2, r2, r1
 361:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 715              		.loc 1 361 0
 716 044c 1A61     		str	r2, [r3, #16]
 365:../stm32_lib/src/stm32f10x_fsmc.c **** }
 717              		.loc 1 365 0
 718 044e 07F10C07 		add	r7, r7, #12
 719 0452 BD46     		mov	sp, r7
 720 0454 80BC     		pop	{r7}
 721 0456 7047     		bx	lr
 722              		.cfi_endproc
 723              	.LFE34:
 725              		.align	2
 726              		.global	FSMC_NORSRAMStructInit
 727              		.thumb
 728              		.thumb_func
 730              	FSMC_NORSRAMStructInit:
 731              	.LFB35:
 366:../stm32_lib/src/stm32f10x_fsmc.c **** 
 367:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 368:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 369:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
 370:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure which will be initialized.
 371:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 372:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 373:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 374:../stm32_lib/src/stm32f10x_fsmc.c **** {  
 732              		.loc 1 374 0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 8
 735              		@ frame_needed = 1, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737 0458 80B4     		push	{r7}
 738              	.LCFI17:
 739              		.cfi_def_cfa_offset 4
 740              		.cfi_offset 7, -4
 741 045a 83B0     		sub	sp, sp, #12
 742              	.LCFI18:
 743              		.cfi_def_cfa_offset 16
 744 045c 00AF     		add	r7, sp, #0
 745              	.LCFI19:
 746              		.cfi_def_cfa_register 7
 747 045e 7860     		str	r0, [r7, #4]
 375:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 376:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 748              		.loc 1 376 0
 749 0460 7B68     		ldr	r3, [r7, #4]
 750 0462 4FF00002 		mov	r2, #0
 751 0466 1A60     		str	r2, [r3, #0]
 377:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 752              		.loc 1 377 0
 753 0468 7B68     		ldr	r3, [r7, #4]
 754 046a 4FF00202 		mov	r2, #2
 755 046e 5A60     		str	r2, [r3, #4]
 378:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 756              		.loc 1 378 0
 757 0470 7B68     		ldr	r3, [r7, #4]
 758 0472 4FF00002 		mov	r2, #0
 759 0476 9A60     		str	r2, [r3, #8]
 379:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 760              		.loc 1 379 0
 761 0478 7B68     		ldr	r3, [r7, #4]
 762 047a 4FF00002 		mov	r2, #0
 763 047e DA60     		str	r2, [r3, #12]
 380:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 764              		.loc 1 380 0
 765 0480 7B68     		ldr	r3, [r7, #4]
 766 0482 4FF00002 		mov	r2, #0
 767 0486 1A61     		str	r2, [r3, #16]
 381:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 768              		.loc 1 381 0
 769 0488 7B68     		ldr	r3, [r7, #4]
 770 048a 4FF00002 		mov	r2, #0
 771 048e 5A61     		str	r2, [r3, #20]
 382:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 772              		.loc 1 382 0
 773 0490 7B68     		ldr	r3, [r7, #4]
 774 0492 4FF00002 		mov	r2, #0
 775 0496 9A61     		str	r2, [r3, #24]
 383:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 776              		.loc 1 383 0
 777 0498 7B68     		ldr	r3, [r7, #4]
 778 049a 4FF00002 		mov	r2, #0
 779 049e DA61     		str	r2, [r3, #28]
 384:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 780              		.loc 1 384 0
 781 04a0 7B68     		ldr	r3, [r7, #4]
 782 04a2 4FF48052 		mov	r2, #4096
 783 04a6 1A62     		str	r2, [r3, #32]
 385:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 784              		.loc 1 385 0
 785 04a8 7B68     		ldr	r3, [r7, #4]
 786 04aa 4FF40052 		mov	r2, #8192
 787 04ae 5A62     		str	r2, [r3, #36]
 386:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 788              		.loc 1 386 0
 789 04b0 7B68     		ldr	r3, [r7, #4]
 790 04b2 4FF00002 		mov	r2, #0
 791 04b6 9A62     		str	r2, [r3, #40]
 387:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 792              		.loc 1 387 0
 793 04b8 7B68     		ldr	r3, [r7, #4]
 794 04ba 4FF00002 		mov	r2, #0
 795 04be DA62     		str	r2, [r3, #44]
 388:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 796              		.loc 1 388 0
 797 04c0 7B68     		ldr	r3, [r7, #4]
 798 04c2 1B6B     		ldr	r3, [r3, #48]
 799 04c4 4FF00F02 		mov	r2, #15
 800 04c8 1A60     		str	r2, [r3, #0]
 389:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 801              		.loc 1 389 0
 802 04ca 7B68     		ldr	r3, [r7, #4]
 803 04cc 1B6B     		ldr	r3, [r3, #48]
 804 04ce 4FF00F02 		mov	r2, #15
 805 04d2 5A60     		str	r2, [r3, #4]
 390:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 806              		.loc 1 390 0
 807 04d4 7B68     		ldr	r3, [r7, #4]
 808 04d6 1B6B     		ldr	r3, [r3, #48]
 809 04d8 4FF0FF02 		mov	r2, #255
 810 04dc 9A60     		str	r2, [r3, #8]
 391:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 811              		.loc 1 391 0
 812 04de 7B68     		ldr	r3, [r7, #4]
 813 04e0 1B6B     		ldr	r3, [r3, #48]
 814 04e2 4FF00F02 		mov	r2, #15
 815 04e6 DA60     		str	r2, [r3, #12]
 392:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 816              		.loc 1 392 0
 817 04e8 7B68     		ldr	r3, [r7, #4]
 818 04ea 1B6B     		ldr	r3, [r3, #48]
 819 04ec 4FF00F02 		mov	r2, #15
 820 04f0 1A61     		str	r2, [r3, #16]
 393:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 821              		.loc 1 393 0
 822 04f2 7B68     		ldr	r3, [r7, #4]
 823 04f4 1B6B     		ldr	r3, [r3, #48]
 824 04f6 4FF00F02 		mov	r2, #15
 825 04fa 5A61     		str	r2, [r3, #20]
 394:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 826              		.loc 1 394 0
 827 04fc 7B68     		ldr	r3, [r7, #4]
 828 04fe 1B6B     		ldr	r3, [r3, #48]
 829 0500 4FF00002 		mov	r2, #0
 830 0504 9A61     		str	r2, [r3, #24]
 395:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 831              		.loc 1 395 0
 832 0506 7B68     		ldr	r3, [r7, #4]
 833 0508 5B6B     		ldr	r3, [r3, #52]
 834 050a 4FF00F02 		mov	r2, #15
 835 050e 1A60     		str	r2, [r3, #0]
 396:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 836              		.loc 1 396 0
 837 0510 7B68     		ldr	r3, [r7, #4]
 838 0512 5B6B     		ldr	r3, [r3, #52]
 839 0514 4FF00F02 		mov	r2, #15
 840 0518 5A60     		str	r2, [r3, #4]
 397:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 841              		.loc 1 397 0
 842 051a 7B68     		ldr	r3, [r7, #4]
 843 051c 5B6B     		ldr	r3, [r3, #52]
 844 051e 4FF0FF02 		mov	r2, #255
 845 0522 9A60     		str	r2, [r3, #8]
 398:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 846              		.loc 1 398 0
 847 0524 7B68     		ldr	r3, [r7, #4]
 848 0526 5B6B     		ldr	r3, [r3, #52]
 849 0528 4FF00F02 		mov	r2, #15
 850 052c DA60     		str	r2, [r3, #12]
 399:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 851              		.loc 1 399 0
 852 052e 7B68     		ldr	r3, [r7, #4]
 853 0530 5B6B     		ldr	r3, [r3, #52]
 854 0532 4FF00F02 		mov	r2, #15
 855 0536 1A61     		str	r2, [r3, #16]
 400:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 856              		.loc 1 400 0
 857 0538 7B68     		ldr	r3, [r7, #4]
 858 053a 5B6B     		ldr	r3, [r3, #52]
 859 053c 4FF00F02 		mov	r2, #15
 860 0540 5A61     		str	r2, [r3, #20]
 401:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 861              		.loc 1 401 0
 862 0542 7B68     		ldr	r3, [r7, #4]
 863 0544 5B6B     		ldr	r3, [r3, #52]
 864 0546 4FF00002 		mov	r2, #0
 865 054a 9A61     		str	r2, [r3, #24]
 402:../stm32_lib/src/stm32f10x_fsmc.c **** }
 866              		.loc 1 402 0
 867 054c 07F10C07 		add	r7, r7, #12
 868 0550 BD46     		mov	sp, r7
 869 0552 80BC     		pop	{r7}
 870 0554 7047     		bx	lr
 871              		.cfi_endproc
 872              	.LFE35:
 874 0556 00BF     		.align	2
 875              		.global	FSMC_NANDStructInit
 876              		.thumb
 877              		.thumb_func
 879              	FSMC_NANDStructInit:
 880              	.LFB36:
 403:../stm32_lib/src/stm32f10x_fsmc.c **** 
 404:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 405:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 406:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
 407:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure which will be initialized.
 408:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 409:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 410:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 411:../stm32_lib/src/stm32f10x_fsmc.c **** { 
 881              		.loc 1 411 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 8
 884              		@ frame_needed = 1, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886 0558 80B4     		push	{r7}
 887              	.LCFI20:
 888              		.cfi_def_cfa_offset 4
 889              		.cfi_offset 7, -4
 890 055a 83B0     		sub	sp, sp, #12
 891              	.LCFI21:
 892              		.cfi_def_cfa_offset 16
 893 055c 00AF     		add	r7, sp, #0
 894              	.LCFI22:
 895              		.cfi_def_cfa_register 7
 896 055e 7860     		str	r0, [r7, #4]
 412:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Reset NAND Init structure parameters values */
 413:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 897              		.loc 1 413 0
 898 0560 7B68     		ldr	r3, [r7, #4]
 899 0562 4FF01002 		mov	r2, #16
 900 0566 1A60     		str	r2, [r3, #0]
 414:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 901              		.loc 1 414 0
 902 0568 7B68     		ldr	r3, [r7, #4]
 903 056a 4FF00002 		mov	r2, #0
 904 056e 5A60     		str	r2, [r3, #4]
 415:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 905              		.loc 1 415 0
 906 0570 7B68     		ldr	r3, [r7, #4]
 907 0572 4FF00002 		mov	r2, #0
 908 0576 9A60     		str	r2, [r3, #8]
 416:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 909              		.loc 1 416 0
 910 0578 7B68     		ldr	r3, [r7, #4]
 911 057a 4FF00002 		mov	r2, #0
 912 057e DA60     		str	r2, [r3, #12]
 417:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 913              		.loc 1 417 0
 914 0580 7B68     		ldr	r3, [r7, #4]
 915 0582 4FF00002 		mov	r2, #0
 916 0586 1A61     		str	r2, [r3, #16]
 418:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 917              		.loc 1 418 0
 918 0588 7B68     		ldr	r3, [r7, #4]
 919 058a 4FF00002 		mov	r2, #0
 920 058e 5A61     		str	r2, [r3, #20]
 419:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 921              		.loc 1 419 0
 922 0590 7B68     		ldr	r3, [r7, #4]
 923 0592 4FF00002 		mov	r2, #0
 924 0596 9A61     		str	r2, [r3, #24]
 420:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 925              		.loc 1 420 0
 926 0598 7B68     		ldr	r3, [r7, #4]
 927 059a DB69     		ldr	r3, [r3, #28]
 928 059c 4FF0FC02 		mov	r2, #252
 929 05a0 1A60     		str	r2, [r3, #0]
 421:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 930              		.loc 1 421 0
 931 05a2 7B68     		ldr	r3, [r7, #4]
 932 05a4 DB69     		ldr	r3, [r3, #28]
 933 05a6 4FF0FC02 		mov	r2, #252
 934 05aa 5A60     		str	r2, [r3, #4]
 422:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 935              		.loc 1 422 0
 936 05ac 7B68     		ldr	r3, [r7, #4]
 937 05ae DB69     		ldr	r3, [r3, #28]
 938 05b0 4FF0FC02 		mov	r2, #252
 939 05b4 9A60     		str	r2, [r3, #8]
 423:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 940              		.loc 1 423 0
 941 05b6 7B68     		ldr	r3, [r7, #4]
 942 05b8 DB69     		ldr	r3, [r3, #28]
 943 05ba 4FF0FC02 		mov	r2, #252
 944 05be DA60     		str	r2, [r3, #12]
 424:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 945              		.loc 1 424 0
 946 05c0 7B68     		ldr	r3, [r7, #4]
 947 05c2 1B6A     		ldr	r3, [r3, #32]
 948 05c4 4FF0FC02 		mov	r2, #252
 949 05c8 1A60     		str	r2, [r3, #0]
 425:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 950              		.loc 1 425 0
 951 05ca 7B68     		ldr	r3, [r7, #4]
 952 05cc 1B6A     		ldr	r3, [r3, #32]
 953 05ce 4FF0FC02 		mov	r2, #252
 954 05d2 5A60     		str	r2, [r3, #4]
 426:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 955              		.loc 1 426 0
 956 05d4 7B68     		ldr	r3, [r7, #4]
 957 05d6 1B6A     		ldr	r3, [r3, #32]
 958 05d8 4FF0FC02 		mov	r2, #252
 959 05dc 9A60     		str	r2, [r3, #8]
 427:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 960              		.loc 1 427 0
 961 05de 7B68     		ldr	r3, [r7, #4]
 962 05e0 1B6A     		ldr	r3, [r3, #32]
 963 05e2 4FF0FC02 		mov	r2, #252
 964 05e6 DA60     		str	r2, [r3, #12]
 428:../stm32_lib/src/stm32f10x_fsmc.c **** }
 965              		.loc 1 428 0
 966 05e8 07F10C07 		add	r7, r7, #12
 967 05ec BD46     		mov	sp, r7
 968 05ee 80BC     		pop	{r7}
 969 05f0 7047     		bx	lr
 970              		.cfi_endproc
 971              	.LFE36:
 973 05f2 00BF     		.align	2
 974              		.global	FSMC_PCCARDStructInit
 975              		.thumb
 976              		.thumb_func
 978              	FSMC_PCCARDStructInit:
 979              	.LFB37:
 429:../stm32_lib/src/stm32f10x_fsmc.c **** 
 430:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 431:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 432:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
 433:../stm32_lib/src/stm32f10x_fsmc.c ****   *   structure which will be initialized.
 434:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 435:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 436:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 437:../stm32_lib/src/stm32f10x_fsmc.c **** {
 980              		.loc 1 437 0
 981              		.cfi_startproc
 982              		@ args = 0, pretend = 0, frame = 8
 983              		@ frame_needed = 1, uses_anonymous_args = 0
 984              		@ link register save eliminated.
 985 05f4 80B4     		push	{r7}
 986              	.LCFI23:
 987              		.cfi_def_cfa_offset 4
 988              		.cfi_offset 7, -4
 989 05f6 83B0     		sub	sp, sp, #12
 990              	.LCFI24:
 991              		.cfi_def_cfa_offset 16
 992 05f8 00AF     		add	r7, sp, #0
 993              	.LCFI25:
 994              		.cfi_def_cfa_register 7
 995 05fa 7860     		str	r0, [r7, #4]
 438:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 439:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 996              		.loc 1 439 0
 997 05fc 7B68     		ldr	r3, [r7, #4]
 998 05fe 4FF00002 		mov	r2, #0
 999 0602 1A60     		str	r2, [r3, #0]
 440:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1000              		.loc 1 440 0
 1001 0604 7B68     		ldr	r3, [r7, #4]
 1002 0606 4FF00002 		mov	r2, #0
 1003 060a 5A60     		str	r2, [r3, #4]
 441:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 1004              		.loc 1 441 0
 1005 060c 7B68     		ldr	r3, [r7, #4]
 1006 060e 4FF00002 		mov	r2, #0
 1007 0612 9A60     		str	r2, [r3, #8]
 442:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1008              		.loc 1 442 0
 1009 0614 7B68     		ldr	r3, [r7, #4]
 1010 0616 DB68     		ldr	r3, [r3, #12]
 1011 0618 4FF0FC02 		mov	r2, #252
 1012 061c 1A60     		str	r2, [r3, #0]
 443:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1013              		.loc 1 443 0
 1014 061e 7B68     		ldr	r3, [r7, #4]
 1015 0620 DB68     		ldr	r3, [r3, #12]
 1016 0622 4FF0FC02 		mov	r2, #252
 1017 0626 5A60     		str	r2, [r3, #4]
 444:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1018              		.loc 1 444 0
 1019 0628 7B68     		ldr	r3, [r7, #4]
 1020 062a DB68     		ldr	r3, [r3, #12]
 1021 062c 4FF0FC02 		mov	r2, #252
 1022 0630 9A60     		str	r2, [r3, #8]
 445:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1023              		.loc 1 445 0
 1024 0632 7B68     		ldr	r3, [r7, #4]
 1025 0634 DB68     		ldr	r3, [r3, #12]
 1026 0636 4FF0FC02 		mov	r2, #252
 1027 063a DA60     		str	r2, [r3, #12]
 446:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1028              		.loc 1 446 0
 1029 063c 7B68     		ldr	r3, [r7, #4]
 1030 063e 1B69     		ldr	r3, [r3, #16]
 1031 0640 4FF0FC02 		mov	r2, #252
 1032 0644 1A60     		str	r2, [r3, #0]
 447:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1033              		.loc 1 447 0
 1034 0646 7B68     		ldr	r3, [r7, #4]
 1035 0648 1B69     		ldr	r3, [r3, #16]
 1036 064a 4FF0FC02 		mov	r2, #252
 1037 064e 5A60     		str	r2, [r3, #4]
 448:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1038              		.loc 1 448 0
 1039 0650 7B68     		ldr	r3, [r7, #4]
 1040 0652 1B69     		ldr	r3, [r3, #16]
 1041 0654 4FF0FC02 		mov	r2, #252
 1042 0658 9A60     		str	r2, [r3, #8]
 449:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 1043              		.loc 1 449 0
 1044 065a 7B68     		ldr	r3, [r7, #4]
 1045 065c 1B69     		ldr	r3, [r3, #16]
 1046 065e 4FF0FC02 		mov	r2, #252
 1047 0662 DA60     		str	r2, [r3, #12]
 450:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1048              		.loc 1 450 0
 1049 0664 7B68     		ldr	r3, [r7, #4]
 1050 0666 5B69     		ldr	r3, [r3, #20]
 1051 0668 4FF0FC02 		mov	r2, #252
 1052 066c 1A60     		str	r2, [r3, #0]
 451:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1053              		.loc 1 451 0
 1054 066e 7B68     		ldr	r3, [r7, #4]
 1055 0670 5B69     		ldr	r3, [r3, #20]
 1056 0672 4FF0FC02 		mov	r2, #252
 1057 0676 5A60     		str	r2, [r3, #4]
 452:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1058              		.loc 1 452 0
 1059 0678 7B68     		ldr	r3, [r7, #4]
 1060 067a 5B69     		ldr	r3, [r3, #20]
 1061 067c 4FF0FC02 		mov	r2, #252
 1062 0680 9A60     		str	r2, [r3, #8]
 453:../stm32_lib/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1063              		.loc 1 453 0
 1064 0682 7B68     		ldr	r3, [r7, #4]
 1065 0684 5B69     		ldr	r3, [r3, #20]
 1066 0686 4FF0FC02 		mov	r2, #252
 1067 068a DA60     		str	r2, [r3, #12]
 454:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1068              		.loc 1 454 0
 1069 068c 07F10C07 		add	r7, r7, #12
 1070 0690 BD46     		mov	sp, r7
 1071 0692 80BC     		pop	{r7}
 1072 0694 7047     		bx	lr
 1073              		.cfi_endproc
 1074              	.LFE37:
 1076 0696 00BF     		.align	2
 1077              		.global	FSMC_NORSRAMCmd
 1078              		.thumb
 1079              		.thumb_func
 1081              	FSMC_NORSRAMCmd:
 1082              	.LFB38:
 455:../stm32_lib/src/stm32f10x_fsmc.c **** 
 456:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 457:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 458:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 459:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 460:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 461:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 462:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 463:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 464:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 465:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 466:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 467:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 468:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1083              		.loc 1 468 0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 8
 1086              		@ frame_needed = 1, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
 1088 0698 80B4     		push	{r7}
 1089              	.LCFI26:
 1090              		.cfi_def_cfa_offset 4
 1091              		.cfi_offset 7, -4
 1092 069a 83B0     		sub	sp, sp, #12
 1093              	.LCFI27:
 1094              		.cfi_def_cfa_offset 16
 1095 069c 00AF     		add	r7, sp, #0
 1096              	.LCFI28:
 1097              		.cfi_def_cfa_register 7
 1098 069e 7860     		str	r0, [r7, #4]
 1099 06a0 0B46     		mov	r3, r1
 1100 06a2 FB70     		strb	r3, [r7, #3]
 469:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 470:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 471:../stm32_lib/src/stm32f10x_fsmc.c ****   
 472:../stm32_lib/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1101              		.loc 1 472 0
 1102 06a4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1103 06a6 002B     		cmp	r3, #0
 1104 06a8 0CD0     		beq	.L20
 473:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 474:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 475:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 1105              		.loc 1 475 0
 1106 06aa 4FF02043 		mov	r3, #-1610612736
 1107 06ae 4FF02042 		mov	r2, #-1610612736
 1108 06b2 7968     		ldr	r1, [r7, #4]
 1109 06b4 52F82120 		ldr	r2, [r2, r1, lsl #2]
 1110 06b8 42F00101 		orr	r1, r2, #1
 1111 06bc 7A68     		ldr	r2, [r7, #4]
 1112 06be 43F82210 		str	r1, [r3, r2, lsl #2]
 1113 06c2 0EE0     		b	.L19
 1114              	.L20:
 476:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 477:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 478:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 479:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 480:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 1115              		.loc 1 480 0
 1116 06c4 4FF02042 		mov	r2, #-1610612736
 1117 06c8 4FF02043 		mov	r3, #-1610612736
 1118 06cc 7968     		ldr	r1, [r7, #4]
 1119 06ce 53F82110 		ldr	r1, [r3, r1, lsl #2]
 1120 06d2 4FF6FE73 		movw	r3, #65534
 1121 06d6 C0F20F03 		movt	r3, 15
 1122 06da 0B40     		ands	r3, r3, r1
 1123 06dc 7968     		ldr	r1, [r7, #4]
 1124 06de 42F82130 		str	r3, [r2, r1, lsl #2]
 1125              	.L19:
 481:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 482:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1126              		.loc 1 482 0
 1127 06e2 07F10C07 		add	r7, r7, #12
 1128 06e6 BD46     		mov	sp, r7
 1129 06e8 80BC     		pop	{r7}
 1130 06ea 7047     		bx	lr
 1131              		.cfi_endproc
 1132              	.LFE38:
 1134              		.align	2
 1135              		.global	FSMC_NANDCmd
 1136              		.thumb
 1137              		.thumb_func
 1139              	FSMC_NANDCmd:
 1140              	.LFB39:
 483:../stm32_lib/src/stm32f10x_fsmc.c **** 
 484:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 485:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 486:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 487:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 488:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 489:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 490:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 491:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 492:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 493:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 494:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1141              		.loc 1 494 0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 8
 1144              		@ frame_needed = 1, uses_anonymous_args = 0
 1145              		@ link register save eliminated.
 1146 06ec 80B4     		push	{r7}
 1147              	.LCFI29:
 1148              		.cfi_def_cfa_offset 4
 1149              		.cfi_offset 7, -4
 1150 06ee 83B0     		sub	sp, sp, #12
 1151              	.LCFI30:
 1152              		.cfi_def_cfa_offset 16
 1153 06f0 00AF     		add	r7, sp, #0
 1154              	.LCFI31:
 1155              		.cfi_def_cfa_register 7
 1156 06f2 7860     		str	r0, [r7, #4]
 1157 06f4 0B46     		mov	r3, r1
 1158 06f6 FB70     		strb	r3, [r7, #3]
 495:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 496:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 497:../stm32_lib/src/stm32f10x_fsmc.c ****   
 498:../stm32_lib/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1159              		.loc 1 498 0
 1160 06f8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1161 06fa 002B     		cmp	r3, #0
 1162 06fc 1CD0     		beq	.L23
 499:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 500:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 501:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1163              		.loc 1 501 0
 1164 06fe 7B68     		ldr	r3, [r7, #4]
 1165 0700 102B     		cmp	r3, #16
 1166 0702 0CD1     		bne	.L24
 502:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 503:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 1167              		.loc 1 503 0
 1168 0704 4FF06003 		mov	r3, #96
 1169 0708 CAF20003 		movt	r3, 40960
 1170 070c 4FF06002 		mov	r2, #96
 1171 0710 CAF20002 		movt	r2, 40960
 1172 0714 1268     		ldr	r2, [r2, #0]
 1173 0716 42F00402 		orr	r2, r2, #4
 1174 071a 1A60     		str	r2, [r3, #0]
 1175 071c 2EE0     		b	.L22
 1176              	.L24:
 504:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 505:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 506:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 507:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 1177              		.loc 1 507 0
 1178 071e 4FF08003 		mov	r3, #128
 1179 0722 CAF20003 		movt	r3, 40960
 1180 0726 4FF08002 		mov	r2, #128
 1181 072a CAF20002 		movt	r2, 40960
 1182 072e 1268     		ldr	r2, [r2, #0]
 1183 0730 42F00402 		orr	r2, r2, #4
 1184 0734 1A60     		str	r2, [r3, #0]
 1185 0736 21E0     		b	.L22
 1186              	.L23:
 508:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 509:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 510:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 511:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 512:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 513:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1187              		.loc 1 513 0
 1188 0738 7B68     		ldr	r3, [r7, #4]
 1189 073a 102B     		cmp	r3, #16
 1190 073c 0FD1     		bne	.L26
 514:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 515:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 1191              		.loc 1 515 0
 1192 073e 4FF06002 		mov	r2, #96
 1193 0742 CAF20002 		movt	r2, 40960
 1194 0746 4FF06003 		mov	r3, #96
 1195 074a CAF20003 		movt	r3, 40960
 1196 074e 1968     		ldr	r1, [r3, #0]
 1197 0750 4FF6FB73 		movw	r3, #65531
 1198 0754 C0F20F03 		movt	r3, 15
 1199 0758 0B40     		ands	r3, r3, r1
 1200 075a 1360     		str	r3, [r2, #0]
 1201 075c 0EE0     		b	.L22
 1202              	.L26:
 516:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 517:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 518:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 519:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 1203              		.loc 1 519 0
 1204 075e 4FF08002 		mov	r2, #128
 1205 0762 CAF20002 		movt	r2, 40960
 1206 0766 4FF08003 		mov	r3, #128
 1207 076a CAF20003 		movt	r3, 40960
 1208 076e 1968     		ldr	r1, [r3, #0]
 1209 0770 4FF6FB73 		movw	r3, #65531
 1210 0774 C0F20F03 		movt	r3, 15
 1211 0778 0B40     		ands	r3, r3, r1
 1212 077a 1360     		str	r3, [r2, #0]
 1213              	.L22:
 520:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 521:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 522:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1214              		.loc 1 522 0
 1215 077c 07F10C07 		add	r7, r7, #12
 1216 0780 BD46     		mov	sp, r7
 1217 0782 80BC     		pop	{r7}
 1218 0784 7047     		bx	lr
 1219              		.cfi_endproc
 1220              	.LFE39:
 1222 0786 00BF     		.align	2
 1223              		.global	FSMC_PCCARDCmd
 1224              		.thumb
 1225              		.thumb_func
 1227              	FSMC_PCCARDCmd:
 1228              	.LFB40:
 523:../stm32_lib/src/stm32f10x_fsmc.c **** 
 524:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 525:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 526:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 527:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 528:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 529:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 530:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 531:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1229              		.loc 1 531 0
 1230              		.cfi_startproc
 1231              		@ args = 0, pretend = 0, frame = 8
 1232              		@ frame_needed = 1, uses_anonymous_args = 0
 1233              		@ link register save eliminated.
 1234 0788 80B4     		push	{r7}
 1235              	.LCFI32:
 1236              		.cfi_def_cfa_offset 4
 1237              		.cfi_offset 7, -4
 1238 078a 83B0     		sub	sp, sp, #12
 1239              	.LCFI33:
 1240              		.cfi_def_cfa_offset 16
 1241 078c 00AF     		add	r7, sp, #0
 1242              	.LCFI34:
 1243              		.cfi_def_cfa_register 7
 1244 078e 0346     		mov	r3, r0
 1245 0790 FB71     		strb	r3, [r7, #7]
 532:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 533:../stm32_lib/src/stm32f10x_fsmc.c ****   
 534:../stm32_lib/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1246              		.loc 1 534 0
 1247 0792 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1248 0794 002B     		cmp	r3, #0
 1249 0796 0CD0     		beq	.L28
 535:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 536:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 537:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 1250              		.loc 1 537 0
 1251 0798 4FF0A003 		mov	r3, #160
 1252 079c CAF20003 		movt	r3, 40960
 1253 07a0 4FF0A002 		mov	r2, #160
 1254 07a4 CAF20002 		movt	r2, 40960
 1255 07a8 1268     		ldr	r2, [r2, #0]
 1256 07aa 42F00402 		orr	r2, r2, #4
 1257 07ae 1A60     		str	r2, [r3, #0]
 1258 07b0 0EE0     		b	.L27
 1259              	.L28:
 538:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 539:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 540:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 541:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 542:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 1260              		.loc 1 542 0
 1261 07b2 4FF0A002 		mov	r2, #160
 1262 07b6 CAF20002 		movt	r2, 40960
 1263 07ba 4FF0A003 		mov	r3, #160
 1264 07be CAF20003 		movt	r3, 40960
 1265 07c2 1968     		ldr	r1, [r3, #0]
 1266 07c4 4FF6FB73 		movw	r3, #65531
 1267 07c8 C0F20F03 		movt	r3, 15
 1268 07cc 0B40     		ands	r3, r3, r1
 1269 07ce 1360     		str	r3, [r2, #0]
 1270              	.L27:
 543:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 544:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1271              		.loc 1 544 0
 1272 07d0 07F10C07 		add	r7, r7, #12
 1273 07d4 BD46     		mov	sp, r7
 1274 07d6 80BC     		pop	{r7}
 1275 07d8 7047     		bx	lr
 1276              		.cfi_endproc
 1277              	.LFE40:
 1279 07da 00BF     		.align	2
 1280              		.global	FSMC_NANDECCCmd
 1281              		.thumb
 1282              		.thumb_func
 1284              	FSMC_NANDECCCmd:
 1285              	.LFB41:
 545:../stm32_lib/src/stm32f10x_fsmc.c **** 
 546:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 547:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 548:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 549:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 550:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 551:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 552:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 553:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 554:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 555:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 556:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 557:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1286              		.loc 1 557 0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 8
 1289              		@ frame_needed = 1, uses_anonymous_args = 0
 1290              		@ link register save eliminated.
 1291 07dc 80B4     		push	{r7}
 1292              	.LCFI35:
 1293              		.cfi_def_cfa_offset 4
 1294              		.cfi_offset 7, -4
 1295 07de 83B0     		sub	sp, sp, #12
 1296              	.LCFI36:
 1297              		.cfi_def_cfa_offset 16
 1298 07e0 00AF     		add	r7, sp, #0
 1299              	.LCFI37:
 1300              		.cfi_def_cfa_register 7
 1301 07e2 7860     		str	r0, [r7, #4]
 1302 07e4 0B46     		mov	r3, r1
 1303 07e6 FB70     		strb	r3, [r7, #3]
 558:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 559:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 560:../stm32_lib/src/stm32f10x_fsmc.c ****   
 561:../stm32_lib/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1304              		.loc 1 561 0
 1305 07e8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1306 07ea 002B     		cmp	r3, #0
 1307 07ec 1CD0     		beq	.L31
 562:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 563:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 564:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1308              		.loc 1 564 0
 1309 07ee 7B68     		ldr	r3, [r7, #4]
 1310 07f0 102B     		cmp	r3, #16
 1311 07f2 0CD1     		bne	.L32
 565:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 566:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 1312              		.loc 1 566 0
 1313 07f4 4FF06003 		mov	r3, #96
 1314 07f8 CAF20003 		movt	r3, 40960
 1315 07fc 4FF06002 		mov	r2, #96
 1316 0800 CAF20002 		movt	r2, 40960
 1317 0804 1268     		ldr	r2, [r2, #0]
 1318 0806 42F04002 		orr	r2, r2, #64
 1319 080a 1A60     		str	r2, [r3, #0]
 1320 080c 2EE0     		b	.L30
 1321              	.L32:
 567:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 568:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 569:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 570:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 1322              		.loc 1 570 0
 1323 080e 4FF08003 		mov	r3, #128
 1324 0812 CAF20003 		movt	r3, 40960
 1325 0816 4FF08002 		mov	r2, #128
 1326 081a CAF20002 		movt	r2, 40960
 1327 081e 1268     		ldr	r2, [r2, #0]
 1328 0820 42F04002 		orr	r2, r2, #64
 1329 0824 1A60     		str	r2, [r3, #0]
 1330 0826 21E0     		b	.L30
 1331              	.L31:
 571:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 572:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 573:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 574:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 575:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 576:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1332              		.loc 1 576 0
 1333 0828 7B68     		ldr	r3, [r7, #4]
 1334 082a 102B     		cmp	r3, #16
 1335 082c 0FD1     		bne	.L34
 577:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 578:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 1336              		.loc 1 578 0
 1337 082e 4FF06002 		mov	r2, #96
 1338 0832 CAF20002 		movt	r2, 40960
 1339 0836 4FF06003 		mov	r3, #96
 1340 083a CAF20003 		movt	r3, 40960
 1341 083e 1968     		ldr	r1, [r3, #0]
 1342 0840 4FF6BF73 		movw	r3, #65471
 1343 0844 C0F20F03 		movt	r3, 15
 1344 0848 0B40     		ands	r3, r3, r1
 1345 084a 1360     		str	r3, [r2, #0]
 1346 084c 0EE0     		b	.L30
 1347              	.L34:
 579:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 580:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 581:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 582:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 1348              		.loc 1 582 0
 1349 084e 4FF08002 		mov	r2, #128
 1350 0852 CAF20002 		movt	r2, 40960
 1351 0856 4FF08003 		mov	r3, #128
 1352 085a CAF20003 		movt	r3, 40960
 1353 085e 1968     		ldr	r1, [r3, #0]
 1354 0860 4FF6BF73 		movw	r3, #65471
 1355 0864 C0F20F03 		movt	r3, 15
 1356 0868 0B40     		ands	r3, r3, r1
 1357 086a 1360     		str	r3, [r2, #0]
 1358              	.L30:
 583:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 584:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 585:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1359              		.loc 1 585 0
 1360 086c 07F10C07 		add	r7, r7, #12
 1361 0870 BD46     		mov	sp, r7
 1362 0872 80BC     		pop	{r7}
 1363 0874 7047     		bx	lr
 1364              		.cfi_endproc
 1365              	.LFE41:
 1367 0876 00BF     		.align	2
 1368              		.global	FSMC_GetECC
 1369              		.thumb
 1370              		.thumb_func
 1372              	FSMC_GetECC:
 1373              	.LFB42:
 586:../stm32_lib/src/stm32f10x_fsmc.c **** 
 587:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 588:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Returns the error correction code register value.
 589:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 590:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 591:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 592:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 593:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 594:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 595:../stm32_lib/src/stm32f10x_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 596:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1374              		.loc 1 596 0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 16
 1377              		@ frame_needed = 1, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 1379 0878 80B4     		push	{r7}
 1380              	.LCFI38:
 1381              		.cfi_def_cfa_offset 4
 1382              		.cfi_offset 7, -4
 1383 087a 85B0     		sub	sp, sp, #20
 1384              	.LCFI39:
 1385              		.cfi_def_cfa_offset 24
 1386 087c 00AF     		add	r7, sp, #0
 1387              	.LCFI40:
 1388              		.cfi_def_cfa_register 7
 1389 087e 7860     		str	r0, [r7, #4]
 597:../stm32_lib/src/stm32f10x_fsmc.c ****   uint32_t eccval = 0x00000000;
 1390              		.loc 1 597 0
 1391 0880 4FF00003 		mov	r3, #0
 1392 0884 FB60     		str	r3, [r7, #12]
 598:../stm32_lib/src/stm32f10x_fsmc.c ****   
 599:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1393              		.loc 1 599 0
 1394 0886 7B68     		ldr	r3, [r7, #4]
 1395 0888 102B     		cmp	r3, #16
 1396 088a 06D1     		bne	.L36
 600:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 601:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Get the ECCR2 register value */
 602:../stm32_lib/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 1397              		.loc 1 602 0
 1398 088c 4FF06003 		mov	r3, #96
 1399 0890 CAF20003 		movt	r3, 40960
 1400 0894 5B69     		ldr	r3, [r3, #20]
 1401 0896 FB60     		str	r3, [r7, #12]
 1402 0898 05E0     		b	.L37
 1403              	.L36:
 603:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 604:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 605:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 606:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Get the ECCR3 register value */
 607:../stm32_lib/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1404              		.loc 1 607 0
 1405 089a 4FF08003 		mov	r3, #128
 1406 089e CAF20003 		movt	r3, 40960
 1407 08a2 5B69     		ldr	r3, [r3, #20]
 1408 08a4 FB60     		str	r3, [r7, #12]
 1409              	.L37:
 608:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 609:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Return the error correction code value */
 610:../stm32_lib/src/stm32f10x_fsmc.c ****   return(eccval);
 1410              		.loc 1 610 0
 1411 08a6 FB68     		ldr	r3, [r7, #12]
 611:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1412              		.loc 1 611 0
 1413 08a8 1846     		mov	r0, r3
 1414 08aa 07F11407 		add	r7, r7, #20
 1415 08ae BD46     		mov	sp, r7
 1416 08b0 80BC     		pop	{r7}
 1417 08b2 7047     		bx	lr
 1418              		.cfi_endproc
 1419              	.LFE42:
 1421              		.align	2
 1422              		.global	FSMC_ITConfig
 1423              		.thumb
 1424              		.thumb_func
 1426              	FSMC_ITConfig:
 1427              	.LFB43:
 612:../stm32_lib/src/stm32f10x_fsmc.c **** 
 613:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 614:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 615:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 616:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 617:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 618:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 619:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 620:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 621:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 622:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 623:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 624:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 625:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 626:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 627:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 628:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 629:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 630:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1428              		.loc 1 630 0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 16
 1431              		@ frame_needed = 1, uses_anonymous_args = 0
 1432              		@ link register save eliminated.
 1433 08b4 80B4     		push	{r7}
 1434              	.LCFI41:
 1435              		.cfi_def_cfa_offset 4
 1436              		.cfi_offset 7, -4
 1437 08b6 85B0     		sub	sp, sp, #20
 1438              	.LCFI42:
 1439              		.cfi_def_cfa_offset 24
 1440 08b8 00AF     		add	r7, sp, #0
 1441              	.LCFI43:
 1442              		.cfi_def_cfa_register 7
 1443 08ba F860     		str	r0, [r7, #12]
 1444 08bc B960     		str	r1, [r7, #8]
 1445 08be 1346     		mov	r3, r2
 1446 08c0 FB71     		strb	r3, [r7, #7]
 631:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 632:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 633:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 634:../stm32_lib/src/stm32f10x_fsmc.c ****   
 635:../stm32_lib/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1447              		.loc 1 635 0
 1448 08c2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1449 08c4 002B     		cmp	r3, #0
 1450 08c6 2DD0     		beq	.L39
 636:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 637:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 638:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1451              		.loc 1 638 0
 1452 08c8 FB68     		ldr	r3, [r7, #12]
 1453 08ca 102B     		cmp	r3, #16
 1454 08cc 0CD1     		bne	.L40
 639:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 640:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 1455              		.loc 1 640 0
 1456 08ce 4FF06003 		mov	r3, #96
 1457 08d2 CAF20003 		movt	r3, 40960
 1458 08d6 4FF06002 		mov	r2, #96
 1459 08da CAF20002 		movt	r2, 40960
 1460 08de 5168     		ldr	r1, [r2, #4]
 1461 08e0 BA68     		ldr	r2, [r7, #8]
 1462 08e2 0A43     		orrs	r2, r2, r1
 1463 08e4 5A60     		str	r2, [r3, #4]
 1464 08e6 50E0     		b	.L38
 1465              	.L40:
 641:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 642:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 643:../stm32_lib/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1466              		.loc 1 643 0
 1467 08e8 FB68     		ldr	r3, [r7, #12]
 1468 08ea B3F5807F 		cmp	r3, #256
 1469 08ee 0CD1     		bne	.L42
 644:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 645:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 1470              		.loc 1 645 0
 1471 08f0 4FF08003 		mov	r3, #128
 1472 08f4 CAF20003 		movt	r3, 40960
 1473 08f8 4FF08002 		mov	r2, #128
 1474 08fc CAF20002 		movt	r2, 40960
 1475 0900 5168     		ldr	r1, [r2, #4]
 1476 0902 BA68     		ldr	r2, [r7, #8]
 1477 0904 0A43     		orrs	r2, r2, r1
 1478 0906 5A60     		str	r2, [r3, #4]
 1479 0908 3FE0     		b	.L38
 1480              	.L42:
 646:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 647:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 648:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 649:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 650:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1481              		.loc 1 650 0
 1482 090a 4FF0A003 		mov	r3, #160
 1483 090e CAF20003 		movt	r3, 40960
 1484 0912 4FF0A002 		mov	r2, #160
 1485 0916 CAF20002 		movt	r2, 40960
 1486 091a 5168     		ldr	r1, [r2, #4]
 1487 091c BA68     		ldr	r2, [r7, #8]
 1488 091e 0A43     		orrs	r2, r2, r1
 1489 0920 5A60     		str	r2, [r3, #4]
 1490 0922 32E0     		b	.L38
 1491              	.L39:
 651:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 652:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 653:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 654:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 655:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 656:../stm32_lib/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1492              		.loc 1 656 0
 1493 0924 FB68     		ldr	r3, [r7, #12]
 1494 0926 102B     		cmp	r3, #16
 1495 0928 0ED1     		bne	.L43
 657:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 658:../stm32_lib/src/stm32f10x_fsmc.c ****       
 659:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 1496              		.loc 1 659 0
 1497 092a 4FF06003 		mov	r3, #96
 1498 092e CAF20003 		movt	r3, 40960
 1499 0932 4FF06002 		mov	r2, #96
 1500 0936 CAF20002 		movt	r2, 40960
 1501 093a 5168     		ldr	r1, [r2, #4]
 1502 093c BA68     		ldr	r2, [r7, #8]
 1503 093e 6FEA0202 		mvn	r2, r2
 1504 0942 0A40     		ands	r2, r2, r1
 1505 0944 5A60     		str	r2, [r3, #4]
 1506 0946 20E0     		b	.L38
 1507              	.L43:
 660:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 661:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 662:../stm32_lib/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1508              		.loc 1 662 0
 1509 0948 FB68     		ldr	r3, [r7, #12]
 1510 094a B3F5807F 		cmp	r3, #256
 1511 094e 0ED1     		bne	.L44
 663:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 664:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 1512              		.loc 1 664 0
 1513 0950 4FF08003 		mov	r3, #128
 1514 0954 CAF20003 		movt	r3, 40960
 1515 0958 4FF08002 		mov	r2, #128
 1516 095c CAF20002 		movt	r2, 40960
 1517 0960 5168     		ldr	r1, [r2, #4]
 1518 0962 BA68     		ldr	r2, [r7, #8]
 1519 0964 6FEA0202 		mvn	r2, r2
 1520 0968 0A40     		ands	r2, r2, r1
 1521 096a 5A60     		str	r2, [r3, #4]
 1522 096c 0DE0     		b	.L38
 1523              	.L44:
 665:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 666:../stm32_lib/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 667:../stm32_lib/src/stm32f10x_fsmc.c ****     else
 668:../stm32_lib/src/stm32f10x_fsmc.c ****     {
 669:../stm32_lib/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1524              		.loc 1 669 0
 1525 096e 4FF0A003 		mov	r3, #160
 1526 0972 CAF20003 		movt	r3, 40960
 1527 0976 4FF0A002 		mov	r2, #160
 1528 097a CAF20002 		movt	r2, 40960
 1529 097e 5168     		ldr	r1, [r2, #4]
 1530 0980 BA68     		ldr	r2, [r7, #8]
 1531 0982 6FEA0202 		mvn	r2, r2
 1532 0986 0A40     		ands	r2, r2, r1
 1533 0988 5A60     		str	r2, [r3, #4]
 1534              	.L38:
 670:../stm32_lib/src/stm32f10x_fsmc.c ****     }
 671:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 672:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1535              		.loc 1 672 0
 1536 098a 07F11407 		add	r7, r7, #20
 1537 098e BD46     		mov	sp, r7
 1538 0990 80BC     		pop	{r7}
 1539 0992 7047     		bx	lr
 1540              		.cfi_endproc
 1541              	.LFE43:
 1543              		.align	2
 1544              		.global	FSMC_GetFlagStatus
 1545              		.thumb
 1546              		.thumb_func
 1548              	FSMC_GetFlagStatus:
 1549              	.LFB44:
 673:../stm32_lib/src/stm32f10x_fsmc.c **** 
 674:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 675:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 676:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 677:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 678:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 679:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 680:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 681:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 682:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 683:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 684:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 685:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 686:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 687:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 688:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 689:../stm32_lib/src/stm32f10x_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 690:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1550              		.loc 1 690 0
 1551              		.cfi_startproc
 1552              		@ args = 0, pretend = 0, frame = 16
 1553              		@ frame_needed = 1, uses_anonymous_args = 0
 1554              		@ link register save eliminated.
 1555 0994 80B4     		push	{r7}
 1556              	.LCFI44:
 1557              		.cfi_def_cfa_offset 4
 1558              		.cfi_offset 7, -4
 1559 0996 85B0     		sub	sp, sp, #20
 1560              	.LCFI45:
 1561              		.cfi_def_cfa_offset 24
 1562 0998 00AF     		add	r7, sp, #0
 1563              	.LCFI46:
 1564              		.cfi_def_cfa_register 7
 1565 099a 7860     		str	r0, [r7, #4]
 1566 099c 3960     		str	r1, [r7, #0]
 691:../stm32_lib/src/stm32f10x_fsmc.c ****   FlagStatus bitstatus = RESET;
 1567              		.loc 1 691 0
 1568 099e 4FF00003 		mov	r3, #0
 1569 09a2 FB73     		strb	r3, [r7, #15]
 692:../stm32_lib/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1570              		.loc 1 692 0
 1571 09a4 4FF00003 		mov	r3, #0
 1572 09a8 BB60     		str	r3, [r7, #8]
 693:../stm32_lib/src/stm32f10x_fsmc.c ****   
 694:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 695:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 696:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 697:../stm32_lib/src/stm32f10x_fsmc.c ****   
 698:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1573              		.loc 1 698 0
 1574 09aa 7B68     		ldr	r3, [r7, #4]
 1575 09ac 102B     		cmp	r3, #16
 1576 09ae 06D1     		bne	.L46
 699:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 700:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1577              		.loc 1 700 0
 1578 09b0 4FF06003 		mov	r3, #96
 1579 09b4 CAF20003 		movt	r3, 40960
 1580 09b8 5B68     		ldr	r3, [r3, #4]
 1581 09ba BB60     		str	r3, [r7, #8]
 1582 09bc 10E0     		b	.L47
 1583              	.L46:
 701:../stm32_lib/src/stm32f10x_fsmc.c ****   }  
 702:../stm32_lib/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1584              		.loc 1 702 0
 1585 09be 7B68     		ldr	r3, [r7, #4]
 1586 09c0 B3F5807F 		cmp	r3, #256
 1587 09c4 06D1     		bne	.L48
 703:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 704:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1588              		.loc 1 704 0
 1589 09c6 4FF08003 		mov	r3, #128
 1590 09ca CAF20003 		movt	r3, 40960
 1591 09ce 5B68     		ldr	r3, [r3, #4]
 1592 09d0 BB60     		str	r3, [r7, #8]
 1593 09d2 05E0     		b	.L47
 1594              	.L48:
 705:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 706:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 707:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 708:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 709:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1595              		.loc 1 709 0
 1596 09d4 4FF0A003 		mov	r3, #160
 1597 09d8 CAF20003 		movt	r3, 40960
 1598 09dc 5B68     		ldr	r3, [r3, #4]
 1599 09de BB60     		str	r3, [r7, #8]
 1600              	.L47:
 710:../stm32_lib/src/stm32f10x_fsmc.c ****   } 
 711:../stm32_lib/src/stm32f10x_fsmc.c ****   
 712:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Get the flag status */
 713:../stm32_lib/src/stm32f10x_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1601              		.loc 1 713 0
 1602 09e0 BA68     		ldr	r2, [r7, #8]
 1603 09e2 3B68     		ldr	r3, [r7, #0]
 1604 09e4 1340     		ands	r3, r3, r2
 1605 09e6 002B     		cmp	r3, #0
 1606 09e8 03D0     		beq	.L49
 714:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 715:../stm32_lib/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 1607              		.loc 1 715 0
 1608 09ea 4FF00103 		mov	r3, #1
 1609 09ee FB73     		strb	r3, [r7, #15]
 1610 09f0 02E0     		b	.L50
 1611              	.L49:
 716:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 717:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 718:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 719:../stm32_lib/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1612              		.loc 1 719 0
 1613 09f2 4FF00003 		mov	r3, #0
 1614 09f6 FB73     		strb	r3, [r7, #15]
 1615              	.L50:
 720:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 721:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Return the flag status */
 722:../stm32_lib/src/stm32f10x_fsmc.c ****   return bitstatus;
 1616              		.loc 1 722 0
 1617 09f8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 723:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1618              		.loc 1 723 0
 1619 09fa 1846     		mov	r0, r3
 1620 09fc 07F11407 		add	r7, r7, #20
 1621 0a00 BD46     		mov	sp, r7
 1622 0a02 80BC     		pop	{r7}
 1623 0a04 7047     		bx	lr
 1624              		.cfi_endproc
 1625              	.LFE44:
 1627 0a06 00BF     		.align	2
 1628              		.global	FSMC_ClearFlag
 1629              		.thumb
 1630              		.thumb_func
 1632              	FSMC_ClearFlag:
 1633              	.LFB45:
 724:../stm32_lib/src/stm32f10x_fsmc.c **** 
 725:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 726:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMCs pending flags.
 727:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 728:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 729:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 730:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 731:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 732:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 733:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 734:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 735:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 736:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 737:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 738:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 739:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 740:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1634              		.loc 1 740 0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 8
 1637              		@ frame_needed = 1, uses_anonymous_args = 0
 1638              		@ link register save eliminated.
 1639 0a08 80B4     		push	{r7}
 1640              	.LCFI47:
 1641              		.cfi_def_cfa_offset 4
 1642              		.cfi_offset 7, -4
 1643 0a0a 83B0     		sub	sp, sp, #12
 1644              	.LCFI48:
 1645              		.cfi_def_cfa_offset 16
 1646 0a0c 00AF     		add	r7, sp, #0
 1647              	.LCFI49:
 1648              		.cfi_def_cfa_register 7
 1649 0a0e 7860     		str	r0, [r7, #4]
 1650 0a10 3960     		str	r1, [r7, #0]
 741:../stm32_lib/src/stm32f10x_fsmc.c ****  /* Check the parameters */
 742:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 743:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 744:../stm32_lib/src/stm32f10x_fsmc.c ****     
 745:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1651              		.loc 1 745 0
 1652 0a12 7B68     		ldr	r3, [r7, #4]
 1653 0a14 102B     		cmp	r3, #16
 1654 0a16 0ED1     		bne	.L52
 746:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 747:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 1655              		.loc 1 747 0
 1656 0a18 4FF06003 		mov	r3, #96
 1657 0a1c CAF20003 		movt	r3, 40960
 1658 0a20 4FF06002 		mov	r2, #96
 1659 0a24 CAF20002 		movt	r2, 40960
 1660 0a28 5168     		ldr	r1, [r2, #4]
 1661 0a2a 3A68     		ldr	r2, [r7, #0]
 1662 0a2c 6FEA0202 		mvn	r2, r2
 1663 0a30 0A40     		ands	r2, r2, r1
 1664 0a32 5A60     		str	r2, [r3, #4]
 1665 0a34 20E0     		b	.L51
 1666              	.L52:
 748:../stm32_lib/src/stm32f10x_fsmc.c ****   }  
 749:../stm32_lib/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1667              		.loc 1 749 0
 1668 0a36 7B68     		ldr	r3, [r7, #4]
 1669 0a38 B3F5807F 		cmp	r3, #256
 1670 0a3c 0ED1     		bne	.L54
 750:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 751:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 1671              		.loc 1 751 0
 1672 0a3e 4FF08003 		mov	r3, #128
 1673 0a42 CAF20003 		movt	r3, 40960
 1674 0a46 4FF08002 		mov	r2, #128
 1675 0a4a CAF20002 		movt	r2, 40960
 1676 0a4e 5168     		ldr	r1, [r2, #4]
 1677 0a50 3A68     		ldr	r2, [r7, #0]
 1678 0a52 6FEA0202 		mvn	r2, r2
 1679 0a56 0A40     		ands	r2, r2, r1
 1680 0a58 5A60     		str	r2, [r3, #4]
 1681 0a5a 0DE0     		b	.L51
 1682              	.L54:
 752:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 753:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 754:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 755:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 756:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1683              		.loc 1 756 0
 1684 0a5c 4FF0A003 		mov	r3, #160
 1685 0a60 CAF20003 		movt	r3, 40960
 1686 0a64 4FF0A002 		mov	r2, #160
 1687 0a68 CAF20002 		movt	r2, 40960
 1688 0a6c 5168     		ldr	r1, [r2, #4]
 1689 0a6e 3A68     		ldr	r2, [r7, #0]
 1690 0a70 6FEA0202 		mvn	r2, r2
 1691 0a74 0A40     		ands	r2, r2, r1
 1692 0a76 5A60     		str	r2, [r3, #4]
 1693              	.L51:
 757:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 758:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1694              		.loc 1 758 0
 1695 0a78 07F10C07 		add	r7, r7, #12
 1696 0a7c BD46     		mov	sp, r7
 1697 0a7e 80BC     		pop	{r7}
 1698 0a80 7047     		bx	lr
 1699              		.cfi_endproc
 1700              	.LFE45:
 1702 0a82 00BF     		.align	2
 1703              		.global	FSMC_GetITStatus
 1704              		.thumb
 1705              		.thumb_func
 1707              	FSMC_GetITStatus:
 1708              	.LFB46:
 759:../stm32_lib/src/stm32f10x_fsmc.c **** 
 760:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 761:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 762:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 763:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 764:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 765:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 766:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 767:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 768:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 769:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 770:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 771:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 772:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 773:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 774:../stm32_lib/src/stm32f10x_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 775:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1709              		.loc 1 775 0
 1710              		.cfi_startproc
 1711              		@ args = 0, pretend = 0, frame = 24
 1712              		@ frame_needed = 1, uses_anonymous_args = 0
 1713              		@ link register save eliminated.
 1714 0a84 80B4     		push	{r7}
 1715              	.LCFI50:
 1716              		.cfi_def_cfa_offset 4
 1717              		.cfi_offset 7, -4
 1718 0a86 87B0     		sub	sp, sp, #28
 1719              	.LCFI51:
 1720              		.cfi_def_cfa_offset 32
 1721 0a88 00AF     		add	r7, sp, #0
 1722              	.LCFI52:
 1723              		.cfi_def_cfa_register 7
 1724 0a8a 7860     		str	r0, [r7, #4]
 1725 0a8c 3960     		str	r1, [r7, #0]
 776:../stm32_lib/src/stm32f10x_fsmc.c ****   ITStatus bitstatus = RESET;
 1726              		.loc 1 776 0
 1727 0a8e 4FF00003 		mov	r3, #0
 1728 0a92 FB75     		strb	r3, [r7, #23]
 777:../stm32_lib/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1729              		.loc 1 777 0
 1730 0a94 4FF00003 		mov	r3, #0
 1731 0a98 3B61     		str	r3, [r7, #16]
 1732 0a9a 4FF00003 		mov	r3, #0
 1733 0a9e FB60     		str	r3, [r7, #12]
 1734 0aa0 4FF00003 		mov	r3, #0
 1735 0aa4 BB60     		str	r3, [r7, #8]
 778:../stm32_lib/src/stm32f10x_fsmc.c ****   
 779:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 780:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 781:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 782:../stm32_lib/src/stm32f10x_fsmc.c ****   
 783:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1736              		.loc 1 783 0
 1737 0aa6 7B68     		ldr	r3, [r7, #4]
 1738 0aa8 102B     		cmp	r3, #16
 1739 0aaa 06D1     		bne	.L56
 784:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 785:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1740              		.loc 1 785 0
 1741 0aac 4FF06003 		mov	r3, #96
 1742 0ab0 CAF20003 		movt	r3, 40960
 1743 0ab4 5B68     		ldr	r3, [r3, #4]
 1744 0ab6 3B61     		str	r3, [r7, #16]
 1745 0ab8 10E0     		b	.L57
 1746              	.L56:
 786:../stm32_lib/src/stm32f10x_fsmc.c ****   }  
 787:../stm32_lib/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1747              		.loc 1 787 0
 1748 0aba 7B68     		ldr	r3, [r7, #4]
 1749 0abc B3F5807F 		cmp	r3, #256
 1750 0ac0 06D1     		bne	.L58
 788:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 789:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1751              		.loc 1 789 0
 1752 0ac2 4FF08003 		mov	r3, #128
 1753 0ac6 CAF20003 		movt	r3, 40960
 1754 0aca 5B68     		ldr	r3, [r3, #4]
 1755 0acc 3B61     		str	r3, [r7, #16]
 1756 0ace 05E0     		b	.L57
 1757              	.L58:
 790:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 791:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 792:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 793:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 794:../stm32_lib/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1758              		.loc 1 794 0
 1759 0ad0 4FF0A003 		mov	r3, #160
 1760 0ad4 CAF20003 		movt	r3, 40960
 1761 0ad8 5B68     		ldr	r3, [r3, #4]
 1762 0ada 3B61     		str	r3, [r7, #16]
 1763              	.L57:
 795:../stm32_lib/src/stm32f10x_fsmc.c ****   } 
 796:../stm32_lib/src/stm32f10x_fsmc.c ****   
 797:../stm32_lib/src/stm32f10x_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1764              		.loc 1 797 0
 1765 0adc 3A69     		ldr	r2, [r7, #16]
 1766 0ade 3B68     		ldr	r3, [r7, #0]
 1767 0ae0 1340     		ands	r3, r3, r2
 1768 0ae2 FB60     		str	r3, [r7, #12]
 798:../stm32_lib/src/stm32f10x_fsmc.c ****   
 799:../stm32_lib/src/stm32f10x_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1769              		.loc 1 799 0
 1770 0ae4 3B68     		ldr	r3, [r7, #0]
 1771 0ae6 4FEAD302 		lsr	r2, r3, #3
 1772 0aea 3B69     		ldr	r3, [r7, #16]
 1773 0aec 1340     		ands	r3, r3, r2
 1774 0aee BB60     		str	r3, [r7, #8]
 800:../stm32_lib/src/stm32f10x_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1775              		.loc 1 800 0
 1776 0af0 FB68     		ldr	r3, [r7, #12]
 1777 0af2 002B     		cmp	r3, #0
 1778 0af4 06D0     		beq	.L59
 1779              		.loc 1 800 0 is_stmt 0 discriminator 1
 1780 0af6 BB68     		ldr	r3, [r7, #8]
 1781 0af8 002B     		cmp	r3, #0
 1782 0afa 03D0     		beq	.L59
 801:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 802:../stm32_lib/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 1783              		.loc 1 802 0 is_stmt 1
 1784 0afc 4FF00103 		mov	r3, #1
 1785 0b00 FB75     		strb	r3, [r7, #23]
 1786 0b02 02E0     		b	.L60
 1787              	.L59:
 803:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 804:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 805:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 806:../stm32_lib/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1788              		.loc 1 806 0
 1789 0b04 4FF00003 		mov	r3, #0
 1790 0b08 FB75     		strb	r3, [r7, #23]
 1791              	.L60:
 807:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 808:../stm32_lib/src/stm32f10x_fsmc.c ****   return bitstatus; 
 1792              		.loc 1 808 0
 1793 0b0a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 809:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1794              		.loc 1 809 0
 1795 0b0c 1846     		mov	r0, r3
 1796 0b0e 07F11C07 		add	r7, r7, #28
 1797 0b12 BD46     		mov	sp, r7
 1798 0b14 80BC     		pop	{r7}
 1799 0b16 7047     		bx	lr
 1800              		.cfi_endproc
 1801              	.LFE46:
 1803              		.align	2
 1804              		.global	FSMC_ClearITPendingBit
 1805              		.thumb
 1806              		.thumb_func
 1808              	FSMC_ClearITPendingBit:
 1809              	.LFB47:
 810:../stm32_lib/src/stm32f10x_fsmc.c **** 
 811:../stm32_lib/src/stm32f10x_fsmc.c **** /**
 812:../stm32_lib/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMCs interrupt pending bits.
 813:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 814:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 815:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 816:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 817:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 818:../stm32_lib/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 819:../stm32_lib/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 820:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 821:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 822:../stm32_lib/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 823:../stm32_lib/src/stm32f10x_fsmc.c ****   * @retval None
 824:../stm32_lib/src/stm32f10x_fsmc.c ****   */
 825:../stm32_lib/src/stm32f10x_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 826:../stm32_lib/src/stm32f10x_fsmc.c **** {
 1810              		.loc 1 826 0
 1811              		.cfi_startproc
 1812              		@ args = 0, pretend = 0, frame = 8
 1813              		@ frame_needed = 1, uses_anonymous_args = 0
 1814              		@ link register save eliminated.
 1815 0b18 80B4     		push	{r7}
 1816              	.LCFI53:
 1817              		.cfi_def_cfa_offset 4
 1818              		.cfi_offset 7, -4
 1819 0b1a 83B0     		sub	sp, sp, #12
 1820              	.LCFI54:
 1821              		.cfi_def_cfa_offset 16
 1822 0b1c 00AF     		add	r7, sp, #0
 1823              	.LCFI55:
 1824              		.cfi_def_cfa_register 7
 1825 0b1e 7860     		str	r0, [r7, #4]
 1826 0b20 3960     		str	r1, [r7, #0]
 827:../stm32_lib/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 828:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 829:../stm32_lib/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 830:../stm32_lib/src/stm32f10x_fsmc.c ****     
 831:../stm32_lib/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1827              		.loc 1 831 0
 1828 0b22 7B68     		ldr	r3, [r7, #4]
 1829 0b24 102B     		cmp	r3, #16
 1830 0b26 10D1     		bne	.L62
 832:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 833:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 1831              		.loc 1 833 0
 1832 0b28 4FF06003 		mov	r3, #96
 1833 0b2c CAF20003 		movt	r3, 40960
 1834 0b30 4FF06002 		mov	r2, #96
 1835 0b34 CAF20002 		movt	r2, 40960
 1836 0b38 5168     		ldr	r1, [r2, #4]
 1837 0b3a 3A68     		ldr	r2, [r7, #0]
 1838 0b3c 4FEAD202 		lsr	r2, r2, #3
 1839 0b40 6FEA0202 		mvn	r2, r2
 1840 0b44 0A40     		ands	r2, r2, r1
 1841 0b46 5A60     		str	r2, [r3, #4]
 1842 0b48 24E0     		b	.L61
 1843              	.L62:
 834:../stm32_lib/src/stm32f10x_fsmc.c ****   }  
 835:../stm32_lib/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1844              		.loc 1 835 0
 1845 0b4a 7B68     		ldr	r3, [r7, #4]
 1846 0b4c B3F5807F 		cmp	r3, #256
 1847 0b50 10D1     		bne	.L64
 836:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 837:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 1848              		.loc 1 837 0
 1849 0b52 4FF08003 		mov	r3, #128
 1850 0b56 CAF20003 		movt	r3, 40960
 1851 0b5a 4FF08002 		mov	r2, #128
 1852 0b5e CAF20002 		movt	r2, 40960
 1853 0b62 5168     		ldr	r1, [r2, #4]
 1854 0b64 3A68     		ldr	r2, [r7, #0]
 1855 0b66 4FEAD202 		lsr	r2, r2, #3
 1856 0b6a 6FEA0202 		mvn	r2, r2
 1857 0b6e 0A40     		ands	r2, r2, r1
 1858 0b70 5A60     		str	r2, [r3, #4]
 1859 0b72 0FE0     		b	.L61
 1860              	.L64:
 838:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 839:../stm32_lib/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 840:../stm32_lib/src/stm32f10x_fsmc.c ****   else
 841:../stm32_lib/src/stm32f10x_fsmc.c ****   {
 842:../stm32_lib/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1861              		.loc 1 842 0
 1862 0b74 4FF0A003 		mov	r3, #160
 1863 0b78 CAF20003 		movt	r3, 40960
 1864 0b7c 4FF0A002 		mov	r2, #160
 1865 0b80 CAF20002 		movt	r2, 40960
 1866 0b84 5168     		ldr	r1, [r2, #4]
 1867 0b86 3A68     		ldr	r2, [r7, #0]
 1868 0b88 4FEAD202 		lsr	r2, r2, #3
 1869 0b8c 6FEA0202 		mvn	r2, r2
 1870 0b90 0A40     		ands	r2, r2, r1
 1871 0b92 5A60     		str	r2, [r3, #4]
 1872              	.L61:
 843:../stm32_lib/src/stm32f10x_fsmc.c ****   }
 844:../stm32_lib/src/stm32f10x_fsmc.c **** }
 1873              		.loc 1 844 0
 1874 0b94 07F10C07 		add	r7, r7, #12
 1875 0b98 BD46     		mov	sp, r7
 1876 0b9a 80BC     		pop	{r7}
 1877 0b9c 7047     		bx	lr
 1878              		.cfi_endproc
 1879              	.LFE47:
 1881              	.Letext0:
 1882              		.file 2 "/opt/CodeSourcery/arm-2011.09/bin/../lib/gcc/arm-none-eabi/4.6.1/../../../../arm-none-eab
 1883              		.file 3 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x.h"
 1884              		.file 4 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x_fsmc.h"
 1885              		.file 5 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_fsmc.c
     /tmp/cc7DIFOf.s:18     .text:00000000 $t
     /tmp/cc7DIFOf.s:23     .text:00000000 FSMC_NORSRAMDeInit
     /tmp/cc7DIFOf.s:84     .text:0000005c FSMC_NANDDeInit
     /tmp/cc7DIFOf.s:162    .text:000000e8 FSMC_PCCARDDeInit
     /tmp/cc7DIFOf.s:213    .text:00000138 FSMC_NORSRAMInit
     /tmp/cc7DIFOf.s:431    .text:00000284 FSMC_NANDInit
     /tmp/cc7DIFOf.s:592    .text:00000384 FSMC_PCCARDInit
     /tmp/cc7DIFOf.s:730    .text:00000458 FSMC_NORSRAMStructInit
     /tmp/cc7DIFOf.s:879    .text:00000558 FSMC_NANDStructInit
     /tmp/cc7DIFOf.s:978    .text:000005f4 FSMC_PCCARDStructInit
     /tmp/cc7DIFOf.s:1081   .text:00000698 FSMC_NORSRAMCmd
     /tmp/cc7DIFOf.s:1139   .text:000006ec FSMC_NANDCmd
     /tmp/cc7DIFOf.s:1227   .text:00000788 FSMC_PCCARDCmd
     /tmp/cc7DIFOf.s:1284   .text:000007dc FSMC_NANDECCCmd
     /tmp/cc7DIFOf.s:1372   .text:00000878 FSMC_GetECC
     /tmp/cc7DIFOf.s:1426   .text:000008b4 FSMC_ITConfig
     /tmp/cc7DIFOf.s:1548   .text:00000994 FSMC_GetFlagStatus
     /tmp/cc7DIFOf.s:1632   .text:00000a08 FSMC_ClearFlag
     /tmp/cc7DIFOf.s:1707   .text:00000a84 FSMC_GetITStatus
     /tmp/cc7DIFOf.s:1808   .text:00000b18 FSMC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
