#include "kernels_RVV_32x10_fp16.h"



#include <stdio.h>
#include <stdlib.h>

#include <riscv_vector.h>


// gemm_RVV_10x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 10] @DRAM
// )
void gemm_RVV_10x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(10));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
}

// gemm_RVV_10x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 10] @DRAM
// )
void gemm_RVV_10x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(10));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(10));
}

// gemm_RVV_10x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 10] @DRAM
// )
void gemm_RVV_10x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
}

// gemm_RVV_10x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 10] @DRAM
// )
void gemm_RVV_10x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
}

// gemm_RVV_10x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 10] @DRAM
// )
void gemm_RVV_10x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
}

// gemm_RVV_10x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 10] @DRAM
// )
void gemm_RVV_10x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
}

// gemm_RVV_10x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 10] @DRAM
// )
void gemm_RVV_10x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
}

// gemm_RVV_10x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 10] @DRAM
// )
void gemm_RVV_10x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
}

// gemm_RVV_10x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 10] @DRAM
// )
void gemm_RVV_10x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
}

// gemm_RVV_10x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 10] @DRAM
// )
void gemm_RVV_10x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
}

// gemm_RVV_10x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 10] @DRAM
// )
void gemm_RVV_10x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
}

// gemm_RVV_10x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 10] @DRAM
// )
void gemm_RVV_10x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
}

// gemm_RVV_10x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 10] @DRAM
// )
void gemm_RVV_10x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
}

// gemm_RVV_10x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 10] @DRAM
// )
void gemm_RVV_10x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
}

// gemm_RVV_10x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 10] @DRAM
// )
void gemm_RVV_10x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
}

// gemm_RVV_10x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 10] @DRAM
// )
void gemm_RVV_10x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
}

// gemm_RVV_10x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 10] @DRAM
// )
void gemm_RVV_10x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
}

// gemm_RVV_10x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 10] @DRAM
// )
void gemm_RVV_10x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
}

// gemm_RVV_10x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 10] @DRAM
// )
void gemm_RVV_10x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
}

// gemm_RVV_10x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 10] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 10] @DRAM
// )
void gemm_RVV_10x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(10));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(10));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(10));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(10));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(10));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(10));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(10));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(10));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(10));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(10));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(10));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(10));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(10));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(10));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(10));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(10));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(10));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(10));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(10));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(10));
}

// gemm_RVV_11x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 11] @DRAM
// )
void gemm_RVV_11x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(11));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
}

// gemm_RVV_11x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 11] @DRAM
// )
void gemm_RVV_11x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(11));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(11));
}

// gemm_RVV_11x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 11] @DRAM
// )
void gemm_RVV_11x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
}

// gemm_RVV_11x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 11] @DRAM
// )
void gemm_RVV_11x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
}

// gemm_RVV_11x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 11] @DRAM
// )
void gemm_RVV_11x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
}

// gemm_RVV_11x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 11] @DRAM
// )
void gemm_RVV_11x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
}

// gemm_RVV_11x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 11] @DRAM
// )
void gemm_RVV_11x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
}

// gemm_RVV_11x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 11] @DRAM
// )
void gemm_RVV_11x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
}

// gemm_RVV_11x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 11] @DRAM
// )
void gemm_RVV_11x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
}

// gemm_RVV_11x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 11] @DRAM
// )
void gemm_RVV_11x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
}

// gemm_RVV_11x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 11] @DRAM
// )
void gemm_RVV_11x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
}

// gemm_RVV_11x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 11] @DRAM
// )
void gemm_RVV_11x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
}

// gemm_RVV_11x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 11] @DRAM
// )
void gemm_RVV_11x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
}

// gemm_RVV_11x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 11] @DRAM
// )
void gemm_RVV_11x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
}

// gemm_RVV_11x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 11] @DRAM
// )
void gemm_RVV_11x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
}

// gemm_RVV_11x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 11] @DRAM
// )
void gemm_RVV_11x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
}

// gemm_RVV_11x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 11] @DRAM
// )
void gemm_RVV_11x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
}

// gemm_RVV_11x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 11] @DRAM
// )
void gemm_RVV_11x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
}

// gemm_RVV_11x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 11] @DRAM
// )
void gemm_RVV_11x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
}

// gemm_RVV_11x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 11] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 11] @DRAM
// )
void gemm_RVV_11x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(11));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(11));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(11));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(11));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(11));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(11));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(11));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(11));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(11));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(11));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(11));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(11));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(11));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(11));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(11));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(11));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(11));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(11));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(11));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(11));
}

// gemm_RVV_12x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 12] @DRAM
// )
void gemm_RVV_12x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(12));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
}

// gemm_RVV_12x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 12] @DRAM
// )
void gemm_RVV_12x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(12));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(12));
}

// gemm_RVV_12x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 12] @DRAM
// )
void gemm_RVV_12x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
}

// gemm_RVV_12x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 12] @DRAM
// )
void gemm_RVV_12x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
}

// gemm_RVV_12x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 12] @DRAM
// )
void gemm_RVV_12x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
}

// gemm_RVV_12x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 12] @DRAM
// )
void gemm_RVV_12x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
}

// gemm_RVV_12x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 12] @DRAM
// )
void gemm_RVV_12x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
}

// gemm_RVV_12x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 12] @DRAM
// )
void gemm_RVV_12x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
}

// gemm_RVV_12x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 12] @DRAM
// )
void gemm_RVV_12x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
}

// gemm_RVV_12x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 12] @DRAM
// )
void gemm_RVV_12x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
}

// gemm_RVV_12x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 12] @DRAM
// )
void gemm_RVV_12x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
}

// gemm_RVV_12x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 12] @DRAM
// )
void gemm_RVV_12x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
}

// gemm_RVV_12x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 12] @DRAM
// )
void gemm_RVV_12x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
}

// gemm_RVV_12x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 12] @DRAM
// )
void gemm_RVV_12x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
}

// gemm_RVV_12x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 12] @DRAM
// )
void gemm_RVV_12x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
}

// gemm_RVV_12x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 12] @DRAM
// )
void gemm_RVV_12x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
}

// gemm_RVV_12x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 12] @DRAM
// )
void gemm_RVV_12x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
}

// gemm_RVV_12x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 12] @DRAM
// )
void gemm_RVV_12x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
}

// gemm_RVV_12x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 12] @DRAM
// )
void gemm_RVV_12x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
}

// gemm_RVV_12x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 12] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 12] @DRAM
// )
void gemm_RVV_12x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(12));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(12));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(12));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(12));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(12));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(12));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(12));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(12));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(12));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(12));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(12));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(12));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(12));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(12));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(12));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(12));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(12));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(12));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(12));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(12));
}

// gemm_RVV_13x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 13] @DRAM
// )
void gemm_RVV_13x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(13));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
}

// gemm_RVV_13x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 13] @DRAM
// )
void gemm_RVV_13x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(13));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(13));
}

// gemm_RVV_13x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 13] @DRAM
// )
void gemm_RVV_13x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
}

// gemm_RVV_13x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 13] @DRAM
// )
void gemm_RVV_13x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
}

// gemm_RVV_13x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 13] @DRAM
// )
void gemm_RVV_13x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
}

// gemm_RVV_13x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 13] @DRAM
// )
void gemm_RVV_13x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
}

// gemm_RVV_13x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 13] @DRAM
// )
void gemm_RVV_13x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
}

// gemm_RVV_13x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 13] @DRAM
// )
void gemm_RVV_13x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
}

// gemm_RVV_13x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 13] @DRAM
// )
void gemm_RVV_13x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
}

// gemm_RVV_13x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 13] @DRAM
// )
void gemm_RVV_13x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
}

// gemm_RVV_13x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 13] @DRAM
// )
void gemm_RVV_13x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
}

// gemm_RVV_13x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 13] @DRAM
// )
void gemm_RVV_13x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
}

// gemm_RVV_13x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 13] @DRAM
// )
void gemm_RVV_13x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
}

// gemm_RVV_13x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 13] @DRAM
// )
void gemm_RVV_13x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
}

// gemm_RVV_13x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 13] @DRAM
// )
void gemm_RVV_13x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
}

// gemm_RVV_13x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 13] @DRAM
// )
void gemm_RVV_13x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
}

// gemm_RVV_13x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 13] @DRAM
// )
void gemm_RVV_13x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
}

// gemm_RVV_13x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 13] @DRAM
// )
void gemm_RVV_13x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
}

// gemm_RVV_13x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 13] @DRAM
// )
void gemm_RVV_13x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
}

// gemm_RVV_13x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 13] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 13] @DRAM
// )
void gemm_RVV_13x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(13));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(13));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(13));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(13));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(13));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(13));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(13));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(13));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(13));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(13));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(13));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(13));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(13));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(13));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(13));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(13));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(13));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(13));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(13));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(13));
}

// gemm_RVV_14x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 14] @DRAM
// )
void gemm_RVV_14x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(14));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
}

// gemm_RVV_14x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 14] @DRAM
// )
void gemm_RVV_14x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(14));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(14));
}

// gemm_RVV_14x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 14] @DRAM
// )
void gemm_RVV_14x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
}

// gemm_RVV_14x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 14] @DRAM
// )
void gemm_RVV_14x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
}

// gemm_RVV_14x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 14] @DRAM
// )
void gemm_RVV_14x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
}

// gemm_RVV_14x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 14] @DRAM
// )
void gemm_RVV_14x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
}

// gemm_RVV_14x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 14] @DRAM
// )
void gemm_RVV_14x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
}

// gemm_RVV_14x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 14] @DRAM
// )
void gemm_RVV_14x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
}

// gemm_RVV_14x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 14] @DRAM
// )
void gemm_RVV_14x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
}

// gemm_RVV_14x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 14] @DRAM
// )
void gemm_RVV_14x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
}

// gemm_RVV_14x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 14] @DRAM
// )
void gemm_RVV_14x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
}

// gemm_RVV_14x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 14] @DRAM
// )
void gemm_RVV_14x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
}

// gemm_RVV_14x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 14] @DRAM
// )
void gemm_RVV_14x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
}

// gemm_RVV_14x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 14] @DRAM
// )
void gemm_RVV_14x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
}

// gemm_RVV_14x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 14] @DRAM
// )
void gemm_RVV_14x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
}

// gemm_RVV_14x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 14] @DRAM
// )
void gemm_RVV_14x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
}

// gemm_RVV_14x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 14] @DRAM
// )
void gemm_RVV_14x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
}

// gemm_RVV_14x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 14] @DRAM
// )
void gemm_RVV_14x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
}

// gemm_RVV_14x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 14] @DRAM
// )
void gemm_RVV_14x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
}

// gemm_RVV_14x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 14] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 14] @DRAM
// )
void gemm_RVV_14x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(14));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(14));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(14));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(14));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(14));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(14));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(14));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(14));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(14));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(14));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(14));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(14));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(14));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(14));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(14));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(14));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(14));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(14));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(14));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(14));
}

// gemm_RVV_15x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 15] @DRAM
// )
void gemm_RVV_15x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(15));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
}

// gemm_RVV_15x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 15] @DRAM
// )
void gemm_RVV_15x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(15));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(15));
}

// gemm_RVV_15x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 15] @DRAM
// )
void gemm_RVV_15x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
}

// gemm_RVV_15x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 15] @DRAM
// )
void gemm_RVV_15x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
}

// gemm_RVV_15x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 15] @DRAM
// )
void gemm_RVV_15x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
}

// gemm_RVV_15x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 15] @DRAM
// )
void gemm_RVV_15x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
}

// gemm_RVV_15x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 15] @DRAM
// )
void gemm_RVV_15x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
}

// gemm_RVV_15x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 15] @DRAM
// )
void gemm_RVV_15x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
}

// gemm_RVV_15x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 15] @DRAM
// )
void gemm_RVV_15x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
}

// gemm_RVV_15x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 15] @DRAM
// )
void gemm_RVV_15x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
}

// gemm_RVV_15x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 15] @DRAM
// )
void gemm_RVV_15x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
}

// gemm_RVV_15x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 15] @DRAM
// )
void gemm_RVV_15x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
}

// gemm_RVV_15x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 15] @DRAM
// )
void gemm_RVV_15x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
}

// gemm_RVV_15x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 15] @DRAM
// )
void gemm_RVV_15x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
}

// gemm_RVV_15x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 15] @DRAM
// )
void gemm_RVV_15x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
}

// gemm_RVV_15x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 15] @DRAM
// )
void gemm_RVV_15x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
}

// gemm_RVV_15x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 15] @DRAM
// )
void gemm_RVV_15x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
}

// gemm_RVV_15x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 15] @DRAM
// )
void gemm_RVV_15x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
}

// gemm_RVV_15x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 15] @DRAM
// )
void gemm_RVV_15x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
}

// gemm_RVV_15x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 15] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 15] @DRAM
// )
void gemm_RVV_15x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(15));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(15));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(15));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(15));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(15));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(15));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(15));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(15));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(15));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(15));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(15));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(15));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(15));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(15));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(15));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(15));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(15));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(15));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(15));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(15));
}

// gemm_RVV_16x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 16] @DRAM
// )
void gemm_RVV_16x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(16));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
}

// gemm_RVV_16x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 16] @DRAM
// )
void gemm_RVV_16x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(16));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(16));
}

// gemm_RVV_16x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 16] @DRAM
// )
void gemm_RVV_16x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
}

// gemm_RVV_16x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 16] @DRAM
// )
void gemm_RVV_16x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
}

// gemm_RVV_16x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 16] @DRAM
// )
void gemm_RVV_16x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
}

// gemm_RVV_16x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 16] @DRAM
// )
void gemm_RVV_16x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
}

// gemm_RVV_16x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 16] @DRAM
// )
void gemm_RVV_16x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
}

// gemm_RVV_16x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 16] @DRAM
// )
void gemm_RVV_16x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
}

// gemm_RVV_16x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 16] @DRAM
// )
void gemm_RVV_16x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
}

// gemm_RVV_16x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 16] @DRAM
// )
void gemm_RVV_16x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
}

// gemm_RVV_16x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 16] @DRAM
// )
void gemm_RVV_16x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
}

// gemm_RVV_16x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 16] @DRAM
// )
void gemm_RVV_16x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
}

// gemm_RVV_16x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 16] @DRAM
// )
void gemm_RVV_16x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
}

// gemm_RVV_16x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 16] @DRAM
// )
void gemm_RVV_16x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
}

// gemm_RVV_16x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 16] @DRAM
// )
void gemm_RVV_16x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
}

// gemm_RVV_16x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 16] @DRAM
// )
void gemm_RVV_16x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
}

// gemm_RVV_16x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 16] @DRAM
// )
void gemm_RVV_16x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
}

// gemm_RVV_16x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 16] @DRAM
// )
void gemm_RVV_16x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
}

// gemm_RVV_16x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 16] @DRAM
// )
void gemm_RVV_16x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
}

// gemm_RVV_16x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 16] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 16] @DRAM
// )
void gemm_RVV_16x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(16));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(16));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(16));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(16));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(16));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(16));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(16));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(16));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(16));
}

// gemm_RVV_17x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 17] @DRAM
// )
void gemm_RVV_17x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(1));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(1));
}

// gemm_RVV_17x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 17] @DRAM
// )
void gemm_RVV_17x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(1));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(1));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(1));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(1));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(1));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(1));
}

// gemm_RVV_17x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 17] @DRAM
// )
void gemm_RVV_17x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
}

// gemm_RVV_17x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 17] @DRAM
// )
void gemm_RVV_17x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
}

// gemm_RVV_17x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 17] @DRAM
// )
void gemm_RVV_17x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
}

// gemm_RVV_17x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 17] @DRAM
// )
void gemm_RVV_17x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
}

// gemm_RVV_17x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 17] @DRAM
// )
void gemm_RVV_17x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
}

// gemm_RVV_17x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 17] @DRAM
// )
void gemm_RVV_17x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
}

// gemm_RVV_17x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 17] @DRAM
// )
void gemm_RVV_17x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
}

// gemm_RVV_17x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 17] @DRAM
// )
void gemm_RVV_17x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
}

// gemm_RVV_17x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 17] @DRAM
// )
void gemm_RVV_17x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
}

// gemm_RVV_17x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 17] @DRAM
// )
void gemm_RVV_17x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
}

// gemm_RVV_17x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 17] @DRAM
// )
void gemm_RVV_17x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
}

// gemm_RVV_17x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 17] @DRAM
// )
void gemm_RVV_17x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
}

// gemm_RVV_17x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 17] @DRAM
// )
void gemm_RVV_17x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
}

// gemm_RVV_17x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 17] @DRAM
// )
void gemm_RVV_17x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(1));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
}

// gemm_RVV_17x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 17] @DRAM
// )
void gemm_RVV_17x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
}

// gemm_RVV_17x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 17] @DRAM
// )
void gemm_RVV_17x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(1));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(1));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
}

// gemm_RVV_17x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 17] @DRAM
// )
void gemm_RVV_17x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(1));
}

// gemm_RVV_17x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 17] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 17] @DRAM
// )
void gemm_RVV_17x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(1));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(1));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(1));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(1));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(1));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(1));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(1));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(1));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(1));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(1));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(1));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(1));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(1));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(1));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(1));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(1));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(1));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(1));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(1));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(1));
}

// gemm_RVV_18x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 18] @DRAM
// )
void gemm_RVV_18x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(2));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(2));
}

// gemm_RVV_18x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 18] @DRAM
// )
void gemm_RVV_18x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(2));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(2));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(2));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(2));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(2));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(2));
}

// gemm_RVV_18x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 18] @DRAM
// )
void gemm_RVV_18x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
}

// gemm_RVV_18x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 18] @DRAM
// )
void gemm_RVV_18x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
}

// gemm_RVV_18x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 18] @DRAM
// )
void gemm_RVV_18x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
}

// gemm_RVV_18x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 18] @DRAM
// )
void gemm_RVV_18x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
}

// gemm_RVV_18x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 18] @DRAM
// )
void gemm_RVV_18x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
}

// gemm_RVV_18x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 18] @DRAM
// )
void gemm_RVV_18x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
}

// gemm_RVV_18x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 18] @DRAM
// )
void gemm_RVV_18x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
}

// gemm_RVV_18x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 18] @DRAM
// )
void gemm_RVV_18x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
}

// gemm_RVV_18x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 18] @DRAM
// )
void gemm_RVV_18x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
}

// gemm_RVV_18x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 18] @DRAM
// )
void gemm_RVV_18x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
}

// gemm_RVV_18x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 18] @DRAM
// )
void gemm_RVV_18x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
}

// gemm_RVV_18x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 18] @DRAM
// )
void gemm_RVV_18x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
}

// gemm_RVV_18x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 18] @DRAM
// )
void gemm_RVV_18x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
}

// gemm_RVV_18x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 18] @DRAM
// )
void gemm_RVV_18x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(2));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
}

// gemm_RVV_18x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 18] @DRAM
// )
void gemm_RVV_18x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
}

// gemm_RVV_18x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 18] @DRAM
// )
void gemm_RVV_18x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(2));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(2));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
}

// gemm_RVV_18x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 18] @DRAM
// )
void gemm_RVV_18x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(2));
}

// gemm_RVV_18x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 18] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 18] @DRAM
// )
void gemm_RVV_18x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(2));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(2));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(2));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(2));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(2));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(2));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(2));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(2));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(2));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(2));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(2));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(2));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(2));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(2));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(2));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(2));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(2));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(2));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(2));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(2));
}

// gemm_RVV_19x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 19] @DRAM
// )
void gemm_RVV_19x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(3));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(3));
}

// gemm_RVV_19x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 19] @DRAM
// )
void gemm_RVV_19x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(3));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(3));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(3));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(3));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(3));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(3));
}

// gemm_RVV_19x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 19] @DRAM
// )
void gemm_RVV_19x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
}

// gemm_RVV_19x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 19] @DRAM
// )
void gemm_RVV_19x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
}

// gemm_RVV_19x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 19] @DRAM
// )
void gemm_RVV_19x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
}

// gemm_RVV_19x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 19] @DRAM
// )
void gemm_RVV_19x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
}

// gemm_RVV_19x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 19] @DRAM
// )
void gemm_RVV_19x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
}

// gemm_RVV_19x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 19] @DRAM
// )
void gemm_RVV_19x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
}

// gemm_RVV_19x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 19] @DRAM
// )
void gemm_RVV_19x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
}

// gemm_RVV_19x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 19] @DRAM
// )
void gemm_RVV_19x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
}

// gemm_RVV_19x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 19] @DRAM
// )
void gemm_RVV_19x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
}

// gemm_RVV_19x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 19] @DRAM
// )
void gemm_RVV_19x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
}

// gemm_RVV_19x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 19] @DRAM
// )
void gemm_RVV_19x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
}

// gemm_RVV_19x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 19] @DRAM
// )
void gemm_RVV_19x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
}

// gemm_RVV_19x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 19] @DRAM
// )
void gemm_RVV_19x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
}

// gemm_RVV_19x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 19] @DRAM
// )
void gemm_RVV_19x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(3));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
}

// gemm_RVV_19x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 19] @DRAM
// )
void gemm_RVV_19x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
}

// gemm_RVV_19x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 19] @DRAM
// )
void gemm_RVV_19x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(3));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(3));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
}

// gemm_RVV_19x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 19] @DRAM
// )
void gemm_RVV_19x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(3));
}

// gemm_RVV_19x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 19] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 19] @DRAM
// )
void gemm_RVV_19x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(3));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(3));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(3));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(3));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(3));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(3));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(3));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(3));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(3));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(3));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(3));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(3));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(3));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(3));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(3));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(3));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(3));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(3));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(3));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(3));
}

// gemm_RVV_1x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 1] @DRAM
// )
void gemm_RVV_1x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(1));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
}

// gemm_RVV_1x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 1] @DRAM
// )
void gemm_RVV_1x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(1));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(1));
}

// gemm_RVV_1x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 1] @DRAM
// )
void gemm_RVV_1x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
}

// gemm_RVV_1x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 1] @DRAM
// )
void gemm_RVV_1x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
}

// gemm_RVV_1x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 1] @DRAM
// )
void gemm_RVV_1x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
}

// gemm_RVV_1x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 1] @DRAM
// )
void gemm_RVV_1x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
}

// gemm_RVV_1x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 1] @DRAM
// )
void gemm_RVV_1x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
}

// gemm_RVV_1x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 1] @DRAM
// )
void gemm_RVV_1x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
}

// gemm_RVV_1x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 1] @DRAM
// )
void gemm_RVV_1x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
}

// gemm_RVV_1x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 1] @DRAM
// )
void gemm_RVV_1x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
}

// gemm_RVV_1x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 1] @DRAM
// )
void gemm_RVV_1x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
}

// gemm_RVV_1x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 1] @DRAM
// )
void gemm_RVV_1x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
}

// gemm_RVV_1x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 1] @DRAM
// )
void gemm_RVV_1x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
}

// gemm_RVV_1x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 1] @DRAM
// )
void gemm_RVV_1x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
}

// gemm_RVV_1x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 1] @DRAM
// )
void gemm_RVV_1x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
}

// gemm_RVV_1x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 1] @DRAM
// )
void gemm_RVV_1x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
}

// gemm_RVV_1x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 1] @DRAM
// )
void gemm_RVV_1x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
}

// gemm_RVV_1x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 1] @DRAM
// )
void gemm_RVV_1x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
}

// gemm_RVV_1x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 1] @DRAM
// )
void gemm_RVV_1x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
}

// gemm_RVV_1x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 1] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 1] @DRAM
// )
void gemm_RVV_1x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(1));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(1));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(1));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(1));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(1));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(1));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(1));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(1));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(1));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(1));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(1));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(1));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(1));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(1));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(1));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(1));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(1));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(1));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(1));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(1));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(1));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(1));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(1));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(1));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(1));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(1));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(1));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(1));
}

// gemm_RVV_20x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 20] @DRAM
// )
void gemm_RVV_20x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(4));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(4));
}

// gemm_RVV_20x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 20] @DRAM
// )
void gemm_RVV_20x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(4));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(4));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(4));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(4));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(4));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(4));
}

// gemm_RVV_20x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 20] @DRAM
// )
void gemm_RVV_20x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
}

// gemm_RVV_20x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 20] @DRAM
// )
void gemm_RVV_20x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
}

// gemm_RVV_20x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 20] @DRAM
// )
void gemm_RVV_20x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
}

// gemm_RVV_20x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 20] @DRAM
// )
void gemm_RVV_20x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
}

// gemm_RVV_20x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 20] @DRAM
// )
void gemm_RVV_20x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
}

// gemm_RVV_20x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 20] @DRAM
// )
void gemm_RVV_20x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
}

// gemm_RVV_20x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 20] @DRAM
// )
void gemm_RVV_20x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
}

// gemm_RVV_20x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 20] @DRAM
// )
void gemm_RVV_20x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
}

// gemm_RVV_20x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 20] @DRAM
// )
void gemm_RVV_20x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
}

// gemm_RVV_20x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 20] @DRAM
// )
void gemm_RVV_20x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
}

// gemm_RVV_20x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 20] @DRAM
// )
void gemm_RVV_20x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
}

// gemm_RVV_20x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 20] @DRAM
// )
void gemm_RVV_20x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
}

// gemm_RVV_20x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 20] @DRAM
// )
void gemm_RVV_20x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
}

// gemm_RVV_20x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 20] @DRAM
// )
void gemm_RVV_20x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(4));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
}

// gemm_RVV_20x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 20] @DRAM
// )
void gemm_RVV_20x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
}

// gemm_RVV_20x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 20] @DRAM
// )
void gemm_RVV_20x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(4));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(4));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
}

// gemm_RVV_20x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 20] @DRAM
// )
void gemm_RVV_20x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(4));
}

// gemm_RVV_20x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 20] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 20] @DRAM
// )
void gemm_RVV_20x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(4));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(4));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(4));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(4));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(4));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(4));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(4));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(4));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(4));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(4));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(4));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(4));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(4));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(4));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(4));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(4));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(4));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(4));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(4));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(4));
}

// gemm_RVV_21x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 21] @DRAM
// )
void gemm_RVV_21x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(5));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(5));
}

// gemm_RVV_21x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 21] @DRAM
// )
void gemm_RVV_21x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(5));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(5));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(5));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(5));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(5));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(5));
}

// gemm_RVV_21x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 21] @DRAM
// )
void gemm_RVV_21x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
}

// gemm_RVV_21x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 21] @DRAM
// )
void gemm_RVV_21x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
}

// gemm_RVV_21x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 21] @DRAM
// )
void gemm_RVV_21x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
}

// gemm_RVV_21x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 21] @DRAM
// )
void gemm_RVV_21x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
}

// gemm_RVV_21x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 21] @DRAM
// )
void gemm_RVV_21x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
}

// gemm_RVV_21x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 21] @DRAM
// )
void gemm_RVV_21x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
}

// gemm_RVV_21x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 21] @DRAM
// )
void gemm_RVV_21x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
}

// gemm_RVV_21x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 21] @DRAM
// )
void gemm_RVV_21x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
}

// gemm_RVV_21x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 21] @DRAM
// )
void gemm_RVV_21x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
}

// gemm_RVV_21x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 21] @DRAM
// )
void gemm_RVV_21x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
}

// gemm_RVV_21x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 21] @DRAM
// )
void gemm_RVV_21x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
}

// gemm_RVV_21x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 21] @DRAM
// )
void gemm_RVV_21x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
}

// gemm_RVV_21x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 21] @DRAM
// )
void gemm_RVV_21x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
}

// gemm_RVV_21x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 21] @DRAM
// )
void gemm_RVV_21x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(5));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
}

// gemm_RVV_21x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 21] @DRAM
// )
void gemm_RVV_21x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
}

// gemm_RVV_21x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 21] @DRAM
// )
void gemm_RVV_21x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(5));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(5));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
}

// gemm_RVV_21x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 21] @DRAM
// )
void gemm_RVV_21x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(5));
}

// gemm_RVV_21x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 21] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 21] @DRAM
// )
void gemm_RVV_21x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(5));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(5));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(5));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(5));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(5));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(5));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(5));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(5));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(5));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(5));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(5));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(5));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(5));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(5));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(5));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(5));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(5));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(5));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(5));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(5));
}

// gemm_RVV_22x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 22] @DRAM
// )
void gemm_RVV_22x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(6));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(6));
}

// gemm_RVV_22x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 22] @DRAM
// )
void gemm_RVV_22x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(6));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(6));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(6));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(6));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(6));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(6));
}

// gemm_RVV_22x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 22] @DRAM
// )
void gemm_RVV_22x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
}

// gemm_RVV_22x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 22] @DRAM
// )
void gemm_RVV_22x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
}

// gemm_RVV_22x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 22] @DRAM
// )
void gemm_RVV_22x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
}

// gemm_RVV_22x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 22] @DRAM
// )
void gemm_RVV_22x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
}

// gemm_RVV_22x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 22] @DRAM
// )
void gemm_RVV_22x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
}

// gemm_RVV_22x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 22] @DRAM
// )
void gemm_RVV_22x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
}

// gemm_RVV_22x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 22] @DRAM
// )
void gemm_RVV_22x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
}

// gemm_RVV_22x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 22] @DRAM
// )
void gemm_RVV_22x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
}

// gemm_RVV_22x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 22] @DRAM
// )
void gemm_RVV_22x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
}

// gemm_RVV_22x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 22] @DRAM
// )
void gemm_RVV_22x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
}

// gemm_RVV_22x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 22] @DRAM
// )
void gemm_RVV_22x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
}

// gemm_RVV_22x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 22] @DRAM
// )
void gemm_RVV_22x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
}

// gemm_RVV_22x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 22] @DRAM
// )
void gemm_RVV_22x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
}

// gemm_RVV_22x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 22] @DRAM
// )
void gemm_RVV_22x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(6));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
}

// gemm_RVV_22x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 22] @DRAM
// )
void gemm_RVV_22x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
}

// gemm_RVV_22x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 22] @DRAM
// )
void gemm_RVV_22x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(6));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(6));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
}

// gemm_RVV_22x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 22] @DRAM
// )
void gemm_RVV_22x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(6));
}

// gemm_RVV_22x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 22] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 22] @DRAM
// )
void gemm_RVV_22x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(6));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(6));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(6));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(6));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(6));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(6));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(6));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(6));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(6));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(6));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(6));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(6));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(6));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(6));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(6));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(6));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(6));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(6));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(6));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(6));
}

// gemm_RVV_23x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 23] @DRAM
// )
void gemm_RVV_23x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(7));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(7));
}

// gemm_RVV_23x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 23] @DRAM
// )
void gemm_RVV_23x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(7));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(7));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(7));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(7));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(7));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(7));
}

// gemm_RVV_23x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 23] @DRAM
// )
void gemm_RVV_23x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
}

// gemm_RVV_23x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 23] @DRAM
// )
void gemm_RVV_23x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
}

// gemm_RVV_23x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 23] @DRAM
// )
void gemm_RVV_23x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
}

// gemm_RVV_23x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 23] @DRAM
// )
void gemm_RVV_23x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
}

// gemm_RVV_23x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 23] @DRAM
// )
void gemm_RVV_23x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
}

// gemm_RVV_23x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 23] @DRAM
// )
void gemm_RVV_23x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
}

// gemm_RVV_23x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 23] @DRAM
// )
void gemm_RVV_23x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
}

// gemm_RVV_23x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 23] @DRAM
// )
void gemm_RVV_23x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
}

// gemm_RVV_23x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 23] @DRAM
// )
void gemm_RVV_23x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
}

// gemm_RVV_23x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 23] @DRAM
// )
void gemm_RVV_23x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
}

// gemm_RVV_23x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 23] @DRAM
// )
void gemm_RVV_23x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
}

// gemm_RVV_23x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 23] @DRAM
// )
void gemm_RVV_23x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
}

// gemm_RVV_23x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 23] @DRAM
// )
void gemm_RVV_23x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
}

// gemm_RVV_23x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 23] @DRAM
// )
void gemm_RVV_23x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(7));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
}

// gemm_RVV_23x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 23] @DRAM
// )
void gemm_RVV_23x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
}

// gemm_RVV_23x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 23] @DRAM
// )
void gemm_RVV_23x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(7));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(7));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
}

// gemm_RVV_23x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 23] @DRAM
// )
void gemm_RVV_23x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(7));
}

// gemm_RVV_23x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 23] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 23] @DRAM
// )
void gemm_RVV_23x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(7));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(7));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(7));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(7));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(7));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(7));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(7));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(7));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(7));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(7));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(7));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(7));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(7));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(7));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(7));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(7));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(7));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(7));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(7));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(7));
}

// gemm_RVV_24x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 24] @DRAM
// )
void gemm_RVV_24x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(8));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(8));
}

// gemm_RVV_24x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 24] @DRAM
// )
void gemm_RVV_24x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(8));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(8));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(8));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(8));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(8));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(8));
}

// gemm_RVV_24x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 24] @DRAM
// )
void gemm_RVV_24x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
}

// gemm_RVV_24x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 24] @DRAM
// )
void gemm_RVV_24x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
}

// gemm_RVV_24x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 24] @DRAM
// )
void gemm_RVV_24x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
}

// gemm_RVV_24x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 24] @DRAM
// )
void gemm_RVV_24x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
}

// gemm_RVV_24x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 24] @DRAM
// )
void gemm_RVV_24x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
}

// gemm_RVV_24x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 24] @DRAM
// )
void gemm_RVV_24x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
}

// gemm_RVV_24x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 24] @DRAM
// )
void gemm_RVV_24x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
}

// gemm_RVV_24x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 24] @DRAM
// )
void gemm_RVV_24x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
}

// gemm_RVV_24x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 24] @DRAM
// )
void gemm_RVV_24x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
}

// gemm_RVV_24x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 24] @DRAM
// )
void gemm_RVV_24x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
}

// gemm_RVV_24x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 24] @DRAM
// )
void gemm_RVV_24x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
}

// gemm_RVV_24x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 24] @DRAM
// )
void gemm_RVV_24x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
}

// gemm_RVV_24x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 24] @DRAM
// )
void gemm_RVV_24x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
}

// gemm_RVV_24x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 24] @DRAM
// )
void gemm_RVV_24x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(8));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
}

// gemm_RVV_24x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 24] @DRAM
// )
void gemm_RVV_24x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
}

// gemm_RVV_24x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 24] @DRAM
// )
void gemm_RVV_24x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(8));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(8));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
}

// gemm_RVV_24x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 24] @DRAM
// )
void gemm_RVV_24x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(8));
}

// gemm_RVV_24x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 24] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 24] @DRAM
// )
void gemm_RVV_24x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(8));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(8));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(8));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(8));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(8));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(8));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(8));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(8));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(8));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(8));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(8));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(8));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(8));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(8));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(8));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(8));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(8));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(8));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(8));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(8));
}

// gemm_RVV_25x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 25] @DRAM
// )
void gemm_RVV_25x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(9));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(9));
}

// gemm_RVV_25x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 25] @DRAM
// )
void gemm_RVV_25x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(9));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(9));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(9));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(9));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(9));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(9));
}

// gemm_RVV_25x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 25] @DRAM
// )
void gemm_RVV_25x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
}

// gemm_RVV_25x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 25] @DRAM
// )
void gemm_RVV_25x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
}

// gemm_RVV_25x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 25] @DRAM
// )
void gemm_RVV_25x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
}

// gemm_RVV_25x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 25] @DRAM
// )
void gemm_RVV_25x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
}

// gemm_RVV_25x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 25] @DRAM
// )
void gemm_RVV_25x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
}

// gemm_RVV_25x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 25] @DRAM
// )
void gemm_RVV_25x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
}

// gemm_RVV_25x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 25] @DRAM
// )
void gemm_RVV_25x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
}

// gemm_RVV_25x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 25] @DRAM
// )
void gemm_RVV_25x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
}

// gemm_RVV_25x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 25] @DRAM
// )
void gemm_RVV_25x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
}

// gemm_RVV_25x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 25] @DRAM
// )
void gemm_RVV_25x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
}

// gemm_RVV_25x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 25] @DRAM
// )
void gemm_RVV_25x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
}

// gemm_RVV_25x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 25] @DRAM
// )
void gemm_RVV_25x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
}

// gemm_RVV_25x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 25] @DRAM
// )
void gemm_RVV_25x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
}

// gemm_RVV_25x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 25] @DRAM
// )
void gemm_RVV_25x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(9));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
}

// gemm_RVV_25x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 25] @DRAM
// )
void gemm_RVV_25x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
}

// gemm_RVV_25x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 25] @DRAM
// )
void gemm_RVV_25x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(9));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(9));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
}

// gemm_RVV_25x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 25] @DRAM
// )
void gemm_RVV_25x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(9));
}

// gemm_RVV_25x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 25] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 25] @DRAM
// )
void gemm_RVV_25x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(9));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(9));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(9));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(9));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(9));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(9));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(9));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(9));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(9));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(9));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(9));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(9));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(9));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(9));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(9));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(9));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(9));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(9));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(9));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(9));
}

// gemm_RVV_26x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 26] @DRAM
// )
void gemm_RVV_26x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(10));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(10));
}

// gemm_RVV_26x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 26] @DRAM
// )
void gemm_RVV_26x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(10));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(10));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(10));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(10));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(10));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(10));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(10));
}

// gemm_RVV_26x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 26] @DRAM
// )
void gemm_RVV_26x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
}

// gemm_RVV_26x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 26] @DRAM
// )
void gemm_RVV_26x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
}

// gemm_RVV_26x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 26] @DRAM
// )
void gemm_RVV_26x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
}

// gemm_RVV_26x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 26] @DRAM
// )
void gemm_RVV_26x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
}

// gemm_RVV_26x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 26] @DRAM
// )
void gemm_RVV_26x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
}

// gemm_RVV_26x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 26] @DRAM
// )
void gemm_RVV_26x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
}

// gemm_RVV_26x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 26] @DRAM
// )
void gemm_RVV_26x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
}

// gemm_RVV_26x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 26] @DRAM
// )
void gemm_RVV_26x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
}

// gemm_RVV_26x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 26] @DRAM
// )
void gemm_RVV_26x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
}

// gemm_RVV_26x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 26] @DRAM
// )
void gemm_RVV_26x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
}

// gemm_RVV_26x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 26] @DRAM
// )
void gemm_RVV_26x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
}

// gemm_RVV_26x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 26] @DRAM
// )
void gemm_RVV_26x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
}

// gemm_RVV_26x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 26] @DRAM
// )
void gemm_RVV_26x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
}

// gemm_RVV_26x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 26] @DRAM
// )
void gemm_RVV_26x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(10));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
}

// gemm_RVV_26x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 26] @DRAM
// )
void gemm_RVV_26x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
}

// gemm_RVV_26x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 26] @DRAM
// )
void gemm_RVV_26x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(10));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(10));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
}

// gemm_RVV_26x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 26] @DRAM
// )
void gemm_RVV_26x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(10));
}

// gemm_RVV_26x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 26] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 26] @DRAM
// )
void gemm_RVV_26x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(10));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(10));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(10));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(10));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(10));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(10));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(10));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(10));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(10));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(10));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(10));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(10));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(10));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(10));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(10));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(10));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(10));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(10));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(10));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(10));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(10));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(10));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(10));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(10));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(10));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(10));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(10));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(10));
}

// gemm_RVV_27x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 27] @DRAM
// )
void gemm_RVV_27x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(11));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(11));
}

// gemm_RVV_27x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 27] @DRAM
// )
void gemm_RVV_27x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(11));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(11));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(11));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(11));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(11));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(11));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(11));
}

// gemm_RVV_27x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 27] @DRAM
// )
void gemm_RVV_27x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
}

// gemm_RVV_27x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 27] @DRAM
// )
void gemm_RVV_27x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
}

// gemm_RVV_27x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 27] @DRAM
// )
void gemm_RVV_27x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
}

// gemm_RVV_27x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 27] @DRAM
// )
void gemm_RVV_27x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
}

// gemm_RVV_27x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 27] @DRAM
// )
void gemm_RVV_27x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
}

// gemm_RVV_27x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 27] @DRAM
// )
void gemm_RVV_27x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
}

// gemm_RVV_27x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 27] @DRAM
// )
void gemm_RVV_27x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
}

// gemm_RVV_27x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 27] @DRAM
// )
void gemm_RVV_27x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
}

// gemm_RVV_27x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 27] @DRAM
// )
void gemm_RVV_27x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
}

// gemm_RVV_27x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 27] @DRAM
// )
void gemm_RVV_27x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
}

// gemm_RVV_27x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 27] @DRAM
// )
void gemm_RVV_27x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
}

// gemm_RVV_27x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 27] @DRAM
// )
void gemm_RVV_27x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
}

// gemm_RVV_27x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 27] @DRAM
// )
void gemm_RVV_27x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
}

// gemm_RVV_27x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 27] @DRAM
// )
void gemm_RVV_27x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(11));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
}

// gemm_RVV_27x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 27] @DRAM
// )
void gemm_RVV_27x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
}

// gemm_RVV_27x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 27] @DRAM
// )
void gemm_RVV_27x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(11));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(11));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
}

// gemm_RVV_27x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 27] @DRAM
// )
void gemm_RVV_27x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(11));
}

// gemm_RVV_27x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 27] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 27] @DRAM
// )
void gemm_RVV_27x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(11));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(11));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(11));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(11));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(11));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(11));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(11));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(11));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(11));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(11));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(11));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(11));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(11));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(11));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(11));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(11));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(11));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(11));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(11));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(11));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(11));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(11));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(11));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(11));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(11));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(11));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(11));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(11));
}

// gemm_RVV_28x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 28] @DRAM
// )
void gemm_RVV_28x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(12));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(12));
}

// gemm_RVV_28x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 28] @DRAM
// )
void gemm_RVV_28x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(12));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(12));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(12));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(12));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(12));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(12));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(12));
}

// gemm_RVV_28x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 28] @DRAM
// )
void gemm_RVV_28x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
}

// gemm_RVV_28x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 28] @DRAM
// )
void gemm_RVV_28x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
}

// gemm_RVV_28x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 28] @DRAM
// )
void gemm_RVV_28x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
}

// gemm_RVV_28x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 28] @DRAM
// )
void gemm_RVV_28x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
}

// gemm_RVV_28x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 28] @DRAM
// )
void gemm_RVV_28x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
}

// gemm_RVV_28x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 28] @DRAM
// )
void gemm_RVV_28x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
}

// gemm_RVV_28x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 28] @DRAM
// )
void gemm_RVV_28x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
}

// gemm_RVV_28x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 28] @DRAM
// )
void gemm_RVV_28x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
}

// gemm_RVV_28x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 28] @DRAM
// )
void gemm_RVV_28x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
}

// gemm_RVV_28x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 28] @DRAM
// )
void gemm_RVV_28x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
}

// gemm_RVV_28x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 28] @DRAM
// )
void gemm_RVV_28x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
}

// gemm_RVV_28x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 28] @DRAM
// )
void gemm_RVV_28x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
}

// gemm_RVV_28x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 28] @DRAM
// )
void gemm_RVV_28x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
}

// gemm_RVV_28x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 28] @DRAM
// )
void gemm_RVV_28x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(12));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
}

// gemm_RVV_28x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 28] @DRAM
// )
void gemm_RVV_28x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
}

// gemm_RVV_28x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 28] @DRAM
// )
void gemm_RVV_28x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(12));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(12));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
}

// gemm_RVV_28x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 28] @DRAM
// )
void gemm_RVV_28x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(12));
}

// gemm_RVV_28x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 28] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 28] @DRAM
// )
void gemm_RVV_28x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(12));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(12));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(12));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(12));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(12));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(12));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(12));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(12));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(12));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(12));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(12));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(12));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(12));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(12));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(12));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(12));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(12));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(12));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(12));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(12));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(12));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(12));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(12));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(12));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(12));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(12));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(12));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(12));
}

// gemm_RVV_29x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 29] @DRAM
// )
void gemm_RVV_29x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(13));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(13));
}

// gemm_RVV_29x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 29] @DRAM
// )
void gemm_RVV_29x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(13));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(13));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(13));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(13));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(13));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(13));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(13));
}

// gemm_RVV_29x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 29] @DRAM
// )
void gemm_RVV_29x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
}

// gemm_RVV_29x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 29] @DRAM
// )
void gemm_RVV_29x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
}

// gemm_RVV_29x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 29] @DRAM
// )
void gemm_RVV_29x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
}

// gemm_RVV_29x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 29] @DRAM
// )
void gemm_RVV_29x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
}

// gemm_RVV_29x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 29] @DRAM
// )
void gemm_RVV_29x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
}

// gemm_RVV_29x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 29] @DRAM
// )
void gemm_RVV_29x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
}

// gemm_RVV_29x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 29] @DRAM
// )
void gemm_RVV_29x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
}

// gemm_RVV_29x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 29] @DRAM
// )
void gemm_RVV_29x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
}

// gemm_RVV_29x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 29] @DRAM
// )
void gemm_RVV_29x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
}

// gemm_RVV_29x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 29] @DRAM
// )
void gemm_RVV_29x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
}

// gemm_RVV_29x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 29] @DRAM
// )
void gemm_RVV_29x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
}

// gemm_RVV_29x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 29] @DRAM
// )
void gemm_RVV_29x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
}

// gemm_RVV_29x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 29] @DRAM
// )
void gemm_RVV_29x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
}

// gemm_RVV_29x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 29] @DRAM
// )
void gemm_RVV_29x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(13));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
}

// gemm_RVV_29x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 29] @DRAM
// )
void gemm_RVV_29x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
}

// gemm_RVV_29x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 29] @DRAM
// )
void gemm_RVV_29x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(13));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(13));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
}

// gemm_RVV_29x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 29] @DRAM
// )
void gemm_RVV_29x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(13));
}

// gemm_RVV_29x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 29] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 29] @DRAM
// )
void gemm_RVV_29x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(13));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(13));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(13));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(13));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(13));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(13));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(13));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(13));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(13));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(13));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(13));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(13));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(13));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(13));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(13));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(13));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(13));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(13));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(13));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(13));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(13));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(13));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(13));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(13));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(13));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(13));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(13));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(13));
}

// gemm_RVV_2x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 2] @DRAM
// )
void gemm_RVV_2x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(2));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
}

// gemm_RVV_2x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 2] @DRAM
// )
void gemm_RVV_2x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(2));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(2));
}

// gemm_RVV_2x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 2] @DRAM
// )
void gemm_RVV_2x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
}

// gemm_RVV_2x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 2] @DRAM
// )
void gemm_RVV_2x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
}

// gemm_RVV_2x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 2] @DRAM
// )
void gemm_RVV_2x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
}

// gemm_RVV_2x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 2] @DRAM
// )
void gemm_RVV_2x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
}

// gemm_RVV_2x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 2] @DRAM
// )
void gemm_RVV_2x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
}

// gemm_RVV_2x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 2] @DRAM
// )
void gemm_RVV_2x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
}

// gemm_RVV_2x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 2] @DRAM
// )
void gemm_RVV_2x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
}

// gemm_RVV_2x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 2] @DRAM
// )
void gemm_RVV_2x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
}

// gemm_RVV_2x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 2] @DRAM
// )
void gemm_RVV_2x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
}

// gemm_RVV_2x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 2] @DRAM
// )
void gemm_RVV_2x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
}

// gemm_RVV_2x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 2] @DRAM
// )
void gemm_RVV_2x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
}

// gemm_RVV_2x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 2] @DRAM
// )
void gemm_RVV_2x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
}

// gemm_RVV_2x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 2] @DRAM
// )
void gemm_RVV_2x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
}

// gemm_RVV_2x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 2] @DRAM
// )
void gemm_RVV_2x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
}

// gemm_RVV_2x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 2] @DRAM
// )
void gemm_RVV_2x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
}

// gemm_RVV_2x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 2] @DRAM
// )
void gemm_RVV_2x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
}

// gemm_RVV_2x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 2] @DRAM
// )
void gemm_RVV_2x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
}

// gemm_RVV_2x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 2] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 2] @DRAM
// )
void gemm_RVV_2x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(2));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(2));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(2));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(2));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(2));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(2));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(2));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(2));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(2));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(2));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(2));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(2));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(2));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(2));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(2));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(2));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(2));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(2));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(2));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(2));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(2));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(2));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(2));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(2));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(2));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(2));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(2));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(2));
}

// gemm_RVV_30x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 30] @DRAM
// )
void gemm_RVV_30x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(14));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(14));
}

// gemm_RVV_30x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 30] @DRAM
// )
void gemm_RVV_30x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(14));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(14));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(14));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(14));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(14));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(14));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(14));
}

// gemm_RVV_30x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 30] @DRAM
// )
void gemm_RVV_30x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
}

// gemm_RVV_30x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 30] @DRAM
// )
void gemm_RVV_30x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
}

// gemm_RVV_30x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 30] @DRAM
// )
void gemm_RVV_30x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
}

// gemm_RVV_30x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 30] @DRAM
// )
void gemm_RVV_30x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
}

// gemm_RVV_30x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 30] @DRAM
// )
void gemm_RVV_30x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
}

// gemm_RVV_30x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 30] @DRAM
// )
void gemm_RVV_30x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
}

// gemm_RVV_30x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 30] @DRAM
// )
void gemm_RVV_30x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
}

// gemm_RVV_30x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 30] @DRAM
// )
void gemm_RVV_30x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
}

// gemm_RVV_30x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 30] @DRAM
// )
void gemm_RVV_30x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
}

// gemm_RVV_30x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 30] @DRAM
// )
void gemm_RVV_30x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
}

// gemm_RVV_30x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 30] @DRAM
// )
void gemm_RVV_30x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
}

// gemm_RVV_30x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 30] @DRAM
// )
void gemm_RVV_30x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
}

// gemm_RVV_30x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 30] @DRAM
// )
void gemm_RVV_30x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
}

// gemm_RVV_30x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 30] @DRAM
// )
void gemm_RVV_30x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(14));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
}

// gemm_RVV_30x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 30] @DRAM
// )
void gemm_RVV_30x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
}

// gemm_RVV_30x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 30] @DRAM
// )
void gemm_RVV_30x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(14));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(14));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
}

// gemm_RVV_30x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 30] @DRAM
// )
void gemm_RVV_30x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(14));
}

// gemm_RVV_30x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 30] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 30] @DRAM
// )
void gemm_RVV_30x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(14));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(14));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(14));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(14));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(14));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(14));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(14));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(14));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(14));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(14));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(14));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(14));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(14));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(14));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(14));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(14));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(14));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(14));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(14));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(14));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(14));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(14));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(14));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(14));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(14));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(14));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(14));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(14));
}

// gemm_RVV_31x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 31] @DRAM
// )
void gemm_RVV_31x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_9 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(15));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(15));
}

// gemm_RVV_31x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 31] @DRAM
// )
void gemm_RVV_31x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_regt_9;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_9_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(15));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(15));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(15));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(15));
C_regt_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(15));
  C_regt_9 = __riscv_vfmacc_vf_f16m1(C_regt_9, B[(k) * (10) + 9], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(15));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_regt_9,(15));
}

// gemm_RVV_31x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 31] @DRAM
// )
void gemm_RVV_31x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
}

// gemm_RVV_31x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 31] @DRAM
// )
void gemm_RVV_31x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_reg_0_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
}

// gemm_RVV_31x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 31] @DRAM
// )
void gemm_RVV_31x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
}

// gemm_RVV_31x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 31] @DRAM
// )
void gemm_RVV_31x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
}

// gemm_RVV_31x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 31] @DRAM
// )
void gemm_RVV_31x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
}

// gemm_RVV_31x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 31] @DRAM
// )
void gemm_RVV_31x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
}

// gemm_RVV_31x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 31] @DRAM
// )
void gemm_RVV_31x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
}

// gemm_RVV_31x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 31] @DRAM
// )
void gemm_RVV_31x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
}

// gemm_RVV_31x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 31] @DRAM
// )
void gemm_RVV_31x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
}

// gemm_RVV_31x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 31] @DRAM
// )
void gemm_RVV_31x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
}

// gemm_RVV_31x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 31] @DRAM
// )
void gemm_RVV_31x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
}

// gemm_RVV_31x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 31] @DRAM
// )
void gemm_RVV_31x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
}

// gemm_RVV_31x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 31] @DRAM
// )
void gemm_RVV_31x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
}

// gemm_RVV_31x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 31] @DRAM
// )
void gemm_RVV_31x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(15));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
}

// gemm_RVV_31x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 31] @DRAM
// )
void gemm_RVV_31x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
}

// gemm_RVV_31x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 31] @DRAM
// )
void gemm_RVV_31x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(15));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(15));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
}

// gemm_RVV_31x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 31] @DRAM
// )
void gemm_RVV_31x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_regt_0 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_1 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_2 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_3 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_4 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_5 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_6 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_7 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
C_regt_8 = __riscv_vfmv_v_f_f16m1(0.0f,(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(15));
}

// gemm_RVV_31x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 31] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 31] @DRAM
// )
void gemm_RVV_31x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_regt;
vfloat16m1_t C_regt_0;
vfloat16m1_t C_regt_1;
vfloat16m1_t C_regt_2;
vfloat16m1_t C_regt_3;
vfloat16m1_t C_regt_4;
vfloat16m1_t C_regt_5;
vfloat16m1_t C_regt_6;
vfloat16m1_t C_regt_7;
vfloat16m1_t C_regt_8;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_8_0;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_regt_0 = __riscv_vle16_v_f16m1(&C[16],(15));
C_regt_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(15));
C_regt_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(15));
C_regt_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(15));
C_regt_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(15));
C_regt_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(15));
C_regt_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(15));
C_regt_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(15));
C_regt_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(15));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_regt = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(15));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_regt_0 = __riscv_vfmacc_vf_f16m1(C_regt_0, B[(k) * (10)], A_regt,(15));
  C_regt_1 = __riscv_vfmacc_vf_f16m1(C_regt_1, B[(k) * (10) + 1], A_regt,(15));
  C_regt_2 = __riscv_vfmacc_vf_f16m1(C_regt_2, B[(k) * (10) + 2], A_regt,(15));
  C_regt_3 = __riscv_vfmacc_vf_f16m1(C_regt_3, B[(k) * (10) + 3], A_regt,(15));
  C_regt_4 = __riscv_vfmacc_vf_f16m1(C_regt_4, B[(k) * (10) + 4], A_regt,(15));
  C_regt_5 = __riscv_vfmacc_vf_f16m1(C_regt_5, B[(k) * (10) + 5], A_regt,(15));
  C_regt_6 = __riscv_vfmacc_vf_f16m1(C_regt_6, B[(k) * (10) + 6], A_regt,(15));
  C_regt_7 = __riscv_vfmacc_vf_f16m1(C_regt_7, B[(k) * (10) + 7], A_regt,(15));
  C_regt_8 = __riscv_vfmacc_vf_f16m1(C_regt_8, B[(k) * (10) + 8], A_regt,(15));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_regt_0,(15));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_regt_1,(15));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_regt_2,(15));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_regt_3,(15));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_regt_4,(15));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_regt_5,(15));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_regt_6,(15));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_regt_7,(15));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_regt_8,(15));
}

// gemm_RVV_32x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 32] @DRAM
// )
void gemm_RVV_32x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_8_1;
vfloat16m1_t C_reg_9_0;
vfloat16m1_t C_reg_9_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_9_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_8_1 = __riscv_vfmacc_vf_f16m1(C_reg_8_1, B[(k) * (10) + 8], A_reg_1,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_reg_9_1 = __riscv_vfmacc_vf_f16m1(C_reg_9_1, B[(k) * (10) + 9], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_reg_8_1,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_reg_9_1,(16));
}

// gemm_RVV_32x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 32] @DRAM
// )
void gemm_RVV_32x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_8_1;
vfloat16m1_t C_reg_9_0;
vfloat16m1_t C_reg_9_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_5_1 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_6_1 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_7_1 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_8_1 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(16));
C_reg_9_0 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(16));
C_reg_9_1 = __riscv_vle16_v_f16m1(&C[(9) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_8_1 = __riscv_vfmacc_vf_f16m1(C_reg_8_1, B[(k) * (10) + 8], A_reg_1,(16));
  C_reg_9_0 = __riscv_vfmacc_vf_f16m1(C_reg_9_0, B[(k) * (10) + 9], A_reg_0,(16));
  C_reg_9_1 = __riscv_vfmacc_vf_f16m1(C_reg_9_1, B[(k) * (10) + 9], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_reg_8_1,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9_0,(16));
__riscv_vse16_v_f16m1(&C[(9) * (ldc) + 16], C_reg_9_1,(16));
}

// gemm_RVV_32x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 32] @DRAM
// )
void gemm_RVV_32x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
}

// gemm_RVV_32x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 32] @DRAM
// )
void gemm_RVV_32x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
}

// gemm_RVV_32x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 32] @DRAM
// )
void gemm_RVV_32x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
}

// gemm_RVV_32x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 32] @DRAM
// )
void gemm_RVV_32x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
}

// gemm_RVV_32x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 32] @DRAM
// )
void gemm_RVV_32x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
}

// gemm_RVV_32x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 32] @DRAM
// )
void gemm_RVV_32x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
}

// gemm_RVV_32x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 32] @DRAM
// )
void gemm_RVV_32x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
}

// gemm_RVV_32x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 32] @DRAM
// )
void gemm_RVV_32x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
}

// gemm_RVV_32x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 32] @DRAM
// )
void gemm_RVV_32x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
}

// gemm_RVV_32x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 32] @DRAM
// )
void gemm_RVV_32x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
}

// gemm_RVV_32x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 32] @DRAM
// )
void gemm_RVV_32x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
}

// gemm_RVV_32x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 32] @DRAM
// )
void gemm_RVV_32x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_5_1 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
}

// gemm_RVV_32x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 32] @DRAM
// )
void gemm_RVV_32x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
}

// gemm_RVV_32x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 32] @DRAM
// )
void gemm_RVV_32x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_5_1 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_6_1 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
}

// gemm_RVV_32x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 32] @DRAM
// )
void gemm_RVV_32x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
}

// gemm_RVV_32x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 32] @DRAM
// )
void gemm_RVV_32x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_5_1 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_6_1 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_7_1 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
}

// gemm_RVV_32x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 32] @DRAM
// )
void gemm_RVV_32x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_8_1;
C_reg_0_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_0_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_1_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_2_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_3_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_4_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_5_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_6_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_7_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_0 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
C_reg_8_1 = __riscv_vfmv_v_f_f16m1(0.0f,(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_8_1 = __riscv_vfmacc_vf_f16m1(C_reg_8_1, B[(k) * (10) + 8], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_reg_8_1,(16));
}

// gemm_RVV_32x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 32] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 32] @DRAM
// )
void gemm_RVV_32x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t A_reg_0;
vfloat16m1_t A_reg_1;
vfloat16m1_t C_reg_0_0;
vfloat16m1_t C_reg_0_1;
vfloat16m1_t C_reg_1_0;
vfloat16m1_t C_reg_1_1;
vfloat16m1_t C_reg_2_0;
vfloat16m1_t C_reg_2_1;
vfloat16m1_t C_reg_3_0;
vfloat16m1_t C_reg_3_1;
vfloat16m1_t C_reg_4_0;
vfloat16m1_t C_reg_4_1;
vfloat16m1_t C_reg_5_0;
vfloat16m1_t C_reg_5_1;
vfloat16m1_t C_reg_6_0;
vfloat16m1_t C_reg_6_1;
vfloat16m1_t C_reg_7_0;
vfloat16m1_t C_reg_7_1;
vfloat16m1_t C_reg_8_0;
vfloat16m1_t C_reg_8_1;
C_reg_0_0 = __riscv_vle16_v_f16m1(&C[0],(16));
C_reg_0_1 = __riscv_vle16_v_f16m1(&C[16],(16));
C_reg_1_0 = __riscv_vle16_v_f16m1(&C[ldc],(16));
C_reg_1_1 = __riscv_vle16_v_f16m1(&C[ldc + 16],(16));
C_reg_2_0 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(16));
C_reg_2_1 = __riscv_vle16_v_f16m1(&C[(2) * (ldc) + 16],(16));
C_reg_3_0 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(16));
C_reg_3_1 = __riscv_vle16_v_f16m1(&C[(3) * (ldc) + 16],(16));
C_reg_4_0 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(16));
C_reg_4_1 = __riscv_vle16_v_f16m1(&C[(4) * (ldc) + 16],(16));
C_reg_5_0 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(16));
C_reg_5_1 = __riscv_vle16_v_f16m1(&C[(5) * (ldc) + 16],(16));
C_reg_6_0 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(16));
C_reg_6_1 = __riscv_vle16_v_f16m1(&C[(6) * (ldc) + 16],(16));
C_reg_7_0 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(16));
C_reg_7_1 = __riscv_vle16_v_f16m1(&C[(7) * (ldc) + 16],(16));
C_reg_8_0 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(16));
C_reg_8_1 = __riscv_vle16_v_f16m1(&C[(8) * (ldc) + 16],(16));
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg_0 = __riscv_vle16_v_f16m1(&A[(k) * (32)],(16));
  A_reg_1 = __riscv_vle16_v_f16m1(&A[(k) * (32) + 16],(16));
  C_reg_0_0 = __riscv_vfmacc_vf_f16m1(C_reg_0_0, B[(k) * (10)], A_reg_0,(16));
  C_reg_0_1 = __riscv_vfmacc_vf_f16m1(C_reg_0_1, B[(k) * (10)], A_reg_1,(16));
  C_reg_1_0 = __riscv_vfmacc_vf_f16m1(C_reg_1_0, B[(k) * (10) + 1], A_reg_0,(16));
  C_reg_1_1 = __riscv_vfmacc_vf_f16m1(C_reg_1_1, B[(k) * (10) + 1], A_reg_1,(16));
  C_reg_2_0 = __riscv_vfmacc_vf_f16m1(C_reg_2_0, B[(k) * (10) + 2], A_reg_0,(16));
  C_reg_2_1 = __riscv_vfmacc_vf_f16m1(C_reg_2_1, B[(k) * (10) + 2], A_reg_1,(16));
  C_reg_3_0 = __riscv_vfmacc_vf_f16m1(C_reg_3_0, B[(k) * (10) + 3], A_reg_0,(16));
  C_reg_3_1 = __riscv_vfmacc_vf_f16m1(C_reg_3_1, B[(k) * (10) + 3], A_reg_1,(16));
  C_reg_4_0 = __riscv_vfmacc_vf_f16m1(C_reg_4_0, B[(k) * (10) + 4], A_reg_0,(16));
  C_reg_4_1 = __riscv_vfmacc_vf_f16m1(C_reg_4_1, B[(k) * (10) + 4], A_reg_1,(16));
  C_reg_5_0 = __riscv_vfmacc_vf_f16m1(C_reg_5_0, B[(k) * (10) + 5], A_reg_0,(16));
  C_reg_5_1 = __riscv_vfmacc_vf_f16m1(C_reg_5_1, B[(k) * (10) + 5], A_reg_1,(16));
  C_reg_6_0 = __riscv_vfmacc_vf_f16m1(C_reg_6_0, B[(k) * (10) + 6], A_reg_0,(16));
  C_reg_6_1 = __riscv_vfmacc_vf_f16m1(C_reg_6_1, B[(k) * (10) + 6], A_reg_1,(16));
  C_reg_7_0 = __riscv_vfmacc_vf_f16m1(C_reg_7_0, B[(k) * (10) + 7], A_reg_0,(16));
  C_reg_7_1 = __riscv_vfmacc_vf_f16m1(C_reg_7_1, B[(k) * (10) + 7], A_reg_1,(16));
  C_reg_8_0 = __riscv_vfmacc_vf_f16m1(C_reg_8_0, B[(k) * (10) + 8], A_reg_0,(16));
  C_reg_8_1 = __riscv_vfmacc_vf_f16m1(C_reg_8_1, B[(k) * (10) + 8], A_reg_1,(16));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0_0,(16));
__riscv_vse16_v_f16m1(&C[16], C_reg_0_1,(16));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1_0,(16));
__riscv_vse16_v_f16m1(&C[ldc + 16], C_reg_1_1,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2_0,(16));
__riscv_vse16_v_f16m1(&C[(2) * (ldc) + 16], C_reg_2_1,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3_0,(16));
__riscv_vse16_v_f16m1(&C[(3) * (ldc) + 16], C_reg_3_1,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4_0,(16));
__riscv_vse16_v_f16m1(&C[(4) * (ldc) + 16], C_reg_4_1,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5_0,(16));
__riscv_vse16_v_f16m1(&C[(5) * (ldc) + 16], C_reg_5_1,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6_0,(16));
__riscv_vse16_v_f16m1(&C[(6) * (ldc) + 16], C_reg_6_1,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7_0,(16));
__riscv_vse16_v_f16m1(&C[(7) * (ldc) + 16], C_reg_7_1,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8_0,(16));
__riscv_vse16_v_f16m1(&C[(8) * (ldc) + 16], C_reg_8_1,(16));
}

// gemm_RVV_3x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 3] @DRAM
// )
void gemm_RVV_3x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(3));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
}

// gemm_RVV_3x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 3] @DRAM
// )
void gemm_RVV_3x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(3));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(3));
}

// gemm_RVV_3x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 3] @DRAM
// )
void gemm_RVV_3x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
}

// gemm_RVV_3x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 3] @DRAM
// )
void gemm_RVV_3x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
}

// gemm_RVV_3x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 3] @DRAM
// )
void gemm_RVV_3x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
}

// gemm_RVV_3x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 3] @DRAM
// )
void gemm_RVV_3x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
}

// gemm_RVV_3x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 3] @DRAM
// )
void gemm_RVV_3x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
}

// gemm_RVV_3x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 3] @DRAM
// )
void gemm_RVV_3x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
}

// gemm_RVV_3x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 3] @DRAM
// )
void gemm_RVV_3x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
}

// gemm_RVV_3x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 3] @DRAM
// )
void gemm_RVV_3x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
}

// gemm_RVV_3x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 3] @DRAM
// )
void gemm_RVV_3x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
}

// gemm_RVV_3x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 3] @DRAM
// )
void gemm_RVV_3x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
}

// gemm_RVV_3x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 3] @DRAM
// )
void gemm_RVV_3x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
}

// gemm_RVV_3x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 3] @DRAM
// )
void gemm_RVV_3x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
}

// gemm_RVV_3x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 3] @DRAM
// )
void gemm_RVV_3x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
}

// gemm_RVV_3x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 3] @DRAM
// )
void gemm_RVV_3x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
}

// gemm_RVV_3x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 3] @DRAM
// )
void gemm_RVV_3x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
}

// gemm_RVV_3x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 3] @DRAM
// )
void gemm_RVV_3x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
}

// gemm_RVV_3x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 3] @DRAM
// )
void gemm_RVV_3x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
}

// gemm_RVV_3x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 3] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 3] @DRAM
// )
void gemm_RVV_3x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(3));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(3));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(3));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(3));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(3));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(3));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(3));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(3));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(3));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(3));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(3));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(3));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(3));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(3));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(3));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(3));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(3));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(3));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(3));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(3));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(3));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(3));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(3));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(3));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(3));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(3));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(3));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(3));
}

// gemm_RVV_4x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 4] @DRAM
// )
void gemm_RVV_4x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(4));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
}

// gemm_RVV_4x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 4] @DRAM
// )
void gemm_RVV_4x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(4));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(4));
}

// gemm_RVV_4x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 4] @DRAM
// )
void gemm_RVV_4x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
}

// gemm_RVV_4x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 4] @DRAM
// )
void gemm_RVV_4x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
}

// gemm_RVV_4x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 4] @DRAM
// )
void gemm_RVV_4x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
}

// gemm_RVV_4x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 4] @DRAM
// )
void gemm_RVV_4x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
}

// gemm_RVV_4x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 4] @DRAM
// )
void gemm_RVV_4x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
}

// gemm_RVV_4x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 4] @DRAM
// )
void gemm_RVV_4x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
}

// gemm_RVV_4x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 4] @DRAM
// )
void gemm_RVV_4x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
}

// gemm_RVV_4x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 4] @DRAM
// )
void gemm_RVV_4x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
}

// gemm_RVV_4x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 4] @DRAM
// )
void gemm_RVV_4x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
}

// gemm_RVV_4x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 4] @DRAM
// )
void gemm_RVV_4x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
}

// gemm_RVV_4x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 4] @DRAM
// )
void gemm_RVV_4x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
}

// gemm_RVV_4x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 4] @DRAM
// )
void gemm_RVV_4x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
}

// gemm_RVV_4x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 4] @DRAM
// )
void gemm_RVV_4x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
}

// gemm_RVV_4x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 4] @DRAM
// )
void gemm_RVV_4x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
}

// gemm_RVV_4x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 4] @DRAM
// )
void gemm_RVV_4x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
}

// gemm_RVV_4x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 4] @DRAM
// )
void gemm_RVV_4x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
}

// gemm_RVV_4x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 4] @DRAM
// )
void gemm_RVV_4x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
}

// gemm_RVV_4x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 4] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 4] @DRAM
// )
void gemm_RVV_4x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(4));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(4));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(4));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(4));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(4));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(4));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(4));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(4));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(4));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(4));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(4));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(4));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(4));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(4));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(4));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(4));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(4));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(4));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(4));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(4));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(4));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(4));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(4));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(4));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(4));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(4));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(4));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(4));
}

// gemm_RVV_5x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 5] @DRAM
// )
void gemm_RVV_5x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(5));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
}

// gemm_RVV_5x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 5] @DRAM
// )
void gemm_RVV_5x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(5));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(5));
}

// gemm_RVV_5x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 5] @DRAM
// )
void gemm_RVV_5x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
}

// gemm_RVV_5x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 5] @DRAM
// )
void gemm_RVV_5x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
}

// gemm_RVV_5x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 5] @DRAM
// )
void gemm_RVV_5x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
}

// gemm_RVV_5x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 5] @DRAM
// )
void gemm_RVV_5x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
}

// gemm_RVV_5x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 5] @DRAM
// )
void gemm_RVV_5x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
}

// gemm_RVV_5x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 5] @DRAM
// )
void gemm_RVV_5x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
}

// gemm_RVV_5x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 5] @DRAM
// )
void gemm_RVV_5x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
}

// gemm_RVV_5x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 5] @DRAM
// )
void gemm_RVV_5x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
}

// gemm_RVV_5x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 5] @DRAM
// )
void gemm_RVV_5x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
}

// gemm_RVV_5x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 5] @DRAM
// )
void gemm_RVV_5x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
}

// gemm_RVV_5x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 5] @DRAM
// )
void gemm_RVV_5x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
}

// gemm_RVV_5x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 5] @DRAM
// )
void gemm_RVV_5x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
}

// gemm_RVV_5x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 5] @DRAM
// )
void gemm_RVV_5x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
}

// gemm_RVV_5x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 5] @DRAM
// )
void gemm_RVV_5x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
}

// gemm_RVV_5x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 5] @DRAM
// )
void gemm_RVV_5x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
}

// gemm_RVV_5x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 5] @DRAM
// )
void gemm_RVV_5x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
}

// gemm_RVV_5x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 5] @DRAM
// )
void gemm_RVV_5x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
}

// gemm_RVV_5x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 5] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 5] @DRAM
// )
void gemm_RVV_5x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(5));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(5));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(5));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(5));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(5));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(5));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(5));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(5));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(5));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(5));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(5));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(5));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(5));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(5));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(5));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(5));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(5));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(5));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(5));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(5));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(5));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(5));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(5));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(5));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(5));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(5));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(5));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(5));
}

// gemm_RVV_6x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 6] @DRAM
// )
void gemm_RVV_6x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(6));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
}

// gemm_RVV_6x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 6] @DRAM
// )
void gemm_RVV_6x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(6));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(6));
}

// gemm_RVV_6x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 6] @DRAM
// )
void gemm_RVV_6x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
}

// gemm_RVV_6x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 6] @DRAM
// )
void gemm_RVV_6x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
}

// gemm_RVV_6x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 6] @DRAM
// )
void gemm_RVV_6x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
}

// gemm_RVV_6x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 6] @DRAM
// )
void gemm_RVV_6x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
}

// gemm_RVV_6x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 6] @DRAM
// )
void gemm_RVV_6x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
}

// gemm_RVV_6x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 6] @DRAM
// )
void gemm_RVV_6x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
}

// gemm_RVV_6x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 6] @DRAM
// )
void gemm_RVV_6x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
}

// gemm_RVV_6x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 6] @DRAM
// )
void gemm_RVV_6x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
}

// gemm_RVV_6x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 6] @DRAM
// )
void gemm_RVV_6x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
}

// gemm_RVV_6x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 6] @DRAM
// )
void gemm_RVV_6x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
}

// gemm_RVV_6x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 6] @DRAM
// )
void gemm_RVV_6x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
}

// gemm_RVV_6x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 6] @DRAM
// )
void gemm_RVV_6x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
}

// gemm_RVV_6x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 6] @DRAM
// )
void gemm_RVV_6x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
}

// gemm_RVV_6x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 6] @DRAM
// )
void gemm_RVV_6x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
}

// gemm_RVV_6x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 6] @DRAM
// )
void gemm_RVV_6x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
}

// gemm_RVV_6x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 6] @DRAM
// )
void gemm_RVV_6x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
}

// gemm_RVV_6x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 6] @DRAM
// )
void gemm_RVV_6x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
}

// gemm_RVV_6x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 6] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 6] @DRAM
// )
void gemm_RVV_6x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(6));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(6));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(6));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(6));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(6));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(6));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(6));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(6));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(6));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(6));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(6));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(6));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(6));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(6));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(6));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(6));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(6));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(6));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(6));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(6));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(6));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(6));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(6));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(6));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(6));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(6));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(6));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(6));
}

// gemm_RVV_7x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 7] @DRAM
// )
void gemm_RVV_7x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(7));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
}

// gemm_RVV_7x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 7] @DRAM
// )
void gemm_RVV_7x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(7));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(7));
}

// gemm_RVV_7x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 7] @DRAM
// )
void gemm_RVV_7x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
}

// gemm_RVV_7x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 7] @DRAM
// )
void gemm_RVV_7x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
}

// gemm_RVV_7x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 7] @DRAM
// )
void gemm_RVV_7x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
}

// gemm_RVV_7x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 7] @DRAM
// )
void gemm_RVV_7x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
}

// gemm_RVV_7x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 7] @DRAM
// )
void gemm_RVV_7x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
}

// gemm_RVV_7x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 7] @DRAM
// )
void gemm_RVV_7x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
}

// gemm_RVV_7x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 7] @DRAM
// )
void gemm_RVV_7x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
}

// gemm_RVV_7x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 7] @DRAM
// )
void gemm_RVV_7x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
}

// gemm_RVV_7x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 7] @DRAM
// )
void gemm_RVV_7x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
}

// gemm_RVV_7x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 7] @DRAM
// )
void gemm_RVV_7x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
}

// gemm_RVV_7x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 7] @DRAM
// )
void gemm_RVV_7x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
}

// gemm_RVV_7x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 7] @DRAM
// )
void gemm_RVV_7x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
}

// gemm_RVV_7x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 7] @DRAM
// )
void gemm_RVV_7x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
}

// gemm_RVV_7x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 7] @DRAM
// )
void gemm_RVV_7x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
}

// gemm_RVV_7x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 7] @DRAM
// )
void gemm_RVV_7x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
}

// gemm_RVV_7x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 7] @DRAM
// )
void gemm_RVV_7x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
}

// gemm_RVV_7x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 7] @DRAM
// )
void gemm_RVV_7x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
}

// gemm_RVV_7x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 7] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 7] @DRAM
// )
void gemm_RVV_7x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(7));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(7));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(7));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(7));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(7));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(7));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(7));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(7));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(7));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(7));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(7));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(7));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(7));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(7));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(7));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(7));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(7));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(7));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(7));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(7));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(7));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(7));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(7));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(7));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(7));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(7));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(7));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(7));
}

// gemm_RVV_8x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 8] @DRAM
// )
void gemm_RVV_8x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(8));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
}

// gemm_RVV_8x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 8] @DRAM
// )
void gemm_RVV_8x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(8));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(8));
}

// gemm_RVV_8x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 8] @DRAM
// )
void gemm_RVV_8x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
}

// gemm_RVV_8x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 8] @DRAM
// )
void gemm_RVV_8x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
}

// gemm_RVV_8x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 8] @DRAM
// )
void gemm_RVV_8x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
}

// gemm_RVV_8x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 8] @DRAM
// )
void gemm_RVV_8x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
}

// gemm_RVV_8x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 8] @DRAM
// )
void gemm_RVV_8x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
}

// gemm_RVV_8x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 8] @DRAM
// )
void gemm_RVV_8x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
}

// gemm_RVV_8x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 8] @DRAM
// )
void gemm_RVV_8x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
}

// gemm_RVV_8x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 8] @DRAM
// )
void gemm_RVV_8x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
}

// gemm_RVV_8x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 8] @DRAM
// )
void gemm_RVV_8x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
}

// gemm_RVV_8x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 8] @DRAM
// )
void gemm_RVV_8x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
}

// gemm_RVV_8x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 8] @DRAM
// )
void gemm_RVV_8x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
}

// gemm_RVV_8x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 8] @DRAM
// )
void gemm_RVV_8x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
}

// gemm_RVV_8x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 8] @DRAM
// )
void gemm_RVV_8x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
}

// gemm_RVV_8x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 8] @DRAM
// )
void gemm_RVV_8x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
}

// gemm_RVV_8x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 8] @DRAM
// )
void gemm_RVV_8x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
}

// gemm_RVV_8x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 8] @DRAM
// )
void gemm_RVV_8x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
}

// gemm_RVV_8x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 8] @DRAM
// )
void gemm_RVV_8x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
}

// gemm_RVV_8x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 8] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 8] @DRAM
// )
void gemm_RVV_8x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(8));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(8));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(8));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(8));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(8));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(8));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(8));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(8));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(8));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(8));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(8));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(8));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(8));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(8));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(8));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(8));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(8));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(8));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(8));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(8));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(8));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(8));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(8));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(8));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(8));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(8));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(8));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(8));
}

// gemm_RVV_9x10_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 9] @DRAM
// )
void gemm_RVV_9x10_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_9 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(9));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
}

// gemm_RVV_9x10_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 10] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][10, 9] @DRAM
// )
void gemm_RVV_9x10_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
vfloat16m1_t C_reg_9;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
C_reg_9 = __riscv_vle16_v_f16m1(&C[(9) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(9));
  C_reg_9 = __riscv_vfmacc_vf_f16m1(C_reg_9, B[(k) * (10) + 9], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
__riscv_vse16_v_f16m1(&C[(9) * (ldc)], C_reg_9,(9));
}

// gemm_RVV_9x1_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 9] @DRAM
// )
void gemm_RVV_9x1_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
}

// gemm_RVV_9x1_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 1] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][1, 9] @DRAM
// )
void gemm_RVV_9x1_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
}

// gemm_RVV_9x2_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 9] @DRAM
// )
void gemm_RVV_9x2_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
}

// gemm_RVV_9x2_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 2] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][2, 9] @DRAM
// )
void gemm_RVV_9x2_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
}

// gemm_RVV_9x3_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 9] @DRAM
// )
void gemm_RVV_9x3_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
}

// gemm_RVV_9x3_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 3] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][3, 9] @DRAM
// )
void gemm_RVV_9x3_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
}

// gemm_RVV_9x4_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 9] @DRAM
// )
void gemm_RVV_9x4_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
}

// gemm_RVV_9x4_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 4] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][4, 9] @DRAM
// )
void gemm_RVV_9x4_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
}

// gemm_RVV_9x5_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 9] @DRAM
// )
void gemm_RVV_9x5_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
}

// gemm_RVV_9x5_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 5] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][5, 9] @DRAM
// )
void gemm_RVV_9x5_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
}

// gemm_RVV_9x6_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 9] @DRAM
// )
void gemm_RVV_9x6_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
}

// gemm_RVV_9x6_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 6] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][6, 9] @DRAM
// )
void gemm_RVV_9x6_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
}

// gemm_RVV_9x7_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 9] @DRAM
// )
void gemm_RVV_9x7_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
}

// gemm_RVV_9x7_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 7] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][7, 9] @DRAM
// )
void gemm_RVV_9x7_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
}

// gemm_RVV_9x8_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 9] @DRAM
// )
void gemm_RVV_9x8_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
}

// gemm_RVV_9x8_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 8] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][8, 9] @DRAM
// )
void gemm_RVV_9x8_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
}

// gemm_RVV_9x9_b0_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 9] @DRAM
// )
void gemm_RVV_9x9_b0_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_1 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_2 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_3 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_4 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_5 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_6 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_7 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
C_reg_8 = __riscv_vfmv_v_f_f16m1(0.0f,(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
}

// gemm_RVV_9x9_b1_col_fp16(
//     KC : size,
//     alpha : f32[1] @DRAM,
//     A : [f16][KC, 9] @DRAM,
//     B : [f16][KC, 9] @DRAM,
//     beta : f32[1] @DRAM,
//     C : [f16][9, 9] @DRAM
// )
void gemm_RVV_9x9_b1_col_fp16( void *ctxt, int_fast32_t KC, const float* alpha, _Float16 * A, int lda, _Float16 * B, int ldb, const float* beta, _Float16 C, int ldc ) {
// assert stride(A, 1) == 1
// assert stride(B, 1) == 1
// assert stride(C, 1) == 1
vfloat16m1_t C_reg_0;
vfloat16m1_t C_reg_1;
vfloat16m1_t C_reg_2;
vfloat16m1_t C_reg_3;
vfloat16m1_t C_reg_4;
vfloat16m1_t C_reg_5;
vfloat16m1_t C_reg_6;
vfloat16m1_t C_reg_7;
vfloat16m1_t C_reg_8;
C_reg_0 = __riscv_vle16_v_f16m1(&C[0],(9));
C_reg_1 = __riscv_vle16_v_f16m1(&C[ldc],(9));
C_reg_2 = __riscv_vle16_v_f16m1(&C[(2) * (ldc)],(9));
C_reg_3 = __riscv_vle16_v_f16m1(&C[(3) * (ldc)],(9));
C_reg_4 = __riscv_vle16_v_f16m1(&C[(4) * (ldc)],(9));
C_reg_5 = __riscv_vle16_v_f16m1(&C[(5) * (ldc)],(9));
C_reg_6 = __riscv_vle16_v_f16m1(&C[(6) * (ldc)],(9));
C_reg_7 = __riscv_vle16_v_f16m1(&C[(7) * (ldc)],(9));
C_reg_8 = __riscv_vle16_v_f16m1(&C[(8) * (ldc)],(9));
vfloat16m1_t A_reg;
for (int_fast32_t k = 0; k < KC; k++) {
  A_reg = __riscv_vle16_v_f16m1(&A[(k) * (32)],(9));
  C_reg_0 = __riscv_vfmacc_vf_f16m1(C_reg_0, B[(k) * (10)], A_reg,(9));
  C_reg_1 = __riscv_vfmacc_vf_f16m1(C_reg_1, B[(k) * (10) + 1], A_reg,(9));
  C_reg_2 = __riscv_vfmacc_vf_f16m1(C_reg_2, B[(k) * (10) + 2], A_reg,(9));
  C_reg_3 = __riscv_vfmacc_vf_f16m1(C_reg_3, B[(k) * (10) + 3], A_reg,(9));
  C_reg_4 = __riscv_vfmacc_vf_f16m1(C_reg_4, B[(k) * (10) + 4], A_reg,(9));
  C_reg_5 = __riscv_vfmacc_vf_f16m1(C_reg_5, B[(k) * (10) + 5], A_reg,(9));
  C_reg_6 = __riscv_vfmacc_vf_f16m1(C_reg_6, B[(k) * (10) + 6], A_reg,(9));
  C_reg_7 = __riscv_vfmacc_vf_f16m1(C_reg_7, B[(k) * (10) + 7], A_reg,(9));
  C_reg_8 = __riscv_vfmacc_vf_f16m1(C_reg_8, B[(k) * (10) + 8], A_reg,(9));
}
__riscv_vse16_v_f16m1(&C[0], C_reg_0,(9));
__riscv_vse16_v_f16m1(&C[ldc], C_reg_1,(9));
__riscv_vse16_v_f16m1(&C[(2) * (ldc)], C_reg_2,(9));
__riscv_vse16_v_f16m1(&C[(3) * (ldc)], C_reg_3,(9));
__riscv_vse16_v_f16m1(&C[(4) * (ldc)], C_reg_4,(9));
__riscv_vse16_v_f16m1(&C[(5) * (ldc)], C_reg_5,(9));
__riscv_vse16_v_f16m1(&C[(6) * (ldc)], C_reg_6,(9));
__riscv_vse16_v_f16m1(&C[(7) * (ldc)], C_reg_7,(9));
__riscv_vse16_v_f16m1(&C[(8) * (ldc)], C_reg_8,(9));
}


/* relying on the following instruction..."
rvv_broadcast_16xf16_0(dst,vl)
{dst_data} = __riscv_vfmv_v_f_f16m1(0.0f,{vl});
*/

/* relying on the following instruction..."
rvv_vfmacc_16xf16_1xf16(dst,lhs,rhs,vl)
{dst_data} = __riscv_vfmacc_vf_f16m1({dst_data}, {rhs_data}, {lhs_data},{vl});
*/

/* relying on the following instruction..."
rvv_vld_16xf16(dst,src,vl)
{dst_data} = __riscv_vle16_v_f16m1(&{src_data},{vl});
*/

/* relying on the following instruction..."
rvv_vst_16xf16(dst,src,vl)
__riscv_vse16_v_f16m1(&{dst_data}, {src_data},{vl});
*/
