read_verilog ../top.v
synth_xilinx -run begin:blif
write_verilog synth.v 
