$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # num [3:0] $end
  $var wire 1 $ reset $end
  $var wire 1 % clk $end
  $var wire 9 & out [8:0] $end
  $scope module tables $end
   $var wire 4 # num [3:0] $end
   $var wire 1 $ reset $end
   $var wire 1 % clk $end
   $var wire 9 & out [8:0] $end
   $var wire 4 ' counter [3:0] $end
   $var wire 4 ( store [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
0$
0%
b000000000 &
b0000 '
b0000 (
#1
#3
b0101 #
1%
b0001 '
#5
0%
#7
1%
b000000101 &
b0010 '
#9
0%
#11
1%
b000001010 &
b0011 '
#13
0%
#15
1%
b000001111 &
b0100 '
#17
0%
#19
1%
b000010100 &
b0101 '
#21
0%
#23
1%
b000011001 &
b0110 '
#25
0%
#27
1%
b000011110 &
b0111 '
#29
0%
#31
1%
b000100011 &
b1000 '
#33
0%
#35
1%
b000101000 &
b1001 '
#37
0%
#39
1%
b000101101 &
b1010 '
#41
0%
