## Simple-Risc-Machine

Developed in SystemVerilog, including test suites.
