{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495043552745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495043552745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 18:52:32 2017 " "Processing started: Wed May 17 18:52:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495043552745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043552745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043552745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495043553061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495043553061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562645 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562647 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Bin2BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-Behavioral " "Found design unit 1: Clock-Behavioral" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562651 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495043562651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495043562686 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX7\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX7\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX6\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX6\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX5\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX5\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX4\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX4\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX3\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2\[7\] Clock.vhd(8) " "Using initial value X (don't care) for net \"HEX2\[7\]\" at Clock.vhd(8)" {  } { { "Clock.vhd" "" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 "|Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:freqDiv A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:freqDiv\"" {  } { { "Clock.vhd" "freqDiv" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495043562688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:bin2BCD A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:bin2BCD\"" {  } { { "Clock.vhd" "bin2BCD" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495043562689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:b7segH A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:b7segH\"" {  } { { "Clock.vhd" "b7segH" { Text "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase1/Clock.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495043562690 ""}
