Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 18 22:56:53 2017
| Host         : DESKTOP-P4DAKPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file alu_timing_summary_routed.rpt -rpx alu_timing_summary_routed.rpx
| Design       : alu
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.983        0.000                      0                   28        0.455        0.000                      0                   28        3.870        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.983        0.000                      0                   28        0.455        0.000                      0                   28        3.870        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.396ns (48.049%)  route 2.591ns (51.951%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.024 f  ovf_reg_i_2/O[3]
                         net (fo=3, routed)           0.481     7.504    p_2_in
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.257     7.761 f  regs_reg_0_7_7_7_i_2/O
                         net (fo=2, routed)           0.663     8.424    regs_reg_0_7_7_7_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.105     8.529 r  zero_i_3/O
                         net (fo=1, routed)           0.457     8.986    zero_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.105     9.091 r  zero_i_1/O
                         net (fo=1, routed)           0.000     9.091    zero0
    SLICE_X0Y12          FDRE                                         r  zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  zero_reg/C
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.033    14.074    zero_reg
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.368ns (54.338%)  route 1.990ns (45.662%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.024 r  ovf_reg_i_2/O[3]
                         net (fo=3, routed)           0.482     7.506    p_2_in
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.257     7.763 r  regs_reg_0_7_7_7_i_3/O
                         net (fo=2, routed)           0.000     7.763    regs_reg_0_7_7_7_i_3_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I1_O)      0.182     7.945 r  regs_reg_0_7_7_7_i_1/O
                         net (fo=4, routed)           0.517     8.462    regs_reg_0_7_7_7/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    regs_reg_0_7_7_7/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_7_7/DP/CLK
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    13.681    regs_reg_0_7_7_7/DP
  -------------------------------------------------------------------
                         required time                         13.681    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.276ns (53.517%)  route 1.977ns (46.483%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.944 r  ovf_reg_i_2/O[0]
                         net (fo=2, routed)           0.582     7.526    ovf_reg_i_2_n_7
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.249     7.775 r  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.000     7.775    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.178     7.953 r  regs_reg_0_7_4_4_i_1/O
                         net (fo=3, routed)           0.404     8.357    regs_reg_0_7_4_4/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/CLK
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.354    13.687    regs_reg_0_7_4_4/DP
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.276ns (53.516%)  route 1.977ns (46.484%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.944 r  ovf_reg_i_2/O[0]
                         net (fo=2, routed)           0.582     7.526    ovf_reg_i_2_n_7
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.249     7.775 r  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.000     7.775    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.178     7.953 r  regs_reg_0_7_4_4_i_1/O
                         net (fo=3, routed)           0.404     8.357    regs_reg_0_7_4_4/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/SP/CLK
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.319    13.722    regs_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 2.276ns (52.108%)  route 2.092ns (47.892%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 13.767 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.944 r  ovf_reg_i_2/O[0]
                         net (fo=2, routed)           0.582     7.526    ovf_reg_i_2_n_7
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.249     7.775 r  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.000     7.775    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.178     7.953 r  regs_reg_0_7_4_4_i_1/O
                         net (fo=3, routed)           0.519     8.472    regs_reg_0_7_4_4_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.323    13.767    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  y_reg[4]/C
                         clock pessimism              0.306    14.072    
                         clock uncertainty           -0.035    14.037    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.194    13.843    y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.843    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.368ns (56.086%)  route 1.854ns (43.914%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.024 r  ovf_reg_i_2/O[3]
                         net (fo=3, routed)           0.482     7.506    p_2_in
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.257     7.763 r  regs_reg_0_7_7_7_i_3/O
                         net (fo=2, routed)           0.000     7.763    regs_reg_0_7_7_7_i_3_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I1_O)      0.182     7.945 r  regs_reg_0_7_7_7_i_1/O
                         net (fo=4, routed)           0.381     8.326    regs_reg_0_7_7_7/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    regs_reg_0_7_7_7/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_7_7/SP/CLK
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.336    13.705    regs_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         13.705    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 2.368ns (55.475%)  route 1.901ns (44.525%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 13.770 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.024 r  ovf_reg_i_2/O[3]
                         net (fo=3, routed)           0.482     7.506    p_2_in
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.257     7.763 r  regs_reg_0_7_7_7_i_3/O
                         net (fo=2, routed)           0.000     7.763    regs_reg_0_7_7_7_i_3_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I1_O)      0.182     7.945 r  regs_reg_0_7_7_7_i_1/O
                         net (fo=4, routed)           0.428     8.373    regs_reg_0_7_7_7_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    13.770    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.306    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.206    13.834    y_reg[7]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 2.328ns (58.769%)  route 1.633ns (41.232%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 13.771 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.964 r  ovf_reg_i_2/O[2]
                         net (fo=2, routed)           0.235     7.198    ovf_reg_i_2_n_5
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.253     7.451 r  regs_reg_0_7_6_6_i_3/O
                         net (fo=2, routed)           0.000     7.451    regs_reg_0_7_6_6_i_3_n_0
    SLICE_X1Y11          MUXF7 (Prop_muxf7_I1_O)      0.206     7.657 r  regs_reg_0_7_6_6_i_1/O
                         net (fo=3, routed)           0.408     8.066    regs_reg_0_7_6_6/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.327    13.771    regs_reg_0_7_6_6/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_6_6/DP/CLK
                         clock pessimism              0.306    14.076    
                         clock uncertainty           -0.035    14.041    
    SLICE_X2Y11          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.484    13.557    regs_reg_0_7_6_6/DP
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 2.368ns (57.323%)  route 1.763ns (42.677%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 13.770 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.764    regs_reg_0_7_0_0_i_4_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.024 r  ovf_reg_i_2/O[3]
                         net (fo=3, routed)           0.482     7.506    p_2_in
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.257     7.763 r  regs_reg_0_7_7_7_i_3/O
                         net (fo=2, routed)           0.000     7.763    regs_reg_0_7_7_7_i_3_n_0
    SLICE_X0Y12          MUXF7 (Prop_muxf7_I1_O)      0.182     7.945 r  regs_reg_0_7_7_7_i_1/O
                         net (fo=4, routed)           0.290     8.235    regs_reg_0_7_7_7_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  neg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    13.770    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  neg_reg/C
                         clock pessimism              0.306    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)       -0.194    13.846    neg_reg
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 2.104ns (54.903%)  route 1.728ns (45.097%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 13.772 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.894     0.894 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.437     4.104    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.188 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.543     5.731    regs_reg_0_7_0_0_n_0
    SLICE_X4Y10          LUT3 (Prop_lut3_I0_O)        0.105     5.836 r  regs_reg_0_7_0_0_i_6/O
                         net (fo=1, routed)           0.447     6.284    arith_in[0]
    SLICE_X3Y10          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.480     6.764 r  regs_reg_0_7_0_0_i_4/O[2]
                         net (fo=2, routed)           0.466     7.229    regs_reg_0_7_0_0_i_4_n_5
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.253     7.482 r  regs_reg_0_7_2_2_i_3/O
                         net (fo=2, routed)           0.000     7.482    regs_reg_0_7_2_2_i_3_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I1_O)      0.182     7.664 r  regs_reg_0_7_2_2_i_1/O
                         net (fo=3, routed)           0.272     7.937    regs_reg_0_7_2_2/D
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.763    10.763 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.367    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.444 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.328    13.772    regs_reg_0_7_2_2/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/DP/CLK
                         clock pessimism              0.333    14.104    
                         clock uncertainty           -0.035    14.069    
    SLICE_X2Y10          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.486    13.583    regs_reg_0_7_2_2/DP
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  5.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 regs_reg_0_7_7_7/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.433ns (77.037%)  route 0.129ns (22.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_7_7/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_7_7/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.831 r  regs_reg_0_7_7_7/SP/O
                         net (fo=6, routed)           0.129     1.960    p_1_in
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     2.005 r  ovf_i_1/O
                         net (fo=1, routed)           0.000     2.005    ovf_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  ovf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  ovf_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.091     1.550    ovf_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.496ns (62.034%)  route 0.304ns (37.966%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.829 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.172     2.001    regs_reg_0_7_0_0_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I3_O)        0.045     2.046 r  regs_reg_0_7_0_0_i_3/O
                         net (fo=2, routed)           0.000     2.046    regs_reg_0_7_0_0_i_3_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I1_O)      0.065     2.111 r  regs_reg_0_7_0_0_i_1/O
                         net (fo=3, routed)           0.132     2.243    regs_reg_0_7_0_0/D
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y10          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.051     1.494    regs_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 regs_reg_0_7_2_2/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_2_2/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.574ns (68.918%)  route 0.259ns (31.082%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_2_2/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.837 r  regs_reg_0_7_2_2/SP/O
                         net (fo=5, routed)           0.143     1.981    regs_reg_0_7_2_2_n_1
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.118     2.099 r  regs_reg_0_7_2_2_i_2/O
                         net (fo=2, routed)           0.000     2.099    regs_reg_0_7_2_2_i_2_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I0_O)      0.062     2.161 r  regs_reg_0_7_2_2_i_1/O
                         net (fo=3, routed)           0.115     2.276    regs_reg_0_7_2_2/D
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_2_2/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/SP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y10          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.083     1.526    regs_reg_0_7_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 regs_reg_0_7_4_4/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.521ns (58.866%)  route 0.364ns (41.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.829 f  regs_reg_0_7_4_4/DP/O
                         net (fo=3, routed)           0.169     1.999    regs_reg_0_7_4_4_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.044 f  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.048     2.091    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.045     2.136 f  zero_i_2/O
                         net (fo=1, routed)           0.147     2.283    zero_i_2_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     2.328 r  zero_i_1/O
                         net (fo=1, routed)           0.000     2.328    zero0
    SLICE_X0Y12          FDRE                                         r  zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.959    clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  zero_reg/C
                         clock pessimism             -0.501     1.457    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.092     1.549    zero_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 regs_reg_0_7_4_4/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.493ns (58.429%)  route 0.351ns (41.571%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.829 r  regs_reg_0_7_4_4/DP/O
                         net (fo=3, routed)           0.169     1.999    regs_reg_0_7_4_4_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.044 r  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.000     2.044    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     2.106 r  regs_reg_0_7_4_4_i_1/O
                         net (fo=3, routed)           0.181     2.287    regs_reg_0_7_4_4/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y11          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.051     1.494    regs_reg_0_7_4_4/DP
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 regs_reg_0_7_4_4/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.493ns (57.946%)  route 0.358ns (42.054%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.829 r  regs_reg_0_7_4_4/DP/O
                         net (fo=3, routed)           0.169     1.999    regs_reg_0_7_4_4_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     2.044 r  regs_reg_0_7_4_4_i_2/O
                         net (fo=2, routed)           0.000     2.044    regs_reg_0_7_4_4_i_2_n_0
    SLICE_X1Y13          MUXF7 (Prop_muxf7_I0_O)      0.062     2.106 r  regs_reg_0_7_4_4_i_1/O
                         net (fo=3, routed)           0.188     2.294    regs_reg_0_7_4_4/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_4_4/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_4_4/SP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y11          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.058     1.501    regs_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 regs_reg_0_7_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.496ns (57.794%)  route 0.362ns (42.206%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.829 r  regs_reg_0_7_0_0/DP/O
                         net (fo=3, routed)           0.172     2.001    regs_reg_0_7_0_0_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I3_O)        0.045     2.046 r  regs_reg_0_7_0_0_i_3/O
                         net (fo=2, routed)           0.000     2.046    regs_reg_0_7_0_0_i_3_n_0
    SLICE_X4Y11          MUXF7 (Prop_muxf7_I1_O)      0.065     2.111 r  regs_reg_0_7_0_0_i_1/O
                         net (fo=3, routed)           0.190     2.302    regs_reg_0_7_0_0/D
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_0_0/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y10          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.058     1.501    regs_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 regs_reg_0_7_5_5/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.581ns (65.241%)  route 0.310ns (34.759%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_5_5/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.398     1.841 r  regs_reg_0_7_5_5/SP/O
                         net (fo=5, routed)           0.183     2.024    regs_reg_0_7_5_5_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.119     2.143 r  regs_reg_0_7_5_5_i_3/O
                         net (fo=2, routed)           0.000     2.143    regs_reg_0_7_5_5_i_3_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I1_O)      0.064     2.207 r  regs_reg_0_7_5_5_i_1/O
                         net (fo=3, routed)           0.127     2.334    regs_reg_0_7_5_5/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_5_5/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/SP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y11          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.081     1.524    regs_reg_0_7_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 regs_reg_0_7_2_2/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.574ns (68.918%)  route 0.259ns (31.082%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_2_2/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.837 r  regs_reg_0_7_2_2/SP/O
                         net (fo=5, routed)           0.143     1.981    regs_reg_0_7_2_2_n_1
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.118     2.099 r  regs_reg_0_7_2_2_i_2/O
                         net (fo=2, routed)           0.000     2.099    regs_reg_0_7_2_2_i_2_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I0_O)      0.062     2.161 r  regs_reg_0_7_2_2_i_1/O
                         net (fo=3, routed)           0.115     2.276    regs_reg_0_7_2_2/D
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_2_2/WCLK
    SLICE_X2Y10          RAMD32                                       r  regs_reg_0_7_2_2/DP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y10          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.004     1.447    regs_reg_0_7_2_2/DP
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 regs_reg_0_7_5_5/SP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_reg_0_7_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.581ns (65.241%)  route 0.310ns (34.759%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.825    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.443    regs_reg_0_7_5_5/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.398     1.841 r  regs_reg_0_7_5_5/SP/O
                         net (fo=5, routed)           0.183     2.024    regs_reg_0_7_5_5_n_1
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.119     2.143 r  regs_reg_0_7_5_5_i_3/O
                         net (fo=2, routed)           0.000     2.143    regs_reg_0_7_5_5_i_3_n_0
    SLICE_X2Y12          MUXF7 (Prop_muxf7_I1_O)      0.064     2.207 r  regs_reg_0_7_5_5_i_1/O
                         net (fo=3, routed)           0.127     2.334    regs_reg_0_7_5_5/D
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.068    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.961    regs_reg_0_7_5_5/WCLK
    SLICE_X2Y11          RAMD32                                       r  regs_reg_0_7_5_5/DP/CLK
                         clock pessimism             -0.517     1.443    
    SLICE_X2Y11          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.054     1.497    regs_reg_0_7_5_5/DP
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.837    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y12    cout_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y13    neg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y11    ovf_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y13    y_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y12    y_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y11    y_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y12    y_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y17    y_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y13    y_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y11    regs_reg_0_7_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y11    regs_reg_0_7_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X2Y10    regs_reg_0_7_2_2/DP/CLK



