// Seed: 1919156469
module module_0;
endmodule
program module_1 #(
    parameter id_10 = 32'd62,
    parameter id_13 = 32'd12,
    parameter id_22 = 32'd79,
    parameter id_5  = 32'd77
) (
    input tri1 id_0,
    input supply1 id_1
    , id_7,
    input tri id_2,
    input tri1 id_3,
    output logic id_4[{  -1 'b0 } : -1]
    , id_8,
    output wire _id_5
);
  logic id_9[id_5  |  -1 : -1];
  ;
  logic _id_10;
  assign id_8 = 1 > id_2;
  struct packed {logic id_11 = 1;} id_12;
  ;
  module_0 modCall_1 ();
  always id_4 <= id_2;
  always id_7 <= 1;
  wire _id_13;
  ;
  wire id_14;
  wire [id_13 : id_10] id_15, id_16, id_17;
  assign id_8 = id_8;
  logic id_18;
  ;
  logic
      id_19,
      id_20 (
          1,
          id_2 << 1'h0
      );
  id_21 :
  assert property (@(posedge id_17) id_18.id_16);
  wire _id_22;
  parameter id_23 = ^1;
  wire id_24;
  ;
  wire [~  -1 : -1] id_25, id_26, id_27;
  struct packed {
    logic id_28;
    logic id_29;
  } id_30;
  ;
  struct packed {
    logic id_31;
    logic id_32;
    id_33 id_34;
  } id_35;
  parameter id_36 = id_23[id_22 : 1];
endprogram
