// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_forwardPropagation_4_10_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        result_l3125_address0,
        result_l3125_ce0,
        result_l3125_we0,
        result_l3125_d0,
        result_l3125_address1,
        result_l3125_ce1,
        result_l3125_we1,
        result_l3125_d1,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        biases_address0,
        biases_ce0,
        biases_q0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] result_l3125_address0;
output   result_l3125_ce0;
output   result_l3125_we0;
output  [24:0] result_l3125_d0;
output  [3:0] result_l3125_address1;
output   result_l3125_ce1;
output   result_l3125_we1;
output  [24:0] result_l3125_d1;
input  [24:0] p_read;
input  [24:0] p_read1;
input  [24:0] p_read2;
input  [24:0] p_read3;
output  [3:0] weights_0_address0;
output   weights_0_ce0;
input  [24:0] weights_0_q0;
output  [3:0] weights_1_address0;
output   weights_1_ce0;
input  [24:0] weights_1_q0;
output  [3:0] weights_2_address0;
output   weights_2_ce0;
input  [24:0] weights_2_q0;
output  [3:0] weights_3_address0;
output   weights_3_ce0;
input  [24:0] weights_3_q0;
output  [3:0] biases_address0;
output   biases_ce0;
input  [24:0] biases_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [3:0] C_0_address0;
reg    C_0_ce0;
reg    C_0_we0;
reg   [24:0] C_0_d0;
wire   [24:0] C_0_q0;
reg   [3:0] net_0_address0;
reg    net_0_ce0;
reg    net_0_we0;
reg   [24:0] net_0_d0;
wire   [24:0] net_0_q0;
reg   [3:0] ref_tmp20_0_address0;
reg    ref_tmp20_0_ce0;
reg    ref_tmp20_0_we0;
wire   [24:0] ref_tmp20_0_q0;
reg   [3:0] ref_tmp20_0_address1;
reg    ref_tmp20_0_ce1;
reg    ref_tmp20_0_we1;
wire   [24:0] ref_tmp20_0_q1;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_idle;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0;
wire   [24:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_idle;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0;
wire   [3:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0;
wire    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0;
wire   [24:0] grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0;
wire    grp_softmax_10_s_fu_491_ap_start;
wire    grp_softmax_10_s_fu_491_ap_done;
wire    grp_softmax_10_s_fu_491_ap_idle;
wire    grp_softmax_10_s_fu_491_ap_ready;
wire   [3:0] grp_softmax_10_s_fu_491_agg_result_0_address0;
wire    grp_softmax_10_s_fu_491_agg_result_0_ce0;
wire    grp_softmax_10_s_fu_491_agg_result_0_we0;
wire   [24:0] grp_softmax_10_s_fu_491_agg_result_0_d0;
wire   [3:0] grp_softmax_10_s_fu_491_agg_result_0_address1;
wire    grp_softmax_10_s_fu_491_agg_result_0_ce1;
wire    grp_softmax_10_s_fu_491_agg_result_0_we1;
wire   [24:0] grp_softmax_10_s_fu_491_agg_result_0_d1;
wire   [3:0] grp_softmax_10_s_fu_491_net_0_address0;
wire    grp_softmax_10_s_fu_491_net_0_ce0;
reg    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_softmax_10_s_fu_491_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state17;
reg    C_0_we1_local;
reg    C_0_ce1_local;
reg   [3:0] C_0_address1_local;
reg    C_0_we0_local;
reg    C_0_ce0_local;
reg   [3:0] C_0_address0_local;
reg    net_0_we1_local;
reg    net_0_ce1_local;
reg   [3:0] net_0_address1_local;
reg    net_0_we0_local;
reg    net_0_ce0_local;
reg   [3:0] net_0_address0_local;
reg    ref_tmp20_0_ce1_local;
reg   [3:0] ref_tmp20_0_address1_local;
reg    ref_tmp20_0_ce0_local;
reg   [3:0] ref_tmp20_0_address0_local;
reg    result_l3125_we1_local;
reg    result_l3125_ce1_local;
reg   [3:0] result_l3125_address1_local;
reg    result_l3125_we0_local;
reg    result_l3125_ce0_local;
reg   [3:0] result_l3125_address0_local;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg = 1'b0;
#0 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg = 1'b0;
#0 grp_softmax_10_s_fu_491_ap_start_reg = 1'b0;
end

top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W #(
    .DataWidth( 25 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
C_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(C_0_address0),
    .ce0(C_0_ce0),
    .we0(C_0_we0),
    .d0(C_0_d0),
    .q0(C_0_q0),
    .address1(C_0_address1_local),
    .ce1(C_0_ce1_local),
    .we1(C_0_we1_local),
    .d1(25'd0)
);

top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W #(
    .DataWidth( 25 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
net_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(net_0_address0),
    .ce0(net_0_ce0),
    .we0(net_0_we0),
    .d0(net_0_d0),
    .q0(net_0_q0),
    .address1(net_0_address1_local),
    .ce1(net_0_ce1_local),
    .we1(net_0_we1_local),
    .d1(25'd0)
);

top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W #(
    .DataWidth( 25 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
ref_tmp20_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_tmp20_0_address0),
    .ce0(ref_tmp20_0_ce0),
    .we0(ref_tmp20_0_we0),
    .d0(grp_softmax_10_s_fu_491_agg_result_0_d0),
    .q0(ref_tmp20_0_q0),
    .address1(ref_tmp20_0_address1),
    .ce1(ref_tmp20_0_ce1),
    .we1(ref_tmp20_0_we1),
    .d1(grp_softmax_10_s_fu_491_agg_result_0_d1),
    .q1(ref_tmp20_0_q1)
);

top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start),
    .ap_done(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done),
    .ap_idle(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_idle),
    .ap_ready(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready),
    .weights_0_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0),
    .weights_0_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0),
    .weights_0_q0(weights_0_q0),
    .weights_1_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0),
    .weights_1_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0),
    .weights_1_q0(weights_1_q0),
    .weights_2_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0),
    .weights_2_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0),
    .weights_2_q0(weights_2_q0),
    .weights_3_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0),
    .weights_3_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0),
    .weights_3_q0(weights_3_q0),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .C_0_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0),
    .C_0_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0),
    .C_0_we0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0),
    .C_0_d0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0)
);

top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1 grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start),
    .ap_done(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done),
    .ap_idle(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_idle),
    .ap_ready(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready),
    .biases_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0),
    .biases_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0),
    .biases_q0(biases_q0),
    .C_0_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0),
    .C_0_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0),
    .C_0_q0(C_0_q0),
    .net_0_address0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0),
    .net_0_ce0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0),
    .net_0_we0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0),
    .net_0_d0(grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0)
);

top_softmax_10_s grp_softmax_10_s_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_softmax_10_s_fu_491_ap_start),
    .ap_done(grp_softmax_10_s_fu_491_ap_done),
    .ap_idle(grp_softmax_10_s_fu_491_ap_idle),
    .ap_ready(grp_softmax_10_s_fu_491_ap_ready),
    .agg_result_0_address0(grp_softmax_10_s_fu_491_agg_result_0_address0),
    .agg_result_0_ce0(grp_softmax_10_s_fu_491_agg_result_0_ce0),
    .agg_result_0_we0(grp_softmax_10_s_fu_491_agg_result_0_we0),
    .agg_result_0_d0(grp_softmax_10_s_fu_491_agg_result_0_d0),
    .agg_result_0_address1(grp_softmax_10_s_fu_491_agg_result_0_address1),
    .agg_result_0_ce1(grp_softmax_10_s_fu_491_agg_result_0_ce1),
    .agg_result_0_we1(grp_softmax_10_s_fu_491_agg_result_0_we1),
    .agg_result_0_d1(grp_softmax_10_s_fu_491_agg_result_0_d1),
    .agg_result_0_q1(ref_tmp20_0_q1),
    .net_0_address0(grp_softmax_10_s_fu_491_net_0_address0),
    .net_0_ce0(grp_softmax_10_s_fu_491_net_0_ce0),
    .net_0_q0(net_0_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= 1'b1;
        end else if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_ready == 1'b1)) begin
            grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= 1'b1;
        end else if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_ready == 1'b1)) begin
            grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_softmax_10_s_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_softmax_10_s_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_softmax_10_s_fu_491_ap_ready == 1'b1)) begin
            grp_softmax_10_s_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        C_0_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        C_0_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_address0;
    end else begin
        C_0_address0 = C_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_0_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_0_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        C_0_address0_local = 64'd1;
    end else begin
        C_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_0_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        C_0_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        C_0_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        C_0_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        C_0_address1_local = 64'd0;
    end else begin
        C_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        C_0_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_C_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        C_0_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_ce0;
    end else begin
        C_0_ce0 = C_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        C_0_ce0_local = 1'b1;
    end else begin
        C_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        C_0_ce1_local = 1'b1;
    end else begin
        C_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        C_0_d0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_d0;
    end else begin
        C_0_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        C_0_we0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_C_0_we0;
    end else begin
        C_0_we0 = C_0_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        C_0_we0_local = 1'b1;
    end else begin
        C_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        C_0_we1_local = 1'b1;
    end else begin
        C_0_we1_local = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_softmax_10_s_fu_491_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        net_0_address0 = grp_softmax_10_s_fu_491_net_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        net_0_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_address0;
    end else begin
        net_0_address0 = net_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        net_0_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        net_0_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        net_0_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        net_0_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        net_0_address0_local = 64'd1;
    end else begin
        net_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        net_0_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        net_0_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        net_0_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        net_0_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        net_0_address1_local = 64'd0;
    end else begin
        net_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        net_0_ce0 = grp_softmax_10_s_fu_491_net_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        net_0_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_ce0;
    end else begin
        net_0_ce0 = net_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        net_0_ce0_local = 1'b1;
    end else begin
        net_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        net_0_ce1_local = 1'b1;
    end else begin
        net_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        net_0_d0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_d0;
    end else begin
        net_0_d0 = 25'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        net_0_we0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_net_0_we0;
    end else begin
        net_0_we0 = net_0_we0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        net_0_we0_local = 1'b1;
    end else begin
        net_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        net_0_we1_local = 1'b1;
    end else begin
        net_0_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_address0 = grp_softmax_10_s_fu_491_agg_result_0_address0;
    end else begin
        ref_tmp20_0_address0 = ref_tmp20_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ref_tmp20_0_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ref_tmp20_0_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        ref_tmp20_0_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ref_tmp20_0_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ref_tmp20_0_address0_local = 64'd1;
    end else begin
        ref_tmp20_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_address1 = grp_softmax_10_s_fu_491_agg_result_0_address1;
    end else begin
        ref_tmp20_0_address1 = ref_tmp20_0_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ref_tmp20_0_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ref_tmp20_0_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        ref_tmp20_0_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        ref_tmp20_0_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ref_tmp20_0_address1_local = 64'd0;
    end else begin
        ref_tmp20_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_ce0 = grp_softmax_10_s_fu_491_agg_result_0_ce0;
    end else begin
        ref_tmp20_0_ce0 = ref_tmp20_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        ref_tmp20_0_ce0_local = 1'b1;
    end else begin
        ref_tmp20_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_ce1 = grp_softmax_10_s_fu_491_agg_result_0_ce1;
    end else begin
        ref_tmp20_0_ce1 = ref_tmp20_0_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        ref_tmp20_0_ce1_local = 1'b1;
    end else begin
        ref_tmp20_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_we0 = grp_softmax_10_s_fu_491_agg_result_0_we0;
    end else begin
        ref_tmp20_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ref_tmp20_0_we1 = grp_softmax_10_s_fu_491_agg_result_0_we1;
    end else begin
        ref_tmp20_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        result_l3125_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        result_l3125_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        result_l3125_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        result_l3125_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        result_l3125_address0_local = 64'd1;
    end else begin
        result_l3125_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        result_l3125_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        result_l3125_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        result_l3125_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        result_l3125_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        result_l3125_address1_local = 64'd0;
    end else begin
        result_l3125_address1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        result_l3125_ce0_local = 1'b1;
    end else begin
        result_l3125_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        result_l3125_ce1_local = 1'b1;
    end else begin
        result_l3125_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        result_l3125_we0_local = 1'b1;
    end else begin
        result_l3125_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        result_l3125_we1_local = 1'b1;
    end else begin
        result_l3125_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_softmax_10_s_fu_491_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign biases_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_address0;

assign biases_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_biases_ce0;

assign grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483_ap_start_reg;

assign grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_ap_start_reg;

assign grp_softmax_10_s_fu_491_ap_start = grp_softmax_10_s_fu_491_ap_start_reg;

assign result_l3125_address0 = result_l3125_address0_local;

assign result_l3125_address1 = result_l3125_address1_local;

assign result_l3125_ce0 = result_l3125_ce0_local;

assign result_l3125_ce1 = result_l3125_ce1_local;

assign result_l3125_d0 = ref_tmp20_0_q0;

assign result_l3125_d1 = ref_tmp20_0_q1;

assign result_l3125_we0 = result_l3125_we0_local;

assign result_l3125_we1 = result_l3125_we1_local;

assign weights_0_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_address0;

assign weights_0_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_0_ce0;

assign weights_1_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_address0;

assign weights_1_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_1_ce0;

assign weights_2_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_address0;

assign weights_2_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_2_ce0;

assign weights_3_address0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_address0;

assign weights_3_ce0 = grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462_weights_3_ce0;

endmodule //top_forwardPropagation_4_10_s
