
*** Running vivado
    with args -log Dual_core_mcu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Dual_core_mcu.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Dual_core_mcu.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.711 ; gain = 0.000
Command: synth_design -top Dual_core_mcu -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 25952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.598 ; gain = 52.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Dual_core_mcu' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:15]
	Parameter INTERNAL_CLOCK bound to: 25000000 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter REGISTER_AMOUNT bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000001010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA_MEMORY_SIZE bound to: 256 - type: integer 
	Parameter RESERVED_REG_AMOUNT bound to: 17 - type: integer 
	Parameter RESERVED_REG_DEFAULT bound to: 136'b0000000000000000000000000000000000100011001000110000110000000000001000110010001111111000000000000000000000000000000000001111111111111111 
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_BUS_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID_DMEM bound to: 2'b00 
	Parameter CHANNEL_ID_GPIO bound to: 2'b01 
	Parameter CHANNEL_ID_UART1 bound to: 2'b10 
	Parameter CHANNEL_ID_UART2 bound to: 2'b11 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter PROGRAM_MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter DWORD_SIZE_ENCODE bound to: 2'b10 
	Parameter WORD_SIZE_ENCODE bound to: 2'b01 
	Parameter BYTE_SIZE_ENCODE bound to: 2'b00 
	Parameter MAIN_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter INT1_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INT2_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter INT3_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter GPIO_PORT_AMOUNT bound to: 2 - type: integer 
	Parameter GPIO_PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERRUPT_BUFFER bound to: 16 - type: integer 
	Parameter PROGRAM_AMOUNT bound to: 4 - type: integer 
	Parameter PROGRAM_COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter MAIN_PROGRAM_ENCODE bound to: 2'b00 
	Parameter INT1_PROGRAM_ENCODE bound to: 2'b01 
	Parameter INT2_PROGRAM_ENCODE bound to: 2'b10 
	Parameter INT3_PROGRAM_ENCODE bound to: 2'b11 
	Parameter PRESCALER_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter REGISTER_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_MAPPING_PERIPHERAL bound to: 5 - type: integer 
	Parameter ADDDR_MAPPING_WIDTH bound to: 3 - type: integer 
	Parameter EXT_GPIO_PORT_INDEX bound to: 0 - type: integer 
	Parameter EXT_GPIO_PIN_INDEX bound to: 2 - type: integer 
	Parameter TLTF_PIN_PORT_INDEX bound to: 1 - type: integer 
	Parameter TLTF_PIN_PIN_INDEX bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 3 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH_DM bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_PM bound to: 10 - type: integer 
	Parameter FIFO_BUFFER_SIZE bound to: 64 - type: integer 
	Parameter REG_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter RUNNING_PROGRAM_STATE bound to: 2 - type: integer 
	Parameter FINISH_PROGRAM_OPCODE bound to: 7'b0001011 
	Parameter FINISH_PROGRAM_TIMER bound to: 1250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 33 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 33 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (6#1) [L:/Application/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'Processor' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:3]
	Parameter MAIN_RPOCESSOR bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_MEMORY_SIZE bound to: 256 - type: integer 
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_DM bound to: 8 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter PROGRAM_MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter REGISTER_AMOUNT bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000001010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_WIDTH_PM bound to: 10 - type: integer 
	Parameter START_WR_ADDR_PM bound to: 8'b00000000 
	Parameter BYTE_TYPE_ENCODE bound to: 2'b00 
	Parameter WORD_TYPE_ENCODE bound to: 2'b01 
	Parameter DWORD_TYPE_ENCODE bound to: 2'b10 
	Parameter OPCODE_SPACE_MSB bound to: 6 - type: integer 
	Parameter OPCODE_SPACE_LSB bound to: 0 - type: integer 
	Parameter OPCODE_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_MSB bound to: 16 - type: integer 
	Parameter FUNCT10_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_WIDTH bound to: 10 - type: integer 
	Parameter FUNCT3_SPACE_MSB bound to: 9 - type: integer 
	Parameter FUNCT3_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT3_SPACE_WIDTH bound to: 3 - type: integer 
	Parameter RD_SPACE_MSB bound to: 31 - type: integer 
	Parameter RD_SPACE_LSB bound to: 27 - type: integer 
	Parameter RS1_SPACE_MSB bound to: 26 - type: integer 
	Parameter RS1_SPACE_LSB bound to: 22 - type: integer 
	Parameter RS2_SPACE_MSB bound to: 21 - type: integer 
	Parameter RS2_SPACE_LSB bound to: 17 - type: integer 
	Parameter REGISTER_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_1_SPACE_MSB bound to: 16 - type: integer 
	Parameter IMM_1_SPACE_LSB bound to: 10 - type: integer 
	Parameter IMM_1_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter IMM_2_SPACE_MSB bound to: 21 - type: integer 
	Parameter IMM_2_SPACE_LSB bound to: 17 - type: integer 
	Parameter IMM_2_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_3_SPACE_MSB bound to: 31 - type: integer 
	Parameter IMM_3_SPACE_LSB bound to: 27 - type: integer 
	Parameter IMM_3_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_20_SPACE_MSB bound to: 26 - type: integer 
	Parameter IMM_20_SPACE_LSB bound to: 7 - type: integer 
	Parameter IMM_20_SPACE_WIDTH bound to: 20 - type: integer 
	Parameter JUMP_OFS_SPACE_MSB bound to: 31 - type: integer 
	Parameter JUMP_OFS_SPACE_LSB bound to: 7 - type: integer 
	Parameter JUMP_OFS_SPACE_WIDTH bound to: 25 - type: integer 
	Parameter OPT_SPACE_MSB bound to: 16 - type: integer 
	Parameter OPT_SPACE_LSB bound to: 10 - type: integer 
	Parameter OPT_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter IMM_4_SPACE_MSB bound to: 16 - type: integer 
	Parameter IMM_4_SPACE_LSB bound to: 11 - type: integer 
	Parameter IMM_4_SPACE_WIDTH bound to: 6 - type: integer 
	Parameter R_TYPE_ENCODE bound to: 7'b0110011 
	Parameter I_TYPE_ENCODE bound to: 7'b0010011 
	Parameter LUI_TYPE_ENCODE bound to: 7'b0110111 
	Parameter J_TYPE_ENCODE bound to: 7'b1100111 
	Parameter JAL_TYPE_ENCODE bound to: 7'b1101111 
	Parameter JALR_TYPE_ENCODE bound to: 7'b1101011 
	Parameter B_TYPE_ENCODE bound to: 7'b1100011 
	Parameter LOAD_ENCODE bound to: 7'b0000011 
	Parameter STORE_ENCODE bound to: 7'b0100011 
	Parameter MISC_MEM_ENCODE bound to: 7'b0101111 
	Parameter PROTOCOL_ENCODE bound to: 7'b1000001 
	Parameter GPIO_ENCODE bound to: 7'b1110101 
	Parameter SYSTEM_ENCODE bound to: 7'b1110111 
	Parameter BEQ_ENCODE bound to: 3'b000 
	Parameter BNE_ENCODE bound to: 3'b001 
	Parameter BLT_ENCODE bound to: 3'b100 
	Parameter BGE_ENCODE bound to: 3'b101 
	Parameter BREAK_ENCODE bound to: 3'b001 
	Parameter DEBUG_ENCODE bound to: 3'b101 
	Parameter EXIT_ENCODE bound to: 3'b010 
	Parameter RETI_ENCODE bound to: 3'b011 
	Parameter FENCE_ENCODE bound to: 3'b010 
	Parameter UART_ENCODE bound to: 3'b000 
	Parameter SPI_ENCODE bound to: 3'b010 
	Parameter I2C_ENCODE bound to: 3'b011 
	Parameter ADD_ENCODE bound to: 10'b0000000000 
	Parameter SUB_ENCODE bound to: 10'b1000000000 
	Parameter SRL_ENCODE bound to: 10'b0000000101 
	Parameter SLL_ENCODE bound to: 10'b0000000001 
	Parameter SLT_ENCODE bound to: 10'b0000000010 
	Parameter SLTU_ENCODE bound to: 10'b0000000011 
	Parameter AND_ENCODE bound to: 10'b0000000111 
	Parameter XOR_ENCODE bound to: 10'b0000000100 
	Parameter OR_ENCODE bound to: 10'b0000000110 
	Parameter MUL_ENCODE bound to: 10'b0000001000 
	Parameter ADDI_ENCODE bound to: 3'b000 
	Parameter SLLI_ENCODE bound to: 3'b001 
	Parameter SRLI_ENCODE bound to: 3'b101 
	Parameter SLTI_ENCODE bound to: 3'b010 
	Parameter SLTIU_ENCODE bound to: 3'b011 
	Parameter XORI_ENCODE bound to: 3'b100 
	Parameter ORI_ENCODE bound to: 3'b110 
	Parameter ANDI_ENCODE bound to: 3'b111 
	Parameter BYTE_WIDTH_ENCODE bound to: 3'b000 
	Parameter WORD_WIDTH_ENCODE bound to: 3'b010 
	Parameter DWORD_WIDTH_ENCODE bound to: 3'b011 
	Parameter READ_GPIO_ENCODE bound to: 3'b000 
	Parameter WRITE_GPIO_ENCODE bound to: 3'b001 
	Parameter RECEIVE_PACKET_ENCODE bound to: 7'b0000000 
	Parameter LOAD_PACKET_H_ENCODE bound to: 7'b0000010 
	Parameter LOAD_PACKET_L_ENCODE bound to: 7'b0000011 
	Parameter TRANS_PACKET_L_ENCODE bound to: 7'b1000000 
	Parameter EXECUTION_1CYCLE bound to: 0 - type: integer 
	Parameter EXECUTION_MULTI_CYCLE bound to: 1 - type: integer 
	Parameter EXECUTION_1CYCLE_IMM bound to: 2 - type: integer 
	Parameter EXECUTION_1CYCLE_LOAD_UPPER bound to: 3 - type: integer 
	Parameter EXECUTION_MULTI_CYCLE_IMM bound to: 4 - type: integer 
	Parameter EXECUTION_1CYCLE_ADDR_LOAD bound to: 5 - type: integer 
	Parameter EXECUTION_1CYCLE_ADDR_STORE bound to: 6 - type: integer 
	Parameter EXECUTION_1CYCLE_SYSTEM bound to: 7 - type: integer 
	Parameter FINISH_PROGRAM_OPCODE bound to: 7'b0001011 
	Parameter FINISH_PROGRAM_TIMER bound to: 1250000 - type: integer 
	Parameter ADDR_MAPPING_PERIPHERAL bound to: 5 - type: integer 
	Parameter NOTHING_MAPPING bound to: 0 - type: integer 
	Parameter UART_TX_MAPPING bound to: 1 - type: integer 
	Parameter UART_RX_MAPPING bound to: 2 - type: integer 
	Parameter SPI_MAPPING bound to: 3 - type: integer 
	Parameter I2C_MAPPING bound to: 4 - type: integer 
	Parameter ADDDR_MAPPING_WIDTH bound to: 3 - type: integer 
	Parameter AMOUNT_SND_BYTE bound to: 16 - type: integer 
	Parameter AMOUNT_RCV_BYTE bound to: 16 - type: integer 
	Parameter AMOUNT_SND_WIDTH bound to: 4 - type: integer 
	Parameter AMOUNT_RCV_WIDTH bound to: 4 - type: integer 
	Parameter SIGN_EXTEND_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:413]
INFO: [Synth 8-6157] synthesizing module 'alu' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv:4]
	Parameter OPERAND_WIDTH bound to: 64 - type: integer 
	Parameter IDLE_STATE bound to: 3'b000 
	Parameter PROCESS_STATE bound to: 3'b001 
	Parameter SRL_STATE bound to: 3'b010 
	Parameter SLL_STATE bound to: 3'b011 
	Parameter MUL_STATE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/alu.sv:4]
INFO: [Synth 8-6157] synthesizing module 'real_time' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
	Parameter MAX_COUNTER bound to: 1250000 - type: integer 
	Parameter MAX_COUNTER_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time' (8#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:693]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (9#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'Processor__parameterized0' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:3]
	Parameter MAIN_RPOCESSOR bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_MEMORY_SIZE bound to: 256 - type: integer 
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_DM bound to: 8 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter PROGRAM_MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter REGISTER_AMOUNT bound to: 32 - type: integer 
	Parameter REGISTER_DEFAULT bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000001010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_WIDTH_PM bound to: 10 - type: integer 
	Parameter START_WR_ADDR_PM bound to: 8'b00000000 
	Parameter BYTE_TYPE_ENCODE bound to: 2'b00 
	Parameter WORD_TYPE_ENCODE bound to: 2'b01 
	Parameter DWORD_TYPE_ENCODE bound to: 2'b10 
	Parameter OPCODE_SPACE_MSB bound to: 6 - type: integer 
	Parameter OPCODE_SPACE_LSB bound to: 0 - type: integer 
	Parameter OPCODE_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_MSB bound to: 16 - type: integer 
	Parameter FUNCT10_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_WIDTH bound to: 10 - type: integer 
	Parameter FUNCT3_SPACE_MSB bound to: 9 - type: integer 
	Parameter FUNCT3_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT3_SPACE_WIDTH bound to: 3 - type: integer 
	Parameter RD_SPACE_MSB bound to: 31 - type: integer 
	Parameter RD_SPACE_LSB bound to: 27 - type: integer 
	Parameter RS1_SPACE_MSB bound to: 26 - type: integer 
	Parameter RS1_SPACE_LSB bound to: 22 - type: integer 
	Parameter RS2_SPACE_MSB bound to: 21 - type: integer 
	Parameter RS2_SPACE_LSB bound to: 17 - type: integer 
	Parameter REGISTER_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_1_SPACE_MSB bound to: 16 - type: integer 
	Parameter IMM_1_SPACE_LSB bound to: 10 - type: integer 
	Parameter IMM_1_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter IMM_2_SPACE_MSB bound to: 21 - type: integer 
	Parameter IMM_2_SPACE_LSB bound to: 17 - type: integer 
	Parameter IMM_2_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_3_SPACE_MSB bound to: 31 - type: integer 
	Parameter IMM_3_SPACE_LSB bound to: 27 - type: integer 
	Parameter IMM_3_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_20_SPACE_MSB bound to: 26 - type: integer 
	Parameter IMM_20_SPACE_LSB bound to: 7 - type: integer 
	Parameter IMM_20_SPACE_WIDTH bound to: 20 - type: integer 
	Parameter JUMP_OFS_SPACE_MSB bound to: 31 - type: integer 
	Parameter JUMP_OFS_SPACE_LSB bound to: 7 - type: integer 
	Parameter JUMP_OFS_SPACE_WIDTH bound to: 25 - type: integer 
	Parameter OPT_SPACE_MSB bound to: 16 - type: integer 
	Parameter OPT_SPACE_LSB bound to: 10 - type: integer 
	Parameter OPT_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter IMM_4_SPACE_MSB bound to: 16 - type: integer 
	Parameter IMM_4_SPACE_LSB bound to: 11 - type: integer 
	Parameter IMM_4_SPACE_WIDTH bound to: 6 - type: integer 
	Parameter R_TYPE_ENCODE bound to: 7'b0110011 
	Parameter I_TYPE_ENCODE bound to: 7'b0010011 
	Parameter LUI_TYPE_ENCODE bound to: 7'b0110111 
	Parameter J_TYPE_ENCODE bound to: 7'b1100111 
	Parameter JAL_TYPE_ENCODE bound to: 7'b1101111 
	Parameter JALR_TYPE_ENCODE bound to: 7'b1101011 
	Parameter B_TYPE_ENCODE bound to: 7'b1100011 
	Parameter LOAD_ENCODE bound to: 7'b0000011 
	Parameter STORE_ENCODE bound to: 7'b0100011 
	Parameter MISC_MEM_ENCODE bound to: 7'b0101111 
	Parameter PROTOCOL_ENCODE bound to: 7'b1000001 
	Parameter GPIO_ENCODE bound to: 7'b1110101 
	Parameter SYSTEM_ENCODE bound to: 7'b1110111 
	Parameter BEQ_ENCODE bound to: 3'b000 
	Parameter BNE_ENCODE bound to: 3'b001 
	Parameter BLT_ENCODE bound to: 3'b100 
	Parameter BGE_ENCODE bound to: 3'b101 
	Parameter BREAK_ENCODE bound to: 3'b001 
	Parameter DEBUG_ENCODE bound to: 3'b101 
	Parameter EXIT_ENCODE bound to: 3'b010 
	Parameter RETI_ENCODE bound to: 3'b011 
	Parameter FENCE_ENCODE bound to: 3'b010 
	Parameter UART_ENCODE bound to: 3'b000 
	Parameter SPI_ENCODE bound to: 3'b010 
	Parameter I2C_ENCODE bound to: 3'b011 
	Parameter ADD_ENCODE bound to: 10'b0000000000 
	Parameter SUB_ENCODE bound to: 10'b1000000000 
	Parameter SRL_ENCODE bound to: 10'b0000000101 
	Parameter SLL_ENCODE bound to: 10'b0000000001 
	Parameter SLT_ENCODE bound to: 10'b0000000010 
	Parameter SLTU_ENCODE bound to: 10'b0000000011 
	Parameter AND_ENCODE bound to: 10'b0000000111 
	Parameter XOR_ENCODE bound to: 10'b0000000100 
	Parameter OR_ENCODE bound to: 10'b0000000110 
	Parameter MUL_ENCODE bound to: 10'b0000001000 
	Parameter ADDI_ENCODE bound to: 3'b000 
	Parameter SLLI_ENCODE bound to: 3'b001 
	Parameter SRLI_ENCODE bound to: 3'b101 
	Parameter SLTI_ENCODE bound to: 3'b010 
	Parameter SLTIU_ENCODE bound to: 3'b011 
	Parameter XORI_ENCODE bound to: 3'b100 
	Parameter ORI_ENCODE bound to: 3'b110 
	Parameter ANDI_ENCODE bound to: 3'b111 
	Parameter BYTE_WIDTH_ENCODE bound to: 3'b000 
	Parameter WORD_WIDTH_ENCODE bound to: 3'b010 
	Parameter DWORD_WIDTH_ENCODE bound to: 3'b011 
	Parameter READ_GPIO_ENCODE bound to: 3'b000 
	Parameter WRITE_GPIO_ENCODE bound to: 3'b001 
	Parameter RECEIVE_PACKET_ENCODE bound to: 7'b0000000 
	Parameter LOAD_PACKET_H_ENCODE bound to: 7'b0000010 
	Parameter LOAD_PACKET_L_ENCODE bound to: 7'b0000011 
	Parameter TRANS_PACKET_L_ENCODE bound to: 7'b1000000 
	Parameter EXECUTION_1CYCLE bound to: 0 - type: integer 
	Parameter EXECUTION_MULTI_CYCLE bound to: 1 - type: integer 
	Parameter EXECUTION_1CYCLE_IMM bound to: 2 - type: integer 
	Parameter EXECUTION_1CYCLE_LOAD_UPPER bound to: 3 - type: integer 
	Parameter EXECUTION_MULTI_CYCLE_IMM bound to: 4 - type: integer 
	Parameter EXECUTION_1CYCLE_ADDR_LOAD bound to: 5 - type: integer 
	Parameter EXECUTION_1CYCLE_ADDR_STORE bound to: 6 - type: integer 
	Parameter EXECUTION_1CYCLE_SYSTEM bound to: 7 - type: integer 
	Parameter FINISH_PROGRAM_OPCODE bound to: 7'b0001011 
	Parameter FINISH_PROGRAM_TIMER bound to: 1250000 - type: integer 
	Parameter ADDR_MAPPING_PERIPHERAL bound to: 5 - type: integer 
	Parameter NOTHING_MAPPING bound to: 0 - type: integer 
	Parameter UART_TX_MAPPING bound to: 1 - type: integer 
	Parameter UART_RX_MAPPING bound to: 2 - type: integer 
	Parameter SPI_MAPPING bound to: 3 - type: integer 
	Parameter I2C_MAPPING bound to: 4 - type: integer 
	Parameter ADDDR_MAPPING_WIDTH bound to: 3 - type: integer 
	Parameter AMOUNT_SND_BYTE bound to: 16 - type: integer 
	Parameter AMOUNT_RCV_BYTE bound to: 16 - type: integer 
	Parameter AMOUNT_SND_WIDTH bound to: 4 - type: integer 
	Parameter AMOUNT_RCV_WIDTH bound to: 4 - type: integer 
	Parameter SIGN_EXTEND_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Processor__parameterized0' (9#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID bound to: 2'b00 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_TYPE bound to: 3 - type: integer 
	Parameter M_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INTERFACE_DMEM_THROUGH bound to: 0 - type: integer 
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface' (10#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface__parameterized0' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID bound to: 2'b00 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter M_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INTERFACE_DMEM_THROUGH bound to: 0 - type: integer 
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:548]
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface__parameterized0' (10#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'pram_consistency' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v:2]
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_MEMORY_SIZE bound to: 256 - type: integer 
	Parameter ADDR_WIDTH_DM bound to: 8 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter TEMP bound to: 0 - type: integer 
	Parameter IDLE_STATE bound to: 2'b00 
	Parameter P1_WR_STATE bound to: 2'b01 
	Parameter P2_WR_STATE bound to: 2'b10 
	Parameter ACCESS_STATE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v:83]
INFO: [Synth 8-6155] done synthesizing module 'pram_consistency' (11#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Sync_primitive.v:2]
INFO: [Synth 8-6157] synthesizing module 'ram' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv:6]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter DUAL_READ_HANDLER bound to: 1'b1 
	Parameter DEFAULT_ADDR bound to: 0 - type: integer 
	Parameter DEFAULT_DATA bound to: 0 - type: integer 
	Parameter DATA_TYPE bound to: 3 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter DATA_TYPE_BYTE_ENCODE bound to: 0 - type: integer 
	Parameter DATA_TYPE_WORD_ENCODE bound to: 1 - type: integer 
	Parameter DATA_TYPE_DOUBLEWORD_ENCODE bound to: 2 - type: integer 
	Parameter RESERVED_REG_AMOUNT bound to: 17 - type: integer 
	Parameter RESERVED_REG_DEFAULT bound to: 136'b0000000000000000000000000000000000100011001000110000110000000000001000110010001111111000000000000000000000000000000000001111111111111111 
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter LOAD_ADDR_STATE bound to: 1'b1 
	Parameter ADDR_DWORD_ENCODE bound to: 5 - type: integer 
	Parameter ADDR_WORD_ENCODE bound to: 6 - type: integer 
	Parameter ADDR_BYTE_ENCODE bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'ram' (12#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram.sv:6]
INFO: [Synth 8-6157] synthesizing module 'Registers_management' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv:1]
	Parameter REGISTER_AMOUNT bound to: 32 - type: integer 
	Parameter REGISTER_WIDTH bound to: 64 - type: integer 
	Parameter REG_CTN_WIDTH bound to: 5 - type: integer 
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter UPDATING_STATE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv:91]
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'Registers_management' (13#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/registers_management.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Multi_processor_manager' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v:1]
	Parameter INSTRUCTION_WIDTH bound to: 32 - type: integer 
	Parameter PROGRAM_MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter REGISTER_AMOUNT bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter MAIN_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000011000000 
	Parameter INT1_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INT2_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
	Parameter INT3_PROGRAM_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000010000000 
	Parameter INTERRUPT_BUFFER bound to: 16 - type: integer 
	Parameter PROGRAM_AMOUNT bound to: 4 - type: integer 
	Parameter PROGRAM_COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter MAIN_PROGRAM_ENCODE bound to: 2'b00 
	Parameter INT1_PROGRAM_ENCODE bound to: 2'b01 
	Parameter INT2_PROGRAM_ENCODE bound to: 2'b10 
	Parameter INT3_PROGRAM_ENCODE bound to: 2'b11 
	Parameter OPCODE_SPACE_MSB bound to: 6 - type: integer 
	Parameter OPCODE_SPACE_LSB bound to: 0 - type: integer 
	Parameter OPCODE_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_MSB bound to: 16 - type: integer 
	Parameter FUNCT10_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT10_SPACE_WIDTH bound to: 10 - type: integer 
	Parameter FUNCT3_SPACE_MSB bound to: 9 - type: integer 
	Parameter FUNCT3_SPACE_LSB bound to: 7 - type: integer 
	Parameter FUNCT3_SPACE_WIDTH bound to: 3 - type: integer 
	Parameter RD_SPACE_MSB bound to: 31 - type: integer 
	Parameter RD_SPACE_LSB bound to: 27 - type: integer 
	Parameter RS1_SPACE_MSB bound to: 26 - type: integer 
	Parameter RS1_SPACE_LSB bound to: 22 - type: integer 
	Parameter RS2_SPACE_MSB bound to: 21 - type: integer 
	Parameter RS2_SPACE_LSB bound to: 17 - type: integer 
	Parameter REGISTER_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_1_SPACE_MSB bound to: 16 - type: integer 
	Parameter IMM_1_SPACE_LSB bound to: 10 - type: integer 
	Parameter IMM_1_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter IMM_2_SPACE_MSB bound to: 21 - type: integer 
	Parameter IMM_2_SPACE_LSB bound to: 17 - type: integer 
	Parameter IMM_2_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter IMM_3_SPACE_MSB bound to: 31 - type: integer 
	Parameter IMM_3_SPACE_LSB bound to: 27 - type: integer 
	Parameter IMM_3_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter JUMP_OFS_SPACE_MSB bound to: 31 - type: integer 
	Parameter JUMP_OFS_SPACE_LSB bound to: 7 - type: integer 
	Parameter JUMP_OFS_SPACE_WIDTH bound to: 25 - type: integer 
	Parameter OPT_SPACE_MSB bound to: 16 - type: integer 
	Parameter OPT_SPACE_LSB bound to: 10 - type: integer 
	Parameter OPT_SPACE_WIDTH bound to: 7 - type: integer 
	Parameter R_TYPE_ENCODE bound to: 7'b0110011 
	Parameter I_TYPE_ENCODE bound to: 7'b0010011 
	Parameter LUI_TYPE_ENCODE bound to: 7'b0110111 
	Parameter J_TYPE_ENCODE bound to: 7'b1100111 
	Parameter JAL_TYPE_ENCODE bound to: 7'b1101111 
	Parameter JALR_TYPE_ENCODE bound to: 7'b1101011 
	Parameter B_TYPE_ENCODE bound to: 7'b1100011 
	Parameter LOAD_ENCODE bound to: 7'b0000011 
	Parameter STORE_ENCODE bound to: 7'b0100011 
	Parameter MISC_MEM_ENCODE bound to: 7'b0101111 
	Parameter PROTOCOL_ENCODE bound to: 7'b1000001 
	Parameter GPIO_ENCODE bound to: 7'b1110101 
	Parameter SYSTEM_ENCODE bound to: 7'b1110111 
	Parameter BEQ_ENCODE bound to: 3'b000 
	Parameter BNE_ENCODE bound to: 3'b001 
	Parameter BLT_ENCODE bound to: 3'b100 
	Parameter BGE_ENCODE bound to: 3'b101 
	Parameter BREAK_ENCODE bound to: 3'b001 
	Parameter DEBUG_ENCODE bound to: 3'b101 
	Parameter RESET_ENCODE bound to: 3'b100 
	Parameter EXIT_ENCODE bound to: 3'b010 
	Parameter RETI_ENCODE bound to: 3'b011 
	Parameter FENCE_ENCODE bound to: 3'b010 
	Parameter UART_ENCODE bound to: 3'b000 
	Parameter SPI_ENCODE bound to: 3'b010 
	Parameter I2C_ENCODE bound to: 3'b011 
	Parameter CHANNEL_AMOUNT bound to: 3 - type: integer 
	Parameter CHANNEL_BUS_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID_DMEM bound to: 2'b00 
	Parameter CHANNEL_ID_GPIO bound to: 2'b01 
	Parameter CHANNEL_ID_UART1 bound to: 2'b10 
	Parameter CHANNEL_ID_UART2 bound to: 2'b11 
	Parameter ADDR_WIDTH_PM bound to: 10 - type: integer 
	Parameter REG_SPACE_WIDTH bound to: 5 - type: integer 
	Parameter RUNNING_PROGRAM_STATE bound to: 2 - type: integer 
	Parameter INIT_STATE bound to: 3'b001 
	Parameter PROGRAM_IDLE_STATE bound to: 3'b000 
	Parameter FETCH_INS_STATE bound to: 3'b111 
	Parameter DISPATCH_INS_STATE bound to: 3'b010 
	Parameter DETECT_HIGHER_PRIO_PROGRAM_STATE bound to: 3'b100 
	Parameter EXIT_STATE bound to: 3'b110 
	Parameter EQUAL_RESULT bound to: 0 - type: integer 
	Parameter GREATER_RESULT bound to: 1 - type: integer 
	Parameter LESS_RESULT bound to: 2 - type: integer 
	Parameter NOTHING_RESULT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_lifo' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv:1]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter LIFO_DEPTH bound to: 16 - type: integer 
	Parameter STACK_POINTER_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'sync_lifo' (14#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/sync_lifo.sv:1]
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v:375]
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v:604]
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v:679]
INFO: [Synth 8-6155] done synthesizing module 'Multi_processor_manager' (15#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Multi_processor_manager.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram_pm' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv:4]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEFAULT_ADDR bound to: 0 - type: integer 
	Parameter DEFAULT_DATA bound to: 0 - type: integer 
	Parameter DATA_TYPE bound to: 3 - type: integer 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter DATA_TYPE_BYTE_ENCODE bound to: 0 - type: integer 
	Parameter DATA_TYPE_WORD_ENCODE bound to: 1 - type: integer 
	Parameter DATA_TYPE_DOUBLEWORD_ENCODE bound to: 2 - type: integer 
	Parameter RESERVED_REG_AMOUNT bound to: 1'b1 
	Parameter RESERVED_REG_DEFAULT bound to: 8'b00000000 
	Parameter IDLE_STATE bound to: 1'b0 
	Parameter LOAD_ADDR_STATE bound to: 1'b1 
	Parameter ADDR_DWORD_ENCODE bound to: 7 - type: integer 
	Parameter ADDR_WORD_ENCODE bound to: 8 - type: integer 
	Parameter ADDR_BYTE_ENCODE bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'ram_pm' (16#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/ram_pm.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface__parameterized1' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID bound to: 2'b01 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter M_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INTERFACE_DMEM_THROUGH bound to: 0 - type: integer 
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface__parameterized1' (16#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'GPIO_module' [L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv:1]
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter ADDR_INTERFACE_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_PORT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GPIO_module' (17#1) [L:/Projects/GPIO_module/GPIO_module.srcs/sources_1/new/GPIO_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Interrupt_controller' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv:1]
	Parameter INT_REQUEST_BUFFER bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'edgedet' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v:1]
	Parameter IDLE_INPUT_STATE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edgedet' (18#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (19#1) [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Interrupt_controller' (20#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/interrupt_control.sv:1]
INFO: [Synth 8-6157] synthesizing module 'timer_INT_handler' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv:2]
	Parameter REGISTER_WIDTH bound to: 8 - type: integer 
	Parameter PRESCALER_WIDTH bound to: 3 - type: integer 
	Parameter PRESCALER_MAX bound to: 256 - type: integer 
	Parameter PRESCALER_0 bound to: 1 - type: integer 
	Parameter PRESCALER_1 bound to: 8 - type: integer 
	Parameter PRESCALER_2 bound to: 64 - type: integer 
	Parameter PRESCALER_3 bound to: 256 - type: integer 
	Parameter PRESCALER_1_WIDTH bound to: 3 - type: integer 
	Parameter PRESCALER_2_WIDTH bound to: 6 - type: integer 
	Parameter PRESCALER_3_WIDTH bound to: 8 - type: integer 
	Parameter MAX_LIMIT_VALUE bound to: 65536 - type: integer 
	Parameter TIMER_INT_OVERFLOW bound to: 0 - type: integer 
	Parameter TIMER_INT_COMPARE bound to: 1 - type: integer 
	Parameter PRESCALER_COUNTER bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'timer_INT_handler' (21#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/timer_INT_handler.sv:2]
INFO: [Synth 8-6157] synthesizing module 'external_INT_handler' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv:1]
	Parameter PIN_IDLE_STATE bound to: 1 - type: integer 
	Parameter RISE_SENSE_CONTROL bound to: 2'b00 
	Parameter FALL_SENSE_CONTROL bound to: 2'b01 
	Parameter CHANGE_SENSE_CONTROL bound to: 2'b10 
	Parameter DEBOUNCE_TIMEOUT bound to: 50000 - type: integer 
	Parameter DEBOUNCE_COUNTER bound to: 16 - type: integer 
	Parameter RISING_DETECT_STATE bound to: 2'b00 
	Parameter FALLING_DETECT_STATE bound to: 2'b10 
	Parameter DEBOUNCE_STATE bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'real_time__parameterized0' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
	Parameter MAX_COUNTER bound to: 50000 - type: integer 
	Parameter MAX_COUNTER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time__parameterized0' (21#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
INFO: [Synth 8-6155] done synthesizing module 'external_INT_handler' (22#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/external_INT_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface__parameterized2' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID bound to: 2'b10 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter M_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INTERFACE_DMEM_THROUGH bound to: 0 - type: integer 
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'real_time__parameterized1' [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
	Parameter MAX_COUNTER bound to: 260416 - type: integer 
	Parameter MAX_COUNTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time__parameterized1' (22#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/imports/new/real_time.v:23]
INFO: [Synth 8-226] default block is never used [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:251]
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface__parameterized2' (22#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'uart_peripheral' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv:2]
	Parameter INTERNAL_CLOCK bound to: 25000000 - type: integer 
	Parameter RX_FLAG_TYPE bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter BAUDRATE_MUX_INDEX_MSB bound to: 7 - type: integer 
	Parameter BAUDRATE_MUX_INDEX_LSB bound to: 5 - type: integer 
	Parameter BAUDRATE_MUX_W bound to: 3 - type: integer 
	Parameter STOP_BIT_OPTION_MSB bound to: 4 - type: integer 
	Parameter STOP_BIT_OPTION_LSB bound to: 4 - type: integer 
	Parameter STOP_BIT_OPTION_W bound to: 1 - type: integer 
	Parameter PARITY_OPTION_MSB bound to: 3 - type: integer 
	Parameter PARITY_OPTION_LSB bound to: 2 - type: integer 
	Parameter PARITY_OPTION_LSB_W bound to: 2 - type: integer 
	Parameter DATA_OPTION_MSB bound to: 1 - type: integer 
	Parameter DATA_OPTION_LSB bound to: 0 - type: integer 
	Parameter DATA_OPTION_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized0' [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized0' (22#1) [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
INFO: [Synth 8-6157] synthesizing module 'TX_controller' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_OPTION bound to: 4 - type: integer 
	Parameter DATA_WIDTH_OPTION_1 bound to: 5 - type: integer 
	Parameter DATA_WIDTH_OPTION_2 bound to: 6 - type: integer 
	Parameter DATA_WIDTH_OPTION_3 bound to: 7 - type: integer 
	Parameter DATA_WIDTH_OPTION_4 bound to: 8 - type: integer 
	Parameter DATA_WIDTH_OPTION_W bound to: 2 - type: integer 
	Parameter DATA_WIDTH_OPTION_1ENC bound to: 2'b00 
	Parameter DATA_WIDTH_OPTION_2ENC bound to: 2'b01 
	Parameter DATA_WIDTH_OPTION_3ENC bound to: 2'b10 
	Parameter DATA_WIDTH_OPTION_4ENC bound to: 2'b11 
	Parameter PARITY_OPTION bound to: 3 - type: integer 
	Parameter PARITY_NOT_ENCODE bound to: 2'b00 
	Parameter PARITY_ODD_ENCODE bound to: 2'b10 
	Parameter PARITY_EVEN_ENCODE bound to: 2'b11 
	Parameter PARITY_OPTION_W bound to: 2 - type: integer 
	Parameter STOP_BIT_OPTION bound to: 2 - type: integer 
	Parameter STOP_BIT_1BIT bound to: 0 - type: integer 
	Parameter STOP_BIT_2BIT bound to: 1 - type: integer 
	Parameter STOP_BIT_OPTION_W bound to: 1 - type: integer 
	Parameter DATA_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter IDLE_STATE bound to: 0 - type: integer 
	Parameter TRANS_STATE bound to: 1 - type: integer 
	Parameter START_BIT_STATE bound to: 1 - type: integer 
	Parameter DATA_STATE bound to: 2 - type: integer 
	Parameter PARITY_STATE bound to: 3 - type: integer 
	Parameter STOP_STATE bound to: 4 - type: integer 
	Parameter START_BIT bound to: 1'b0 
	Parameter STOP_BIT bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v:187]
INFO: [Synth 8-6155] done synthesizing module 'TX_controller' (23#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v:8]
INFO: [Synth 8-6157] synthesizing module 'RX_controller' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH_OPTION bound to: 4 - type: integer 
	Parameter DATA_WIDTH_OPTION_1 bound to: 5 - type: integer 
	Parameter DATA_WIDTH_OPTION_2 bound to: 6 - type: integer 
	Parameter DATA_WIDTH_OPTION_3 bound to: 7 - type: integer 
	Parameter DATA_WIDTH_OPTION_4 bound to: 8 - type: integer 
	Parameter DATA_WIDTH_OPTION_W bound to: 2 - type: integer 
	Parameter DATA_WIDTH_OPTION_1ENC bound to: 2'b00 
	Parameter DATA_WIDTH_OPTION_2ENC bound to: 2'b01 
	Parameter DATA_WIDTH_OPTION_3ENC bound to: 2'b10 
	Parameter DATA_WIDTH_OPTION_4ENC bound to: 2'b11 
	Parameter PARITY_OPTION bound to: 3 - type: integer 
	Parameter PARITY_NOT_ENCODE bound to: 0 - type: integer 
	Parameter PARITY_ODD_ENCODE bound to: 1 - type: integer 
	Parameter PARITY_EVEN_ENCODE bound to: 2 - type: integer 
	Parameter PARITY_OPTION_W bound to: 2 - type: integer 
	Parameter STOP_BIT_OPTION bound to: 2 - type: integer 
	Parameter STOP_BIT_1BIT bound to: 0 - type: integer 
	Parameter STOP_BIT_2BIT bound to: 1 - type: integer 
	Parameter STOP_BIT_OPTION_W bound to: 1 - type: integer 
	Parameter DATA_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter IDLE_STATE bound to: 0 - type: integer 
	Parameter RECV_STATE bound to: 1 - type: integer 
	Parameter START_BIT_STATE bound to: 1 - type: integer 
	Parameter DATA_STATE bound to: 2 - type: integer 
	Parameter PARITY_STATE bound to: 4 - type: integer 
	Parameter STOP_STATE bound to: 3 - type: integer 
	Parameter START_BIT bound to: 1'b0 
	Parameter STOP_BIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'RX_controller' (24#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv:15]
	Parameter INTERNAL_CLOCK bound to: 25000000 - type: integer 
	Parameter GENERATE_BD_4TX bound to: 1'b1 
	Parameter BAUDRATE_AMOUNT bound to: 8 - type: integer 
	Parameter BAUDRATE_4800_ENC bound to: 0 - type: integer 
	Parameter BAUDRATE_9600_ENC bound to: 1 - type: integer 
	Parameter BAUDRATE_19200_ENC bound to: 2 - type: integer 
	Parameter BAUDRATE_38400_ENC bound to: 3 - type: integer 
	Parameter BAUDRATE_14400_ENC bound to: 4 - type: integer 
	Parameter BAUDRATE_28800_ENC bound to: 5 - type: integer 
	Parameter BAUDRATE_57600_ENC bound to: 6 - type: integer 
	Parameter BAUDRATE_115200_ENC bound to: 7 - type: integer 
	Parameter BAUDRATE_AMOUNT_W bound to: 3 - type: integer 
	Parameter BAUDRATE_DIV_1 bound to: 4800 - type: integer 
	Parameter COUNTER_DIV_MAX bound to: 5208 - type: integer 
	Parameter COUNTER_DIV_W bound to: 13 - type: integer 
	Parameter BD4800 bound to: 4800 - type: integer 
	Parameter BD9600 bound to: 9600 - type: integer 
	Parameter BD19200 bound to: 19200 - type: integer 
	Parameter BD38400 bound to: 38400 - type: integer 
	Parameter BD14400 bound to: 14400 - type: integer 
	Parameter BD28800 bound to: 28800 - type: integer 
	Parameter BD57600 bound to: 57600 - type: integer 
	Parameter BD115200 bound to: 115200 - type: integer 
	Parameter COUNTER_BD4800 bound to: 5208 - type: integer 
	Parameter COUNTER_BD9600 bound to: 2604 - type: integer 
	Parameter COUNTER_BD19200 bound to: 1302 - type: integer 
	Parameter COUNTER_BD38400 bound to: 651 - type: integer 
	Parameter COUNTER_BD14400 bound to: 1736 - type: integer 
	Parameter COUNTER_BD28800 bound to: 868 - type: integer 
	Parameter COUNTER_BD57600 bound to: 434 - type: integer 
	Parameter COUNTER_BD115200 bound to: 217 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (25#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv:15]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator__parameterized0' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv:15]
	Parameter INTERNAL_CLOCK bound to: 25000000 - type: integer 
	Parameter GENERATE_BD_4TX bound to: 1'b0 
	Parameter BAUDRATE_AMOUNT bound to: 8 - type: integer 
	Parameter BAUDRATE_4800_ENC bound to: 0 - type: integer 
	Parameter BAUDRATE_9600_ENC bound to: 1 - type: integer 
	Parameter BAUDRATE_19200_ENC bound to: 2 - type: integer 
	Parameter BAUDRATE_38400_ENC bound to: 3 - type: integer 
	Parameter BAUDRATE_14400_ENC bound to: 4 - type: integer 
	Parameter BAUDRATE_28800_ENC bound to: 5 - type: integer 
	Parameter BAUDRATE_57600_ENC bound to: 6 - type: integer 
	Parameter BAUDRATE_115200_ENC bound to: 7 - type: integer 
	Parameter BAUDRATE_AMOUNT_W bound to: 3 - type: integer 
	Parameter BAUDRATE_DIV_1 bound to: 4800 - type: integer 
	Parameter COUNTER_DIV_MAX bound to: 5208 - type: integer 
	Parameter COUNTER_DIV_W bound to: 13 - type: integer 
	Parameter BD4800 bound to: 4800 - type: integer 
	Parameter BD9600 bound to: 9600 - type: integer 
	Parameter BD19200 bound to: 19200 - type: integer 
	Parameter BD38400 bound to: 38400 - type: integer 
	Parameter BD14400 bound to: 14400 - type: integer 
	Parameter BD28800 bound to: 28800 - type: integer 
	Parameter BD57600 bound to: 57600 - type: integer 
	Parameter BD115200 bound to: 115200 - type: integer 
	Parameter COUNTER_BD4800 bound to: 5208 - type: integer 
	Parameter COUNTER_BD9600 bound to: 2604 - type: integer 
	Parameter COUNTER_BD19200 bound to: 1302 - type: integer 
	Parameter COUNTER_BD38400 bound to: 651 - type: integer 
	Parameter COUNTER_BD14400 bound to: 1736 - type: integer 
	Parameter COUNTER_BD28800 bound to: 868 - type: integer 
	Parameter COUNTER_BD57600 bound to: 434 - type: integer 
	Parameter COUNTER_BD115200 bound to: 217 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator__parameterized0' (25#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_peripheral' (26#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Atfox_exTensible_Interface__parameterized3' [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
	Parameter DATA_BUS_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BUS_WIDTH bound to: 64 - type: integer 
	Parameter CHANNEL_AMOUNT bound to: 4 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 2 - type: integer 
	Parameter CHANNEL_ID bound to: 2'b11 
	Parameter DATA_TYPE_WIDTH bound to: 2 - type: integer 
	Parameter BYTE_TYPE_ENCODE bound to: 0 - type: integer 
	Parameter WORD_TYPE_ENCODE bound to: 1 - type: integer 
	Parameter DOUBLEWORD_TYPE_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_MASTER_ENCODE bound to: 3 - type: integer 
	Parameter INTERFACE_DMEM_ENCODE bound to: 0 - type: integer 
	Parameter INTERFACE_PERP_ENCODE bound to: 1 - type: integer 
	Parameter INTERFACE_GPIO_ENCODE bound to: 2 - type: integer 
	Parameter INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter M_ATI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter S_ATI_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_ATI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter INTERFACE_DMEM_THROUGH bound to: 0 - type: integer 
	Parameter PORT_AMOUNT bound to: 2 - type: integer 
	Parameter PIN_AMOUNT bound to: 8 - type: integer 
	Parameter INTERNAL_CLOCK bound to: 125000000 - type: integer 
	Parameter PACKET_TIMEOUT bound to: 260416 - type: integer 
	Parameter MASTER_BUFFER_SIZE bound to: 4 - type: integer 
	Parameter SLAVE_BUFFER_SIZE bound to: 32 - type: integer 
	Parameter POINTER_MASTER_BUF bound to: 2 - type: integer 
	Parameter POINTER_SLAVE_BUF bound to: 5 - type: integer 
	Parameter BYTE_WIDTH bound to: 8 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter DOUBLEWORD_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:251]
INFO: [Synth 8-6155] done synthesizing module 'Atfox_exTensible_Interface__parameterized3' (26#1) [L:/Projects/Atfox_exTensible_Interface/Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv:33]
INFO: [Synth 8-6157] synthesizing module 'uart_peripheral__parameterized0' [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv:2]
	Parameter INTERNAL_CLOCK bound to: 25000000 - type: integer 
	Parameter RX_FLAG_TYPE bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BAUDRATE_MUX_INDEX_MSB bound to: 7 - type: integer 
	Parameter BAUDRATE_MUX_INDEX_LSB bound to: 5 - type: integer 
	Parameter BAUDRATE_MUX_W bound to: 3 - type: integer 
	Parameter STOP_BIT_OPTION_MSB bound to: 4 - type: integer 
	Parameter STOP_BIT_OPTION_LSB bound to: 4 - type: integer 
	Parameter STOP_BIT_OPTION_W bound to: 1 - type: integer 
	Parameter PARITY_OPTION_MSB bound to: 3 - type: integer 
	Parameter PARITY_OPTION_LSB bound to: 2 - type: integer 
	Parameter PARITY_OPTION_LSB_W bound to: 2 - type: integer 
	Parameter DATA_OPTION_MSB bound to: 1 - type: integer 
	Parameter DATA_OPTION_LSB bound to: 0 - type: integer 
	Parameter DATA_OPTION_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized1' [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized1' (26#1) [L:/Projects/fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'uart_peripheral__parameterized0' (26#1) [L:/Projects/peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Dual_core_mcu' (27#1) [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/sources_1/new/Dual_core_mcu.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1776.160 ; gain = 613.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1776.160 ; gain = 613.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 1776.160 ; gain = 613.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1799.570 ; gain = 10.859
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'system_tick/inst'
Finished Parsing XDC File [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'system_tick/inst'
Parsing XDC File [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'system_tick/inst'
Finished Parsing XDC File [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'system_tick/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [l:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Dual_core_mcu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Dual_core_mcu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/constrs_1/imports/Xilinx/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/constrs_1/imports/Xilinx/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.srcs/constrs_1/imports/Xilinx/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Dual_core_mcu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Dual_core_mcu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.runs/synth_optimize/dont_touch.xdc]
Finished Parsing XDC File [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.runs/synth_optimize/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.runs/synth_optimize/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Dual_core_mcu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Dual_core_mcu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3335.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 3335.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:02:57 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:02:57 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_tick/inst. (constraint file  L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.runs/synth_optimize/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for system_tick. (constraint file  auto generated constraint).
Applied set_property KEEP = true for clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:57 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'alu_state_reg_reg' in module 'alu'
INFO: [Synth 8-802] inferred FSM for state register 'MAIN_RPOCESSOR_BLOCK.main_state_reg_reg' in module 'Processor'
INFO: [Synth 8-802] inferred FSM for state register 'MAIN_RPOCESSOR_BLOCK.stored_program_state_reg_reg' in module 'Processor'
INFO: [Synth 8-802] inferred FSM for state register 'MAIN_RPOCESSOR_BLOCK.running_program_state_reg_reg' in module 'Processor'
INFO: [Synth 8-802] inferred FSM for state register 'SUB_PROCESSOR_BLOCK.running_program_state_reg_reg' in module 'Processor__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_sync_primitive_state_reg' in module 'pram_consistency'
INFO: [Synth 8-802] inferred FSM for state register 'program_state_reg' in module 'Multi_processor_manager'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'external_INT_handler'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'TX_controller'
INFO: [Synth 8-802] inferred FSM for state register 'transaction_state_reg' in module 'TX_controller'
INFO: [Synth 8-802] inferred FSM for state register 'transaction_state_reg' in module 'RX_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                               00 |                              000
               SRL_STATE |                               01 |                              010
               SLL_STATE |                               10 |                              011
               MUL_STATE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'alu_state_reg_reg' using encoding 'sequential' in module 'alu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                               00 |                               00
           RD_FIFO_STATE |                               01 |                               01
            WR_RAM_STATE |                               10 |                               10
FINISH_PROGRAMMING_STATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MAIN_RPOCESSOR_BLOCK.stored_program_state_reg_reg' using encoding 'sequential' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                              001 |                               00
     STORE_PROGRAM_STATE |                              010 |                               01
   RUNNING_PROGRAM_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MAIN_RPOCESSOR_BLOCK.main_state_reg_reg' using encoding 'one-hot' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
EXECUTE_INSTRUCTION_STATE |                              000 |                              000
          LOAD_REG_STATE |                              001 |                              001
        WRITE_BACK_STATE |                              010 |                              010
    DMEM_RD_ACCESS_STATE |                              011 |                              011
    DMEM_WR_ACCESS_STATE |                              100 |                              101
     SYSTEM_ACCESS_STATE |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'MAIN_RPOCESSOR_BLOCK.running_program_state_reg_reg' using encoding 'sequential' in module 'Processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
EXECUTE_INSTRUCTION_STATE |                              000 |                              000
          LOAD_REG_STATE |                              001 |                              001
        WRITE_BACK_STATE |                              010 |                              010
    DMEM_RD_ACCESS_STATE |                              011 |                              011
    DMEM_WR_ACCESS_STATE |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SUB_PROCESSOR_BLOCK.running_program_state_reg_reg' using encoding 'sequential' in module 'Processor__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                               00 |                               00
            ACCESS_STATE |                               01 |                               11
             P1_WR_STATE |                               10 |                               01
             P2_WR_STATE |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_sync_primitive_state_reg' using encoding 'sequential' in module 'pram_consistency'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INIT_STATE |                           000001 |                              001
      PROGRAM_IDLE_STATE |                           000010 |                              000
         FETCH_INS_STATE |                           000100 |                              111
      DISPATCH_INS_STATE |                           001000 |                              010
DETECT_HIGHER_PRIO_PROGRAM_STATE |                           010000 |                              100
              EXIT_STATE |                           100000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'program_state_reg' using encoding 'one-hot' in module 'Multi_processor_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    FALLING_DETECT_STATE |                               00 |                               10
          DEBOUNCE_STATE |                               01 |                               01
     RISING_DETECT_STATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'external_INT_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                                0 |                              000
             TRANS_STATE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'TX_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                              000 |                              000
         START_BIT_STATE |                              001 |                              001
              DATA_STATE |                              010 |                              010
            PARITY_STATE |                              011 |                              011
              STOP_STATE |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transaction_state_reg' using encoding 'sequential' in module 'TX_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                               00 |                              000
         START_BIT_STATE |                               01 |                              001
              DATA_STATE |                               10 |                              010
            PARITY_STATE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transaction_state_reg' using encoding 'sequential' in module 'RX_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:03:39 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 5     
	   3 Input   64 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 6     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 17    
	   3 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 7     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 60    
+---XORs : 
	                8 Bit    Wide XORs := 4     
+---Registers : 
	               64 Bit    Registers := 82    
	               32 Bit    Registers := 6     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 17    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1353  
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 118   
+---RAMs : 
	              512 Bit	(64 X 8 bit)          RAMs := 2     
	              256 Bit	(4 X 64 bit)          RAMs := 2     
	              256 Bit	(32 X 8 bit)          RAMs := 2     
	               32 Bit	(32 X 1 bit)          RAMs := 3     
	                8 Bit	(4 X 2 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 104   
	   4 Input   64 Bit        Muxes := 20    
	   7 Input   64 Bit        Muxes := 5     
	   8 Input   64 Bit        Muxes := 3     
	   6 Input   64 Bit        Muxes := 32    
	   5 Input   64 Bit        Muxes := 32    
	   2 Input   32 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   13 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 8     
	   6 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 28    
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  56 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 3     
	  13 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 30    
	   7 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2334  
	   4 Input    1 Bit        Muxes := 67    
	   8 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 80    
	   7 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 42    
	  13 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:11:19 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+
|Module Name           | RTL Object                              | Inference | Size (Depth x Width) | Primitives               | 
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+
|i_1/ATI_UART1_BUS1    | INTERFACE_PERP_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	            | 
|i_1/ATI_UART1_BUS1    | INTERFACE_PERP_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	             | 
|i_1/UART_PERIPHERAL_1 | FIFO_RX_BLOCK.fifo_rx/buffer_reg        | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
|i_1/UART_PERIPHERAL_1 | fifo_tx/buffer_reg                      | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
|i_1/ATI_UART2_BUS2    | INTERFACE_PERP_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	            | 
|i_1/ATI_UART2_BUS2    | INTERFACE_PERP_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	             | 
|i_1/UART_PERIPHERAL_2 | FIFO_RX_BLOCK.fifo_rx/buffer_reg        | Implied   | 32 x 8               | RAM32M x 2	              | 
|i_1/UART_PERIPHERAL_2 | fifo_tx/buffer_reg                      | Implied   | 32 x 8               | RAM32M x 2	              | 
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:11:26 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:11:49 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+
|Module Name           | RTL Object                              | Inference | Size (Depth x Width) | Primitives               | 
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+
|i_1/ATI_UART1_BUS1    | INTERFACE_PERP_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	            | 
|i_1/ATI_UART1_BUS1    | INTERFACE_PERP_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	             | 
|i_1/UART_PERIPHERAL_1 | FIFO_RX_BLOCK.fifo_rx/buffer_reg        | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
|i_1/UART_PERIPHERAL_1 | fifo_tx/buffer_reg                      | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
|i_1/ATI_UART2_BUS2    | INTERFACE_PERP_BLOCK.data_type_mbuf_reg | Implied   | 4 x 2                | RAM16X1D x 2	            | 
|i_1/ATI_UART2_BUS2    | INTERFACE_PERP_BLOCK.master_buffer_reg  | Implied   | 4 x 64               | RAM32M x 11	             | 
|i_1/UART_PERIPHERAL_2 | FIFO_RX_BLOCK.fifo_rx/buffer_reg        | Implied   | 32 x 8               | RAM32M x 2	              | 
|i_1/UART_PERIPHERAL_2 | fifo_tx/buffer_reg                      | Implied   | 32 x 8               | RAM32M x 2	              | 
+----------------------+-----------------------------------------+-----------+----------------------+--------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:14 ; elapsed = 00:12:13 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:19 ; elapsed = 00:12:19 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:19 ; elapsed = 00:12:19 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:22 ; elapsed = 00:12:24 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:23 ; elapsed = 00:12:24 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:24 ; elapsed = 00:12:25 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:24 ; elapsed = 00:12:25 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   228|
|3     |LUT1      |   108|
|4     |LUT2      |   616|
|5     |LUT3      |  2744|
|6     |LUT4      |  2717|
|7     |LUT5      |  4428|
|8     |LUT6      | 14923|
|9     |MUXF7     |  4991|
|10    |MUXF8     |  1761|
|11    |PLLE2_ADV |     1|
|12    |RAM16X1D  |     4|
|13    |RAM32M    |    26|
|14    |RAM64M    |     4|
|15    |RAM64X1D  |     4|
|16    |FDCE      |     2|
|17    |FDPE      |     1|
|18    |FDRE      | 16759|
|19    |FDSE      |    91|
|20    |IBUF      |     4|
|21    |IOBUF     |    16|
|22    |OBUF      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:12:25 . Memory (MB): peak = 3335.543 ; gain = 2172.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:35 ; elapsed = 00:10:49 . Memory (MB): peak = 3335.543 ; gain = 613.449
Synthesis Optimization Complete : Time (s): cpu = 00:04:24 ; elapsed = 00:12:25 . Memory (MB): peak = 3335.543 ; gain = 2172.832
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 3335.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7035 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3335.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:36 ; elapsed = 00:12:54 . Memory (MB): peak = 3335.543 ; gain = 2172.832
INFO: [Common 17-1381] The checkpoint 'L:/Projects/Dual_core_Microcontroller/Dual_core_Microcontroller.runs/synth_optimize/Dual_core_mcu.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3335.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Dual_core_mcu_utilization_synth.rpt -pb Dual_core_mcu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 05:09:23 2023...
