From c6493d8f13de037c4950c746a992a8d89ff082b0 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E5=BC=A0=E6=99=B4?= <zhangqing@rock-chips.com>
Date: Wed, 23 Jul 2014 13:45:37 +0800
Subject: [PATCH] rk3036:clk:modify mac clk freq div

---
 arch/arm/boot/dts/rk3036-clocks.dtsi | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/rk3036-clocks.dtsi b/arch/arm/boot/dts/rk3036-clocks.dtsi
index a65969c7b449..41aab4620f04 100755
--- a/arch/arm/boot/dts/rk3036-clocks.dtsi
+++ b/arch/arm/boot/dts/rk3036-clocks.dtsi
@@ -858,25 +858,25 @@
 						#clock-init-cells = <1>;
 					};
 
-					clk_mac_pll_div: clk_mac_pll_div {
+					clk_mac_ref_div: clk_mac_ref_div {
 						compatible = "rockchip,rk3188-div-con";
 						rockchip,bits = <4 5>;
-						clocks = <&clk_mac_pll>;
-						clock-output-names = "clk_mac_pll";
+						clocks = <&clk_mac_ref>;
+						clock-output-names = "clk_mac";
 						rockchip,div-type = <CLK_DIVIDER_PLUS_ONE>;
 						#clock-cells = <0>;
-						rockchip,clkops-idx =
-							<CLKOPS_RATE_MUX_DIV>;
 						#clock-init-cells = <1>;
 					};
 
-					clk_mac_ref_div: clk_mac_ref_div {
+					clk_mac_pll_div: clk_mac_pll_div {
 						compatible = "rockchip,rk3188-div-con";
 						rockchip,bits = <9 5>;
-						clocks = <&clk_mac_ref>;
-						clock-output-names = "clk_mac";
+						clocks = <&clk_mac_pll>;
+						clock-output-names = "clk_mac_pll";
 						rockchip,div-type = <CLK_DIVIDER_PLUS_ONE>;
 						#clock-cells = <0>;
+						rockchip,clkops-idx =
+							<CLKOPS_RATE_MUX_DIV>;
 						#clock-init-cells = <1>;
 					};
 
-- 
2.35.3

