

================================================================
== Vivado HLS Report for 'A_IO_L2_in_inter_trans_boundary'
================================================================
* Date:           Fri May 28 08:41:28 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514| 1.713 us | 1.713 us |  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      512|      512|         2|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      103|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|       38|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       38|      184|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_5_fu_191_p2             |     +    |      0|  0|  19|          11|          10|
    |add_ln321_fu_185_p2               |     +    |      0|  0|  19|          11|          11|
    |add_ln700_10_fu_165_p2            |     +    |      0|  0|   6|           6|           1|
    |add_ln700_fu_137_p2               |     +    |      0|  0|   6|           5|           1|
    |add_ln92_fu_131_p2                |     +    |      0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln92_fu_125_p2               |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln94_fu_143_p2               |   icmp   |      0|  0|  11|           6|           7|
    |select_ln544_86_fu_157_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_149_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 103|          66|          53|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_060_0_0_phi_fu_107_p4  |   9|          2|    5|         10|
    |fifo_A_in_V_V_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_reg_92               |   9|          2|   10|         20|
    |p_050_0_0_reg_114                   |   9|          2|    6|         12|
    |p_060_0_0_reg_103                   |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  81|         17|   29|         61|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln92_reg_202        |   1|   0|    1|          0|
    |indvar_flatten_reg_92    |  10|   0|   10|          0|
    |p_050_0_0_reg_114        |   6|   0|    6|          0|
    |p_060_0_0_reg_103        |   5|   0|    5|          0|
    |select_ln544_86_reg_216  |   5|   0|    5|          0|
    |select_ln544_reg_211     |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_start               |  in |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_done                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_idle                | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|ap_ready               | out |    1| ap_ctrl_hs | A_IO_L2_in_inter_trans_boundary | return value |
|local_A_V_address1     | out |   10|  ap_memory |            local_A_V            |     array    |
|local_A_V_ce1          | out |    1|  ap_memory |            local_A_V            |     array    |
|local_A_V_we1          | out |    1|  ap_memory |            local_A_V            |     array    |
|local_A_V_d1           | out |  256|  ap_memory |            local_A_V            |     array    |
|fifo_A_in_V_V_dout     |  in |  256|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
|fifo_A_in_V_V_empty_n  |  in |    1|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
|fifo_A_in_V_V_read     | out |    1|   ap_fifo  |          fifo_A_in_V_V          |    pointer   |
+-----------------------+-----+-----+------------+---------------------------------+--------------+

