$date
	Thu Jan 11 22:35:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module NAND_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var integer 32 $ error [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
1!
$end
#10
1#
#20
0#
1"
#30
0!
1#
#40
