package soc

import _ "unsafe"

const TIMG_T0_USE_XTAL_S = 9
const TIMG_T0_ALARM_EN_S = 10
const TIMG_T0_LEVEL_INT_EN_S = 11
const TIMG_T0_EDGE_INT_EN_S = 12
const TIMG_T0_DIVIDER_S = 13
const TIMG_T0_AUTORELOAD_S = 29
const TIMG_T0_INCREASE_S = 30
const TIMG_T0_EN_S = 31
const TIMG_T0_LO_S = 0
const TIMG_T0_HI_S = 0
const TIMG_T0_UPDATE_S = 31
const TIMG_T0_ALARM_LO_S = 0
const TIMG_T0_ALARM_HI_S = 0
const TIMG_T0_LOAD_LO_S = 0
const TIMG_T0_LOAD_HI_S = 0
const TIMG_T0_LOAD_S = 0
const TIMG_WDT_APPCPU_RESET_EN_S = 12
const TIMG_WDT_PROCPU_RESET_EN_S = 13
const TIMG_WDT_FLASHBOOT_MOD_EN_S = 14
const TIMG_WDT_SYS_RESET_LENGTH_S = 15
const TIMG_WDT_CPU_RESET_LENGTH_S = 18
const TIMG_WDT_LEVEL_INT_EN_S = 21
const TIMG_WDT_EDGE_INT_EN_S = 22
const TIMG_WDT_STG3_S = 23
const TIMG_WDT_STG2_S = 25
const TIMG_WDT_STG1_S = 27
const TIMG_WDT_STG0_S = 29
const TIMG_WDT_EN_S = 31
const TIMG_WDT_CLK_PRESCALER_S = 16
const TIMG_WDT_STG0_HOLD_S = 0
const TIMG_WDT_STG1_HOLD_S = 0
const TIMG_WDT_STG2_HOLD_S = 0
const TIMG_WDT_STG3_HOLD_S = 0
const TIMG_WDT_FEED_S = 0
const TIMG_WDT_WKEY_S = 0
const TIMG_RTC_CALI_START_CYCLING_S = 12
const TIMG_RTC_CALI_CLK_SEL_S = 13
const TIMG_RTC_CALI_RDY_S = 15
const TIMG_RTC_CALI_MAX_S = 16
const TIMG_RTC_CALI_START_S = 31
const TIMG_RTC_CALI_CYCLING_DATA_VLD_S = 0
const TIMG_RTC_CALI_VALUE_S = 7
const TIMG_LACT_USE_REFTICK_S = 6
const TIMG_LACT_RTC_ONLY_S = 7
const TIMG_LACT_CPST_EN_S = 8
const TIMG_LACT_LAC_EN_S = 9
const TIMG_LACT_ALARM_EN_S = 10
const TIMG_LACT_LEVEL_INT_EN_S = 11
const TIMG_LACT_EDGE_INT_EN_S = 12
const TIMG_LACT_DIVIDER_S = 13
const TIMG_LACT_AUTORELOAD_S = 29
const TIMG_LACT_INCREASE_S = 30
const TIMG_LACT_EN_S = 31
const TIMG_LACT_RTC_STEP_LEN_S = 6
const TIMG_LACT_LO_S = 0
const TIMG_LACT_HI_S = 0
const TIMG_LACT_UPDATE_S = 0
const TIMG_LACT_ALARM_LO_S = 0
const TIMG_LACT_ALARM_HI_S = 0
const TIMG_LACT_LOAD_LO_S = 0
const TIMG_LACT_LOAD_HI_S = 0
const TIMG_LACT_LOAD_S = 0
const TIMG_T0_INT_ENA_S = 0
const TIMG_T1_INT_ENA_S = 1
const TIMG_WDT_INT_ENA_S = 2
const TIMG_LACT_INT_ENA_S = 3
const TIMG_T0_INT_RAW_S = 0
const TIMG_T1_INT_RAW_S = 1
const TIMG_WDT_INT_RAW_S = 2
const TIMG_LACT_INT_RAW_S = 3
const TIMG_T0_INT_ST_S = 0
const TIMG_T1_INT_ST_S = 1
const TIMG_WDT_INT_ST_S = 2
const TIMG_LACT_INT_ST_S = 3
const TIMG_T0_INT_CLR_S = 0
const TIMG_T1_INT_CLR_S = 1
const TIMG_WDT_INT_CLR_S = 2
const TIMG_LACT_INT_CLR_S = 3
const TIMG_RTC_CALI_TIMEOUT_S = 0
const TIMG_RTC_CALI_TIMEOUT_RST_CNT_S = 3
const TIMG_RTC_CALI_TIMEOUT_THRES_S = 7
const TIMG_TIMERS_DATE_S = 0
const TIMG_CLK_EN_S = 31
