#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001feb33a8970 .scope module, "PipeLine_sim" "PipeLine_sim" 2 51;
 .timescale 0 0;
v000001feb343a1f0_0 .net "PC", 31 0, L_000001feb34c1120;  1 drivers
v000001feb343a290_0 .net "cycles_consumed", 31 0, v000001feb343a010_0;  1 drivers
v000001feb343a5b0_0 .var "input_clk", 0 0;
v000001feb343ab50_0 .var "rst", 0 0;
S_000001feb31da010 .scope module, "cpu" "PL_CPU" 2 57, 3 2 0, S_000001feb33a8970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001feb337d9d0 .functor NOR 1, v000001feb343a5b0_0, v000001feb3428780_0, C4<0>, C4<0>;
L_000001feb337df80 .functor AND 1, v000001feb3410240_0, v000001feb3410420_0, C4<1>, C4<1>;
L_000001feb337cee0 .functor AND 1, L_000001feb337df80, L_000001feb343abf0, C4<1>, C4<1>;
L_000001feb337da40 .functor AND 1, v000001feb33fee60_0, v000001feb33fe8c0_0, C4<1>, C4<1>;
L_000001feb337cfc0 .functor AND 1, L_000001feb337da40, L_000001feb343b0f0, C4<1>, C4<1>;
L_000001feb337d030 .functor AND 1, v000001feb3428fa0_0, v000001feb3427240_0, C4<1>, C4<1>;
L_000001feb337dab0 .functor AND 1, L_000001feb337d030, L_000001feb343a510, C4<1>, C4<1>;
L_000001feb337ddc0 .functor AND 1, v000001feb3410240_0, v000001feb3410420_0, C4<1>, C4<1>;
L_000001feb337de30 .functor AND 1, L_000001feb337ddc0, L_000001feb343a330, C4<1>, C4<1>;
L_000001feb337dea0 .functor AND 1, v000001feb33fee60_0, v000001feb33fe8c0_0, C4<1>, C4<1>;
L_000001feb337df10 .functor AND 1, L_000001feb337dea0, L_000001feb343a3d0, C4<1>, C4<1>;
L_000001feb337dff0 .functor AND 1, v000001feb3428fa0_0, v000001feb3427240_0, C4<1>, C4<1>;
L_000001feb337e0d0 .functor AND 1, L_000001feb337dff0, L_000001feb343a650, C4<1>, C4<1>;
L_000001feb3445a20 .functor NOT 1, L_000001feb337d9d0, C4<0>, C4<0>, C4<0>;
L_000001feb34467b0 .functor NOT 1, L_000001feb337d9d0, C4<0>, C4<0>, C4<0>;
L_000001feb345c690 .functor NOT 1, L_000001feb337d9d0, C4<0>, C4<0>, C4<0>;
L_000001feb345d110 .functor NOT 1, L_000001feb337d9d0, C4<0>, C4<0>, C4<0>;
L_000001feb345d340 .functor NOT 1, L_000001feb337d9d0, C4<0>, C4<0>, C4<0>;
L_000001feb34c1120 .functor BUFZ 32, v000001feb342ca60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb3429220_0 .net "EX1_ALU_OPER1", 31 0, L_000001feb3446eb0;  1 drivers
v000001feb34288c0_0 .net "EX1_ALU_OPER2", 31 0, L_000001feb345c620;  1 drivers
v000001feb34280a0_0 .net "EX1_PC", 31 0, v000001feb340e260_0;  1 drivers
v000001feb3426ac0_0 .net "EX1_PFC", 31 0, v000001feb340ec60_0;  1 drivers
v000001feb3426b60_0 .net "EX1_PFC_to_IF", 31 0, L_000001feb343f1f0;  1 drivers
v000001feb3426c00_0 .net "EX1_forward_to_B", 31 0, v000001feb340ef80_0;  1 drivers
v000001feb3426ca0_0 .net "EX1_is_beq", 0 0, v000001feb340fa20_0;  1 drivers
v000001feb3426de0_0 .net "EX1_is_bne", 0 0, v000001feb340ee40_0;  1 drivers
v000001feb342ae40_0 .net "EX1_is_jal", 0 0, v000001feb340e120_0;  1 drivers
v000001feb342aa80_0 .net "EX1_is_jr", 0 0, v000001feb340dd60_0;  1 drivers
v000001feb34297c0_0 .net "EX1_is_oper2_immed", 0 0, v000001feb340dae0_0;  1 drivers
v000001feb3429ae0_0 .net "EX1_memread", 0 0, v000001feb340ea80_0;  1 drivers
v000001feb3429860_0 .net "EX1_memwrite", 0 0, v000001feb340ff20_0;  1 drivers
v000001feb342b840_0 .net "EX1_opcode", 11 0, v000001feb340e800_0;  1 drivers
v000001feb3429cc0_0 .net "EX1_predicted", 0 0, v000001feb340eee0_0;  1 drivers
v000001feb3429540_0 .net "EX1_rd_ind", 4 0, v000001feb340f5c0_0;  1 drivers
v000001feb3429900_0 .net "EX1_rd_indzero", 0 0, v000001feb340e8a0_0;  1 drivers
v000001feb342b5c0_0 .net "EX1_regwrite", 0 0, v000001feb340eb20_0;  1 drivers
v000001feb342a620_0 .net "EX1_rs1", 31 0, v000001feb340e760_0;  1 drivers
v000001feb342a080_0 .net "EX1_rs1_ind", 4 0, v000001feb340f020_0;  1 drivers
v000001feb342ab20_0 .net "EX1_rs2", 31 0, v000001feb340e940_0;  1 drivers
v000001feb342a120_0 .net "EX1_rs2_ind", 4 0, v000001feb340fc00_0;  1 drivers
v000001feb3429b80_0 .net "EX1_rs2_out", 31 0, L_000001feb345c460;  1 drivers
v000001feb3429f40_0 .net "EX2_ALU_OPER1", 31 0, v000001feb34110a0_0;  1 drivers
v000001feb342a440_0 .net "EX2_ALU_OPER2", 31 0, v000001feb3410f60_0;  1 drivers
v000001feb342abc0_0 .net "EX2_ALU_OUT", 31 0, L_000001feb3440410;  1 drivers
v000001feb342a800_0 .net "EX2_PC", 31 0, v000001feb34115a0_0;  1 drivers
v000001feb342ac60_0 .net "EX2_PFC_to_IF", 31 0, v000001feb34111e0_0;  1 drivers
v000001feb3429a40_0 .net "EX2_forward_to_B", 31 0, v000001feb34116e0_0;  1 drivers
v000001feb3429e00_0 .net "EX2_is_beq", 0 0, v000001feb3410d80_0;  1 drivers
v000001feb342b660_0 .net "EX2_is_bne", 0 0, v000001feb3411460_0;  1 drivers
v000001feb34299a0_0 .net "EX2_is_jal", 0 0, v000001feb3410920_0;  1 drivers
v000001feb342a260_0 .net "EX2_is_jr", 0 0, v000001feb3411780_0;  1 drivers
v000001feb342a940_0 .net "EX2_is_oper2_immed", 0 0, v000001feb3410ba0_0;  1 drivers
v000001feb342a9e0_0 .net "EX2_memread", 0 0, v000001feb3410ce0_0;  1 drivers
v000001feb342b700_0 .net "EX2_memwrite", 0 0, v000001feb34106a0_0;  1 drivers
v000001feb342a3a0_0 .net "EX2_opcode", 11 0, v000001feb3410100_0;  1 drivers
v000001feb342a300_0 .net "EX2_predicted", 0 0, v000001feb34101a0_0;  1 drivers
v000001feb342ad00_0 .net "EX2_rd_ind", 4 0, v000001feb3410e20_0;  1 drivers
v000001feb342b340_0 .net "EX2_rd_indzero", 0 0, v000001feb3410420_0;  1 drivers
v000001feb342b7a0_0 .net "EX2_regwrite", 0 0, v000001feb3410240_0;  1 drivers
v000001feb342a6c0_0 .net "EX2_rs1", 31 0, v000001feb34102e0_0;  1 drivers
v000001feb342b160_0 .net "EX2_rs1_ind", 4 0, v000001feb34104c0_0;  1 drivers
v000001feb3429c20_0 .net "EX2_rs2_ind", 4 0, v000001feb3410740_0;  1 drivers
v000001feb3429fe0_0 .net "EX2_rs2_out", 31 0, v000001feb34107e0_0;  1 drivers
v000001feb342ada0_0 .net "ID_INST", 31 0, v000001feb3416a40_0;  1 drivers
v000001feb3429d60_0 .net "ID_PC", 31 0, v000001feb3416b80_0;  1 drivers
v000001feb3429680_0 .net "ID_PFC_to_EX", 31 0, L_000001feb343bcd0;  1 drivers
v000001feb342a8a0_0 .net "ID_PFC_to_IF", 31 0, L_000001feb343cbd0;  1 drivers
v000001feb342aee0_0 .net "ID_forward_to_B", 31 0, L_000001feb343c8b0;  1 drivers
v000001feb342b980_0 .net "ID_is_beq", 0 0, L_000001feb343d2b0;  1 drivers
v000001feb3429720_0 .net "ID_is_bne", 0 0, L_000001feb343d350;  1 drivers
v000001feb342af80_0 .net "ID_is_j", 0 0, L_000001feb343bf50;  1 drivers
v000001feb342b020_0 .net "ID_is_jal", 0 0, L_000001feb343b910;  1 drivers
v000001feb342b0c0_0 .net "ID_is_jr", 0 0, L_000001feb343d530;  1 drivers
v000001feb342b200_0 .net "ID_is_oper2_immed", 0 0, L_000001feb3446040;  1 drivers
v000001feb342b2a0_0 .net "ID_memread", 0 0, L_000001feb343dfd0;  1 drivers
v000001feb3429ea0_0 .net "ID_memwrite", 0 0, L_000001feb343c270;  1 drivers
v000001feb342b520_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  1 drivers
v000001feb342a1c0_0 .net "ID_predicted", 0 0, v000001feb3417d00_0;  1 drivers
v000001feb342a4e0_0 .net "ID_rd_ind", 4 0, v000001feb342d280_0;  1 drivers
v000001feb342a580_0 .net "ID_regwrite", 0 0, L_000001feb343df30;  1 drivers
v000001feb342a760_0 .net "ID_rs1", 31 0, v000001feb341bd60_0;  1 drivers
v000001feb342b3e0_0 .net "ID_rs1_ind", 4 0, v000001feb342c920_0;  1 drivers
v000001feb342b480_0 .net "ID_rs2", 31 0, v000001feb341bc20_0;  1 drivers
v000001feb342b8e0_0 .net "ID_rs2_ind", 4 0, v000001feb342c240_0;  1 drivers
v000001feb342ba20_0 .net "IF_INST", 31 0, L_000001feb3445b70;  1 drivers
v000001feb34292c0_0 .net "IF_pc", 31 0, v000001feb342ca60_0;  1 drivers
v000001feb3429360_0 .net "MEM_ALU_OUT", 31 0, v000001feb3400620_0;  1 drivers
v000001feb3429400_0 .net "MEM_Data_mem_out", 31 0, v000001feb34271a0_0;  1 drivers
v000001feb34294a0_0 .net "MEM_memread", 0 0, v000001feb33ffae0_0;  1 drivers
v000001feb34295e0_0 .net "MEM_memwrite", 0 0, v000001feb33ff040_0;  1 drivers
v000001feb3440910_0 .net "MEM_opcode", 11 0, v000001feb33ffea0_0;  1 drivers
v000001feb3440eb0_0 .net "MEM_rd_ind", 4 0, v000001feb33ff900_0;  1 drivers
v000001feb34409b0_0 .net "MEM_rd_indzero", 0 0, v000001feb33fe8c0_0;  1 drivers
v000001feb3440870_0 .net "MEM_regwrite", 0 0, v000001feb33fee60_0;  1 drivers
v000001feb3440e10_0 .net "MEM_rs2", 31 0, v000001feb33fefa0_0;  1 drivers
v000001feb3440a50_0 .net "PC", 31 0, L_000001feb34c1120;  alias, 1 drivers
v000001feb3440af0_0 .net "STALL_ID1_FLUSH", 0 0, v000001feb3417440_0;  1 drivers
v000001feb3440f50_0 .net "STALL_ID2_FLUSH", 0 0, v000001feb3417580_0;  1 drivers
v000001feb3440b90_0 .net "STALL_IF_FLUSH", 0 0, v000001feb341abe0_0;  1 drivers
v000001feb3440c30_0 .net "WB_ALU_OUT", 31 0, v000001feb3427d80_0;  1 drivers
v000001feb3440d70_0 .net "WB_Data_mem_out", 31 0, v000001feb3428640_0;  1 drivers
v000001feb3440cd0_0 .net "WB_memread", 0 0, v000001feb3427a60_0;  1 drivers
v000001feb3439390_0 .net "WB_rd_ind", 4 0, v000001feb3427600_0;  1 drivers
v000001feb343b690_0 .net "WB_rd_indzero", 0 0, v000001feb3427240_0;  1 drivers
v000001feb3439f70_0 .net "WB_regwrite", 0 0, v000001feb3428fa0_0;  1 drivers
v000001feb3439750_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  1 drivers
v000001feb343a470_0 .net *"_ivl_1", 0 0, L_000001feb337df80;  1 drivers
v000001feb3439c50_0 .net *"_ivl_13", 0 0, L_000001feb337d030;  1 drivers
v000001feb343a970_0 .net *"_ivl_14", 0 0, L_000001feb343a510;  1 drivers
v000001feb3439cf0_0 .net *"_ivl_19", 0 0, L_000001feb337ddc0;  1 drivers
v000001feb343a790_0 .net *"_ivl_2", 0 0, L_000001feb343abf0;  1 drivers
v000001feb3439110_0 .net *"_ivl_20", 0 0, L_000001feb343a330;  1 drivers
v000001feb3439610_0 .net *"_ivl_25", 0 0, L_000001feb337dea0;  1 drivers
v000001feb3439a70_0 .net *"_ivl_26", 0 0, L_000001feb343a3d0;  1 drivers
v000001feb3439430_0 .net *"_ivl_31", 0 0, L_000001feb337dff0;  1 drivers
v000001feb34397f0_0 .net *"_ivl_32", 0 0, L_000001feb343a650;  1 drivers
v000001feb343b370_0 .net *"_ivl_40", 31 0, L_000001feb343c590;  1 drivers
L_000001feb3460c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3439890_0 .net *"_ivl_43", 26 0, L_000001feb3460c58;  1 drivers
L_000001feb3460ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb34394d0_0 .net/2u *"_ivl_44", 31 0, L_000001feb3460ca0;  1 drivers
v000001feb3439d90_0 .net *"_ivl_52", 31 0, L_000001feb34b0ad0;  1 drivers
L_000001feb3460d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb343a6f0_0 .net *"_ivl_55", 26 0, L_000001feb3460d30;  1 drivers
L_000001feb3460d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3439930_0 .net/2u *"_ivl_56", 31 0, L_000001feb3460d78;  1 drivers
v000001feb343a830_0 .net *"_ivl_7", 0 0, L_000001feb337da40;  1 drivers
v000001feb343ae70_0 .net *"_ivl_8", 0 0, L_000001feb343b0f0;  1 drivers
v000001feb34399d0_0 .net "alu_selA", 1 0, L_000001feb34396b0;  1 drivers
v000001feb343a150_0 .net "alu_selB", 1 0, L_000001feb343ac90;  1 drivers
v000001feb343b050_0 .net "clk", 0 0, L_000001feb337d9d0;  1 drivers
v000001feb343a010_0 .var "cycles_consumed", 31 0;
v000001feb343afb0_0 .net "exhaz", 0 0, L_000001feb337cfc0;  1 drivers
v000001feb343a8d0_0 .net "exhaz2", 0 0, L_000001feb337df10;  1 drivers
v000001feb343aa10_0 .net "hlt", 0 0, v000001feb3428780_0;  1 drivers
v000001feb3439b10_0 .net "idhaz", 0 0, L_000001feb337cee0;  1 drivers
v000001feb3439570_0 .net "idhaz2", 0 0, L_000001feb337de30;  1 drivers
v000001feb343b5f0_0 .net "if_id_write", 0 0, v000001feb341ac80_0;  1 drivers
v000001feb343af10_0 .net "input_clk", 0 0, v000001feb343a5b0_0;  1 drivers
v000001feb3439bb0_0 .net "is_branch_and_taken", 0 0, L_000001feb3446120;  1 drivers
v000001feb34392f0_0 .net "memhaz", 0 0, L_000001feb337dab0;  1 drivers
v000001feb343b190_0 .net "memhaz2", 0 0, L_000001feb337e0d0;  1 drivers
v000001feb343a0b0_0 .net "pc_src", 2 0, L_000001feb343cf90;  1 drivers
v000001feb3439e30_0 .net "pc_write", 0 0, v000001feb341a960_0;  1 drivers
v000001feb3439ed0_0 .net "rst", 0 0, v000001feb343ab50_0;  1 drivers
v000001feb343aab0_0 .net "store_rs2_forward", 1 0, L_000001feb343b2d0;  1 drivers
v000001feb343b4b0_0 .net "wdata_to_reg_file", 31 0, L_000001feb34c1ac0;  1 drivers
E_000001feb339aae0/0 .event negedge, v000001feb3418a20_0;
E_000001feb339aae0/1 .event posedge, v000001feb33fffe0_0;
E_000001feb339aae0 .event/or E_000001feb339aae0/0, E_000001feb339aae0/1;
L_000001feb343abf0 .cmp/eq 5, v000001feb3410e20_0, v000001feb340f020_0;
L_000001feb343b0f0 .cmp/eq 5, v000001feb33ff900_0, v000001feb340f020_0;
L_000001feb343a510 .cmp/eq 5, v000001feb3427600_0, v000001feb340f020_0;
L_000001feb343a330 .cmp/eq 5, v000001feb3410e20_0, v000001feb340fc00_0;
L_000001feb343a3d0 .cmp/eq 5, v000001feb33ff900_0, v000001feb340fc00_0;
L_000001feb343a650 .cmp/eq 5, v000001feb3427600_0, v000001feb340fc00_0;
L_000001feb343c590 .concat [ 5 27 0 0], v000001feb342d280_0, L_000001feb3460c58;
L_000001feb343c630 .cmp/ne 32, L_000001feb343c590, L_000001feb3460ca0;
L_000001feb34b0ad0 .concat [ 5 27 0 0], v000001feb3410e20_0, L_000001feb3460d30;
L_000001feb34b23d0 .cmp/ne 32, L_000001feb34b0ad0, L_000001feb3460d78;
S_000001feb30ed800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001feb337db20 .functor NOT 1, L_000001feb337cfc0, C4<0>, C4<0>, C4<0>;
L_000001feb337db90 .functor AND 1, L_000001feb337dab0, L_000001feb337db20, C4<1>, C4<1>;
L_000001feb337dc00 .functor OR 1, L_000001feb337cee0, L_000001feb337db90, C4<0>, C4<0>;
L_000001feb337dce0 .functor OR 1, L_000001feb337cee0, L_000001feb337cfc0, C4<0>, C4<0>;
v000001feb33a6e70_0 .net *"_ivl_12", 0 0, L_000001feb337dce0;  1 drivers
v000001feb33a6ab0_0 .net *"_ivl_2", 0 0, L_000001feb337db20;  1 drivers
v000001feb33a68d0_0 .net *"_ivl_5", 0 0, L_000001feb337db90;  1 drivers
v000001feb33a6dd0_0 .net *"_ivl_7", 0 0, L_000001feb337dc00;  1 drivers
v000001feb33a6fb0_0 .net "alu_selA", 1 0, L_000001feb34396b0;  alias, 1 drivers
v000001feb33a7b90_0 .net "exhaz", 0 0, L_000001feb337cfc0;  alias, 1 drivers
v000001feb33a7050_0 .net "idhaz", 0 0, L_000001feb337cee0;  alias, 1 drivers
v000001feb33a74b0_0 .net "memhaz", 0 0, L_000001feb337dab0;  alias, 1 drivers
L_000001feb34396b0 .concat8 [ 1 1 0 0], L_000001feb337dc00, L_000001feb337dce0;
S_000001feb30ed990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001feb337e060 .functor NOT 1, L_000001feb337df10, C4<0>, C4<0>, C4<0>;
L_000001feb337e220 .functor AND 1, L_000001feb337e0d0, L_000001feb337e060, C4<1>, C4<1>;
L_000001feb337c690 .functor OR 1, L_000001feb337de30, L_000001feb337e220, C4<0>, C4<0>;
L_000001feb337c700 .functor NOT 1, v000001feb340dae0_0, C4<0>, C4<0>, C4<0>;
L_000001feb337ca80 .functor AND 1, L_000001feb337c690, L_000001feb337c700, C4<1>, C4<1>;
L_000001feb337cb60 .functor OR 1, L_000001feb337de30, L_000001feb337df10, C4<0>, C4<0>;
L_000001feb337e370 .functor NOT 1, v000001feb340dae0_0, C4<0>, C4<0>, C4<0>;
L_000001feb337e450 .functor AND 1, L_000001feb337cb60, L_000001feb337e370, C4<1>, C4<1>;
v000001feb33a70f0_0 .net "EX1_is_oper2_immed", 0 0, v000001feb340dae0_0;  alias, 1 drivers
v000001feb33a7c30_0 .net *"_ivl_11", 0 0, L_000001feb337ca80;  1 drivers
v000001feb33a7690_0 .net *"_ivl_16", 0 0, L_000001feb337cb60;  1 drivers
v000001feb33a6830_0 .net *"_ivl_17", 0 0, L_000001feb337e370;  1 drivers
v000001feb33a7190_0 .net *"_ivl_2", 0 0, L_000001feb337e060;  1 drivers
v000001feb33a77d0_0 .net *"_ivl_20", 0 0, L_000001feb337e450;  1 drivers
v000001feb33a7a50_0 .net *"_ivl_5", 0 0, L_000001feb337e220;  1 drivers
v000001feb33a7d70_0 .net *"_ivl_7", 0 0, L_000001feb337c690;  1 drivers
v000001feb33a7f50_0 .net *"_ivl_8", 0 0, L_000001feb337c700;  1 drivers
v000001feb33a7870_0 .net "alu_selB", 1 0, L_000001feb343ac90;  alias, 1 drivers
v000001feb33a7ff0_0 .net "exhaz", 0 0, L_000001feb337df10;  alias, 1 drivers
v000001feb33a7230_0 .net "idhaz", 0 0, L_000001feb337de30;  alias, 1 drivers
v000001feb33a81d0_0 .net "memhaz", 0 0, L_000001feb337e0d0;  alias, 1 drivers
L_000001feb343ac90 .concat8 [ 1 1 0 0], L_000001feb337ca80, L_000001feb337e450;
S_000001feb31729c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001feb337e4c0 .functor NOT 1, L_000001feb337df10, C4<0>, C4<0>, C4<0>;
L_000001feb337e300 .functor AND 1, L_000001feb337e0d0, L_000001feb337e4c0, C4<1>, C4<1>;
L_000001feb337e530 .functor OR 1, L_000001feb337de30, L_000001feb337e300, C4<0>, C4<0>;
L_000001feb337e3e0 .functor OR 1, L_000001feb337de30, L_000001feb337df10, C4<0>, C4<0>;
v000001feb33a8310_0 .net *"_ivl_12", 0 0, L_000001feb337e3e0;  1 drivers
v000001feb33a83b0_0 .net *"_ivl_2", 0 0, L_000001feb337e4c0;  1 drivers
v000001feb33a66f0_0 .net *"_ivl_5", 0 0, L_000001feb337e300;  1 drivers
v000001feb33a8450_0 .net *"_ivl_7", 0 0, L_000001feb337e530;  1 drivers
v000001feb33a6790_0 .net "exhaz", 0 0, L_000001feb337df10;  alias, 1 drivers
v000001feb33a6b50_0 .net "idhaz", 0 0, L_000001feb337de30;  alias, 1 drivers
v000001feb33220a0_0 .net "memhaz", 0 0, L_000001feb337e0d0;  alias, 1 drivers
v000001feb3322320_0 .net "store_rs2_forward", 1 0, L_000001feb343b2d0;  alias, 1 drivers
L_000001feb343b2d0 .concat8 [ 1 1 0 0], L_000001feb337e530, L_000001feb337e3e0;
S_000001feb3172b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001feb3323220_0 .net "EX_ALU_OUT", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb33234a0_0 .net "EX_memread", 0 0, v000001feb3410ce0_0;  alias, 1 drivers
v000001feb330e500_0 .net "EX_memwrite", 0 0, v000001feb34106a0_0;  alias, 1 drivers
v000001feb330e6e0_0 .net "EX_opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
v000001feb34003a0_0 .net "EX_rd_ind", 4 0, v000001feb3410e20_0;  alias, 1 drivers
v000001feb33ff180_0 .net "EX_rd_indzero", 0 0, L_000001feb34b23d0;  1 drivers
v000001feb33fe5a0_0 .net "EX_regwrite", 0 0, v000001feb3410240_0;  alias, 1 drivers
v000001feb33fe640_0 .net "EX_rs2_out", 31 0, v000001feb34107e0_0;  alias, 1 drivers
v000001feb3400620_0 .var "MEM_ALU_OUT", 31 0;
v000001feb33ffae0_0 .var "MEM_memread", 0 0;
v000001feb33ff040_0 .var "MEM_memwrite", 0 0;
v000001feb33ffea0_0 .var "MEM_opcode", 11 0;
v000001feb33ff900_0 .var "MEM_rd_ind", 4 0;
v000001feb33fe8c0_0 .var "MEM_rd_indzero", 0 0;
v000001feb33fee60_0 .var "MEM_regwrite", 0 0;
v000001feb33fefa0_0 .var "MEM_rs2", 31 0;
v000001feb33ff7c0_0 .net "clk", 0 0, L_000001feb345d110;  1 drivers
v000001feb33fffe0_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339b0a0 .event posedge, v000001feb33fffe0_0, v000001feb33ff7c0_0;
S_000001feb31c9b60 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001feb31b1500 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb31b1538 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb31b1570 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb31b15a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb31b15e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb31b1618 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb31b1650 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb31b1688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb31b16c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb31b16f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb31b1730 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb31b1768 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb31b17a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb31b17d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb31b1810 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb31b1848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb31b1880 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb31b18b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb31b18f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb31b1928 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb31b1960 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb31b1998 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb31b19d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb31b1a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb31b1a40 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001feb345d180 .functor XOR 1, L_000001feb345bc10, v000001feb34101a0_0, C4<0>, C4<0>;
L_000001feb345d1f0 .functor NOT 1, L_000001feb345d180, C4<0>, C4<0>, C4<0>;
L_000001feb345d2d0 .functor OR 1, v000001feb343ab50_0, L_000001feb345d1f0, C4<0>, C4<0>;
L_000001feb345d260 .functor NOT 1, L_000001feb345d2d0, C4<0>, C4<0>, C4<0>;
v000001feb3402f10_0 .net "ALU_OP", 3 0, v000001feb3403370_0;  1 drivers
v000001feb3405b70_0 .net "BranchDecision", 0 0, L_000001feb345bc10;  1 drivers
v000001feb34053f0_0 .net "CF", 0 0, v000001feb3402d30_0;  1 drivers
v000001feb34058f0_0 .net "EX_opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
v000001feb34055d0_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  alias, 1 drivers
v000001feb34057b0_0 .net "ZF", 0 0, L_000001feb345c4d0;  1 drivers
L_000001feb3460ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001feb3405990_0 .net/2u *"_ivl_0", 31 0, L_000001feb3460ce8;  1 drivers
v000001feb3404ef0_0 .net *"_ivl_11", 0 0, L_000001feb345d2d0;  1 drivers
v000001feb3404b30_0 .net *"_ivl_2", 31 0, L_000001feb3440370;  1 drivers
v000001feb3405ad0_0 .net *"_ivl_6", 0 0, L_000001feb345d180;  1 drivers
v000001feb3405170_0 .net *"_ivl_8", 0 0, L_000001feb345d1f0;  1 drivers
v000001feb3405490_0 .net "alu_out", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb34049f0_0 .net "alu_outw", 31 0, v000001feb3403730_0;  1 drivers
v000001feb3404bd0_0 .net "is_beq", 0 0, v000001feb3410d80_0;  alias, 1 drivers
v000001feb3405850_0 .net "is_bne", 0 0, v000001feb3411460_0;  alias, 1 drivers
v000001feb3405cb0_0 .net "is_jal", 0 0, v000001feb3410920_0;  alias, 1 drivers
v000001feb3405df0_0 .net "oper1", 31 0, v000001feb34110a0_0;  alias, 1 drivers
v000001feb3404db0_0 .net "oper2", 31 0, v000001feb3410f60_0;  alias, 1 drivers
v000001feb3404c70_0 .net "pc", 31 0, v000001feb34115a0_0;  alias, 1 drivers
v000001feb34052b0_0 .net "predicted", 0 0, v000001feb34101a0_0;  alias, 1 drivers
v000001feb3405670_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
L_000001feb3440370 .arith/sum 32, v000001feb34115a0_0, L_000001feb3460ce8;
L_000001feb3440410 .functor MUXZ 32, v000001feb3403730_0, L_000001feb3440370, v000001feb3410920_0, C4<>;
S_000001feb31c9cf0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001feb31c9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001feb345bac0 .functor AND 1, v000001feb3410d80_0, L_000001feb345ba50, C4<1>, C4<1>;
L_000001feb345bb30 .functor NOT 1, L_000001feb345ba50, C4<0>, C4<0>, C4<0>;
L_000001feb345beb0 .functor AND 1, v000001feb3411460_0, L_000001feb345bb30, C4<1>, C4<1>;
L_000001feb345bc10 .functor OR 1, L_000001feb345bac0, L_000001feb345beb0, C4<0>, C4<0>;
v000001feb3402bf0_0 .net "BranchDecision", 0 0, L_000001feb345bc10;  alias, 1 drivers
v000001feb3404310_0 .net *"_ivl_2", 0 0, L_000001feb345bb30;  1 drivers
v000001feb3402150_0 .net "is_beq", 0 0, v000001feb3410d80_0;  alias, 1 drivers
v000001feb3403f50_0 .net "is_beq_taken", 0 0, L_000001feb345bac0;  1 drivers
v000001feb3402c90_0 .net "is_bne", 0 0, v000001feb3411460_0;  alias, 1 drivers
v000001feb3402510_0 .net "is_bne_taken", 0 0, L_000001feb345beb0;  1 drivers
v000001feb34032d0_0 .net "is_eq", 0 0, L_000001feb345ba50;  1 drivers
v000001feb34021f0_0 .net "oper1", 31 0, v000001feb34110a0_0;  alias, 1 drivers
v000001feb3403870_0 .net "oper2", 31 0, v000001feb3410f60_0;  alias, 1 drivers
S_000001feb3210200 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001feb31c9cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001feb345c540 .functor XOR 1, L_000001feb343ebb0, L_000001feb343e1b0, C4<0>, C4<0>;
L_000001feb345c5b0 .functor XOR 1, L_000001feb343f290, L_000001feb343eb10, C4<0>, C4<0>;
L_000001feb345c930 .functor XOR 1, L_000001feb343ed90, L_000001feb343ec50, C4<0>, C4<0>;
L_000001feb345cc40 .functor XOR 1, L_000001feb343e250, L_000001feb343ecf0, C4<0>, C4<0>;
L_000001feb345c700 .functor XOR 1, L_000001feb343e2f0, L_000001feb343e390, C4<0>, C4<0>;
L_000001feb345c770 .functor XOR 1, L_000001feb343ee30, L_000001feb343ef70, C4<0>, C4<0>;
L_000001feb345bdd0 .functor XOR 1, L_000001feb34b6f70, L_000001feb34b6750, C4<0>, C4<0>;
L_000001feb345c7e0 .functor XOR 1, L_000001feb34b75b0, L_000001feb34b6ed0, C4<0>, C4<0>;
L_000001feb345c000 .functor XOR 1, L_000001feb34b5e90, L_000001feb34b67f0, C4<0>, C4<0>;
L_000001feb345b5f0 .functor XOR 1, L_000001feb34b7290, L_000001feb34b5d50, C4<0>, C4<0>;
L_000001feb345ce70 .functor XOR 1, L_000001feb34b7650, L_000001feb34b5c10, C4<0>, C4<0>;
L_000001feb345c850 .functor XOR 1, L_000001feb34b7010, L_000001feb34b5df0, C4<0>, C4<0>;
L_000001feb345c8c0 .functor XOR 1, L_000001feb34b5f30, L_000001feb34b6610, C4<0>, C4<0>;
L_000001feb345ca10 .functor XOR 1, L_000001feb34b5fd0, L_000001feb34b6930, C4<0>, C4<0>;
L_000001feb345bf20 .functor XOR 1, L_000001feb34b5210, L_000001feb34b55d0, C4<0>, C4<0>;
L_000001feb345b9e0 .functor XOR 1, L_000001feb34b6890, L_000001feb34b57b0, C4<0>, C4<0>;
L_000001feb345b6d0 .functor XOR 1, L_000001feb34b5850, L_000001feb34b76f0, C4<0>, C4<0>;
L_000001feb345ca80 .functor XOR 1, L_000001feb34b5a30, L_000001feb34b6cf0, C4<0>, C4<0>;
L_000001feb345b890 .functor XOR 1, L_000001feb34b4f90, L_000001feb34b6070, C4<0>, C4<0>;
L_000001feb345caf0 .functor XOR 1, L_000001feb34b73d0, L_000001feb34b58f0, C4<0>, C4<0>;
L_000001feb345cb60 .functor XOR 1, L_000001feb34b6110, L_000001feb34b70b0, C4<0>, C4<0>;
L_000001feb345cee0 .functor XOR 1, L_000001feb34b7470, L_000001feb34b61b0, C4<0>, C4<0>;
L_000001feb345bf90 .functor XOR 1, L_000001feb34b7150, L_000001feb34b6250, C4<0>, C4<0>;
L_000001feb345bd60 .functor XOR 1, L_000001feb34b5990, L_000001feb34b64d0, C4<0>, C4<0>;
L_000001feb345cbd0 .functor XOR 1, L_000001feb34b69d0, L_000001feb34b6a70, C4<0>, C4<0>;
L_000001feb345cf50 .functor XOR 1, L_000001feb34b5030, L_000001feb34b6b10, C4<0>, C4<0>;
L_000001feb345b430 .functor XOR 1, L_000001feb34b71f0, L_000001feb34b5670, C4<0>, C4<0>;
L_000001feb345b4a0 .functor XOR 1, L_000001feb34b6bb0, L_000001feb34b62f0, C4<0>, C4<0>;
L_000001feb345b510 .functor XOR 1, L_000001feb34b5ad0, L_000001feb34b6570, C4<0>, C4<0>;
L_000001feb345b660 .functor XOR 1, L_000001feb34b50d0, L_000001feb34b6390, C4<0>, C4<0>;
L_000001feb345bba0 .functor XOR 1, L_000001feb34b5170, L_000001feb34b6430, C4<0>, C4<0>;
L_000001feb345b970 .functor XOR 1, L_000001feb34b52b0, L_000001feb34b5cb0, C4<0>, C4<0>;
L_000001feb345ba50/0/0 .functor OR 1, L_000001feb34b6c50, L_000001feb34b66b0, L_000001feb34b6d90, L_000001feb34b5350;
L_000001feb345ba50/0/4 .functor OR 1, L_000001feb34b6e30, L_000001feb34b5710, L_000001feb34b7330, L_000001feb34b7510;
L_000001feb345ba50/0/8 .functor OR 1, L_000001feb34b53f0, L_000001feb34b5490, L_000001feb34b5530, L_000001feb34b7ab0;
L_000001feb345ba50/0/12 .functor OR 1, L_000001feb34b7b50, L_000001feb34b7d30, L_000001feb34b7bf0, L_000001feb34b7c90;
L_000001feb345ba50/0/16 .functor OR 1, L_000001feb34b78d0, L_000001feb34b7830, L_000001feb34b7e70, L_000001feb34b7dd0;
L_000001feb345ba50/0/20 .functor OR 1, L_000001feb34b7790, L_000001feb34b7970, L_000001feb34b7a10, L_000001feb34b0990;
L_000001feb345ba50/0/24 .functor OR 1, L_000001feb34b0850, L_000001feb34b0d50, L_000001feb34b03f0, L_000001feb34b0f30;
L_000001feb345ba50/0/28 .functor OR 1, L_000001feb34b1a70, L_000001feb34b11b0, L_000001feb34b07b0, L_000001feb34b20b0;
L_000001feb345ba50/1/0 .functor OR 1, L_000001feb345ba50/0/0, L_000001feb345ba50/0/4, L_000001feb345ba50/0/8, L_000001feb345ba50/0/12;
L_000001feb345ba50/1/4 .functor OR 1, L_000001feb345ba50/0/16, L_000001feb345ba50/0/20, L_000001feb345ba50/0/24, L_000001feb345ba50/0/28;
L_000001feb345ba50 .functor NOR 1, L_000001feb345ba50/1/0, L_000001feb345ba50/1/4, C4<0>, C4<0>;
v000001feb33fe780_0 .net *"_ivl_0", 0 0, L_000001feb345c540;  1 drivers
v000001feb33ff860_0 .net *"_ivl_101", 0 0, L_000001feb34b76f0;  1 drivers
v000001feb3400120_0 .net *"_ivl_102", 0 0, L_000001feb345ca80;  1 drivers
v000001feb33fe460_0 .net *"_ivl_105", 0 0, L_000001feb34b5a30;  1 drivers
v000001feb33ff220_0 .net *"_ivl_107", 0 0, L_000001feb34b6cf0;  1 drivers
v000001feb33ff9a0_0 .net *"_ivl_108", 0 0, L_000001feb345b890;  1 drivers
v000001feb33fff40_0 .net *"_ivl_11", 0 0, L_000001feb343eb10;  1 drivers
v000001feb33febe0_0 .net *"_ivl_111", 0 0, L_000001feb34b4f90;  1 drivers
v000001feb33fe500_0 .net *"_ivl_113", 0 0, L_000001feb34b6070;  1 drivers
v000001feb3400080_0 .net *"_ivl_114", 0 0, L_000001feb345caf0;  1 drivers
v000001feb33ff0e0_0 .net *"_ivl_117", 0 0, L_000001feb34b73d0;  1 drivers
v000001feb33ff4a0_0 .net *"_ivl_119", 0 0, L_000001feb34b58f0;  1 drivers
v000001feb33fe320_0 .net *"_ivl_12", 0 0, L_000001feb345c930;  1 drivers
v000001feb33fe6e0_0 .net *"_ivl_120", 0 0, L_000001feb345cb60;  1 drivers
v000001feb34001c0_0 .net *"_ivl_123", 0 0, L_000001feb34b6110;  1 drivers
v000001feb34006c0_0 .net *"_ivl_125", 0 0, L_000001feb34b70b0;  1 drivers
v000001feb33fe960_0 .net *"_ivl_126", 0 0, L_000001feb345cee0;  1 drivers
v000001feb3400300_0 .net *"_ivl_129", 0 0, L_000001feb34b7470;  1 drivers
v000001feb33ff720_0 .net *"_ivl_131", 0 0, L_000001feb34b61b0;  1 drivers
v000001feb33ff2c0_0 .net *"_ivl_132", 0 0, L_000001feb345bf90;  1 drivers
v000001feb33ff680_0 .net *"_ivl_135", 0 0, L_000001feb34b7150;  1 drivers
v000001feb3400260_0 .net *"_ivl_137", 0 0, L_000001feb34b6250;  1 drivers
v000001feb33ff360_0 .net *"_ivl_138", 0 0, L_000001feb345bd60;  1 drivers
v000001feb33fef00_0 .net *"_ivl_141", 0 0, L_000001feb34b5990;  1 drivers
v000001feb33ff5e0_0 .net *"_ivl_143", 0 0, L_000001feb34b64d0;  1 drivers
v000001feb33fea00_0 .net *"_ivl_144", 0 0, L_000001feb345cbd0;  1 drivers
v000001feb3400440_0 .net *"_ivl_147", 0 0, L_000001feb34b69d0;  1 drivers
v000001feb33ffa40_0 .net *"_ivl_149", 0 0, L_000001feb34b6a70;  1 drivers
v000001feb3400760_0 .net *"_ivl_15", 0 0, L_000001feb343ed90;  1 drivers
v000001feb33ffb80_0 .net *"_ivl_150", 0 0, L_000001feb345cf50;  1 drivers
v000001feb33ffc20_0 .net *"_ivl_153", 0 0, L_000001feb34b5030;  1 drivers
v000001feb34004e0_0 .net *"_ivl_155", 0 0, L_000001feb34b6b10;  1 drivers
v000001feb3400800_0 .net *"_ivl_156", 0 0, L_000001feb345b430;  1 drivers
v000001feb33feaa0_0 .net *"_ivl_159", 0 0, L_000001feb34b71f0;  1 drivers
v000001feb33fe0a0_0 .net *"_ivl_161", 0 0, L_000001feb34b5670;  1 drivers
v000001feb33ff400_0 .net *"_ivl_162", 0 0, L_000001feb345b4a0;  1 drivers
v000001feb33fe820_0 .net *"_ivl_165", 0 0, L_000001feb34b6bb0;  1 drivers
v000001feb33feb40_0 .net *"_ivl_167", 0 0, L_000001feb34b62f0;  1 drivers
v000001feb33fec80_0 .net *"_ivl_168", 0 0, L_000001feb345b510;  1 drivers
v000001feb33fed20_0 .net *"_ivl_17", 0 0, L_000001feb343ec50;  1 drivers
v000001feb33ffcc0_0 .net *"_ivl_171", 0 0, L_000001feb34b5ad0;  1 drivers
v000001feb33ffd60_0 .net *"_ivl_173", 0 0, L_000001feb34b6570;  1 drivers
v000001feb3400580_0 .net *"_ivl_174", 0 0, L_000001feb345b660;  1 drivers
v000001feb33fedc0_0 .net *"_ivl_177", 0 0, L_000001feb34b50d0;  1 drivers
v000001feb33fe140_0 .net *"_ivl_179", 0 0, L_000001feb34b6390;  1 drivers
v000001feb33ff540_0 .net *"_ivl_18", 0 0, L_000001feb345cc40;  1 drivers
v000001feb33ffe00_0 .net *"_ivl_180", 0 0, L_000001feb345bba0;  1 drivers
v000001feb33fe1e0_0 .net *"_ivl_183", 0 0, L_000001feb34b5170;  1 drivers
v000001feb33fe280_0 .net *"_ivl_185", 0 0, L_000001feb34b6430;  1 drivers
v000001feb34009e0_0 .net *"_ivl_186", 0 0, L_000001feb345b970;  1 drivers
v000001feb34013e0_0 .net *"_ivl_190", 0 0, L_000001feb34b52b0;  1 drivers
v000001feb3401660_0 .net *"_ivl_192", 0 0, L_000001feb34b5cb0;  1 drivers
v000001feb3401160_0 .net *"_ivl_194", 0 0, L_000001feb34b6c50;  1 drivers
v000001feb3401de0_0 .net *"_ivl_196", 0 0, L_000001feb34b66b0;  1 drivers
v000001feb3401b60_0 .net *"_ivl_198", 0 0, L_000001feb34b6d90;  1 drivers
v000001feb3401ca0_0 .net *"_ivl_200", 0 0, L_000001feb34b5350;  1 drivers
v000001feb3400d00_0 .net *"_ivl_202", 0 0, L_000001feb34b6e30;  1 drivers
v000001feb3400b20_0 .net *"_ivl_204", 0 0, L_000001feb34b5710;  1 drivers
v000001feb3401a20_0 .net *"_ivl_206", 0 0, L_000001feb34b7330;  1 drivers
v000001feb3401d40_0 .net *"_ivl_208", 0 0, L_000001feb34b7510;  1 drivers
v000001feb3401700_0 .net *"_ivl_21", 0 0, L_000001feb343e250;  1 drivers
v000001feb3400bc0_0 .net *"_ivl_210", 0 0, L_000001feb34b53f0;  1 drivers
v000001feb3401e80_0 .net *"_ivl_212", 0 0, L_000001feb34b5490;  1 drivers
v000001feb34015c0_0 .net *"_ivl_214", 0 0, L_000001feb34b5530;  1 drivers
v000001feb3401200_0 .net *"_ivl_216", 0 0, L_000001feb34b7ab0;  1 drivers
v000001feb3401520_0 .net *"_ivl_218", 0 0, L_000001feb34b7b50;  1 drivers
v000001feb3401c00_0 .net *"_ivl_220", 0 0, L_000001feb34b7d30;  1 drivers
v000001feb34012a0_0 .net *"_ivl_222", 0 0, L_000001feb34b7bf0;  1 drivers
v000001feb34010c0_0 .net *"_ivl_224", 0 0, L_000001feb34b7c90;  1 drivers
v000001feb3401480_0 .net *"_ivl_226", 0 0, L_000001feb34b78d0;  1 drivers
v000001feb3400da0_0 .net *"_ivl_228", 0 0, L_000001feb34b7830;  1 drivers
v000001feb3401340_0 .net *"_ivl_23", 0 0, L_000001feb343ecf0;  1 drivers
v000001feb3401ac0_0 .net *"_ivl_230", 0 0, L_000001feb34b7e70;  1 drivers
v000001feb34017a0_0 .net *"_ivl_232", 0 0, L_000001feb34b7dd0;  1 drivers
v000001feb3401f20_0 .net *"_ivl_234", 0 0, L_000001feb34b7790;  1 drivers
v000001feb3401840_0 .net *"_ivl_236", 0 0, L_000001feb34b7970;  1 drivers
v000001feb34018e0_0 .net *"_ivl_238", 0 0, L_000001feb34b7a10;  1 drivers
v000001feb34008a0_0 .net *"_ivl_24", 0 0, L_000001feb345c700;  1 drivers
v000001feb3400940_0 .net *"_ivl_240", 0 0, L_000001feb34b0990;  1 drivers
v000001feb3400c60_0 .net *"_ivl_242", 0 0, L_000001feb34b0850;  1 drivers
v000001feb3400a80_0 .net *"_ivl_244", 0 0, L_000001feb34b0d50;  1 drivers
v000001feb3400e40_0 .net *"_ivl_246", 0 0, L_000001feb34b03f0;  1 drivers
v000001feb3400ee0_0 .net *"_ivl_248", 0 0, L_000001feb34b0f30;  1 drivers
v000001feb3401980_0 .net *"_ivl_250", 0 0, L_000001feb34b1a70;  1 drivers
v000001feb3400f80_0 .net *"_ivl_252", 0 0, L_000001feb34b11b0;  1 drivers
v000001feb3401020_0 .net *"_ivl_254", 0 0, L_000001feb34b07b0;  1 drivers
v000001feb3323040_0 .net *"_ivl_256", 0 0, L_000001feb34b20b0;  1 drivers
v000001feb34026f0_0 .net *"_ivl_27", 0 0, L_000001feb343e2f0;  1 drivers
v000001feb34043b0_0 .net *"_ivl_29", 0 0, L_000001feb343e390;  1 drivers
v000001feb34028d0_0 .net *"_ivl_3", 0 0, L_000001feb343ebb0;  1 drivers
v000001feb34044f0_0 .net *"_ivl_30", 0 0, L_000001feb345c770;  1 drivers
v000001feb3402fb0_0 .net *"_ivl_33", 0 0, L_000001feb343ee30;  1 drivers
v000001feb34039b0_0 .net *"_ivl_35", 0 0, L_000001feb343ef70;  1 drivers
v000001feb34023d0_0 .net *"_ivl_36", 0 0, L_000001feb345bdd0;  1 drivers
v000001feb3402790_0 .net *"_ivl_39", 0 0, L_000001feb34b6f70;  1 drivers
v000001feb34035f0_0 .net *"_ivl_41", 0 0, L_000001feb34b6750;  1 drivers
v000001feb3403a50_0 .net *"_ivl_42", 0 0, L_000001feb345c7e0;  1 drivers
v000001feb34037d0_0 .net *"_ivl_45", 0 0, L_000001feb34b75b0;  1 drivers
v000001feb3404450_0 .net *"_ivl_47", 0 0, L_000001feb34b6ed0;  1 drivers
v000001feb3403050_0 .net *"_ivl_48", 0 0, L_000001feb345c000;  1 drivers
v000001feb3404590_0 .net *"_ivl_5", 0 0, L_000001feb343e1b0;  1 drivers
v000001feb3404630_0 .net *"_ivl_51", 0 0, L_000001feb34b5e90;  1 drivers
v000001feb3403eb0_0 .net *"_ivl_53", 0 0, L_000001feb34b67f0;  1 drivers
v000001feb3403af0_0 .net *"_ivl_54", 0 0, L_000001feb345b5f0;  1 drivers
v000001feb3404130_0 .net *"_ivl_57", 0 0, L_000001feb34b7290;  1 drivers
v000001feb34046d0_0 .net *"_ivl_59", 0 0, L_000001feb34b5d50;  1 drivers
v000001feb3403c30_0 .net *"_ivl_6", 0 0, L_000001feb345c5b0;  1 drivers
v000001feb34041d0_0 .net *"_ivl_60", 0 0, L_000001feb345ce70;  1 drivers
v000001feb34030f0_0 .net *"_ivl_63", 0 0, L_000001feb34b7650;  1 drivers
v000001feb3404770_0 .net *"_ivl_65", 0 0, L_000001feb34b5c10;  1 drivers
v000001feb3403910_0 .net *"_ivl_66", 0 0, L_000001feb345c850;  1 drivers
v000001feb3403690_0 .net *"_ivl_69", 0 0, L_000001feb34b7010;  1 drivers
v000001feb3403ff0_0 .net *"_ivl_71", 0 0, L_000001feb34b5df0;  1 drivers
v000001feb3403190_0 .net *"_ivl_72", 0 0, L_000001feb345c8c0;  1 drivers
v000001feb34034b0_0 .net *"_ivl_75", 0 0, L_000001feb34b5f30;  1 drivers
v000001feb3402330_0 .net *"_ivl_77", 0 0, L_000001feb34b6610;  1 drivers
v000001feb3402830_0 .net *"_ivl_78", 0 0, L_000001feb345ca10;  1 drivers
v000001feb3404270_0 .net *"_ivl_81", 0 0, L_000001feb34b5fd0;  1 drivers
v000001feb3404810_0 .net *"_ivl_83", 0 0, L_000001feb34b6930;  1 drivers
v000001feb3402970_0 .net *"_ivl_84", 0 0, L_000001feb345bf20;  1 drivers
v000001feb3402290_0 .net *"_ivl_87", 0 0, L_000001feb34b5210;  1 drivers
v000001feb3402470_0 .net *"_ivl_89", 0 0, L_000001feb34b55d0;  1 drivers
v000001feb3402a10_0 .net *"_ivl_9", 0 0, L_000001feb343f290;  1 drivers
v000001feb3403550_0 .net *"_ivl_90", 0 0, L_000001feb345b9e0;  1 drivers
v000001feb3403b90_0 .net *"_ivl_93", 0 0, L_000001feb34b6890;  1 drivers
v000001feb3403230_0 .net *"_ivl_95", 0 0, L_000001feb34b57b0;  1 drivers
v000001feb3403cd0_0 .net *"_ivl_96", 0 0, L_000001feb345b6d0;  1 drivers
v000001feb34020b0_0 .net *"_ivl_99", 0 0, L_000001feb34b5850;  1 drivers
v000001feb3403d70_0 .net "a", 31 0, v000001feb34110a0_0;  alias, 1 drivers
v000001feb3402ab0_0 .net "b", 31 0, v000001feb3410f60_0;  alias, 1 drivers
v000001feb3403e10_0 .net "out", 0 0, L_000001feb345ba50;  alias, 1 drivers
v000001feb3402b50_0 .net "temp", 31 0, L_000001feb34b5b70;  1 drivers
L_000001feb343ebb0 .part v000001feb34110a0_0, 0, 1;
L_000001feb343e1b0 .part v000001feb3410f60_0, 0, 1;
L_000001feb343f290 .part v000001feb34110a0_0, 1, 1;
L_000001feb343eb10 .part v000001feb3410f60_0, 1, 1;
L_000001feb343ed90 .part v000001feb34110a0_0, 2, 1;
L_000001feb343ec50 .part v000001feb3410f60_0, 2, 1;
L_000001feb343e250 .part v000001feb34110a0_0, 3, 1;
L_000001feb343ecf0 .part v000001feb3410f60_0, 3, 1;
L_000001feb343e2f0 .part v000001feb34110a0_0, 4, 1;
L_000001feb343e390 .part v000001feb3410f60_0, 4, 1;
L_000001feb343ee30 .part v000001feb34110a0_0, 5, 1;
L_000001feb343ef70 .part v000001feb3410f60_0, 5, 1;
L_000001feb34b6f70 .part v000001feb34110a0_0, 6, 1;
L_000001feb34b6750 .part v000001feb3410f60_0, 6, 1;
L_000001feb34b75b0 .part v000001feb34110a0_0, 7, 1;
L_000001feb34b6ed0 .part v000001feb3410f60_0, 7, 1;
L_000001feb34b5e90 .part v000001feb34110a0_0, 8, 1;
L_000001feb34b67f0 .part v000001feb3410f60_0, 8, 1;
L_000001feb34b7290 .part v000001feb34110a0_0, 9, 1;
L_000001feb34b5d50 .part v000001feb3410f60_0, 9, 1;
L_000001feb34b7650 .part v000001feb34110a0_0, 10, 1;
L_000001feb34b5c10 .part v000001feb3410f60_0, 10, 1;
L_000001feb34b7010 .part v000001feb34110a0_0, 11, 1;
L_000001feb34b5df0 .part v000001feb3410f60_0, 11, 1;
L_000001feb34b5f30 .part v000001feb34110a0_0, 12, 1;
L_000001feb34b6610 .part v000001feb3410f60_0, 12, 1;
L_000001feb34b5fd0 .part v000001feb34110a0_0, 13, 1;
L_000001feb34b6930 .part v000001feb3410f60_0, 13, 1;
L_000001feb34b5210 .part v000001feb34110a0_0, 14, 1;
L_000001feb34b55d0 .part v000001feb3410f60_0, 14, 1;
L_000001feb34b6890 .part v000001feb34110a0_0, 15, 1;
L_000001feb34b57b0 .part v000001feb3410f60_0, 15, 1;
L_000001feb34b5850 .part v000001feb34110a0_0, 16, 1;
L_000001feb34b76f0 .part v000001feb3410f60_0, 16, 1;
L_000001feb34b5a30 .part v000001feb34110a0_0, 17, 1;
L_000001feb34b6cf0 .part v000001feb3410f60_0, 17, 1;
L_000001feb34b4f90 .part v000001feb34110a0_0, 18, 1;
L_000001feb34b6070 .part v000001feb3410f60_0, 18, 1;
L_000001feb34b73d0 .part v000001feb34110a0_0, 19, 1;
L_000001feb34b58f0 .part v000001feb3410f60_0, 19, 1;
L_000001feb34b6110 .part v000001feb34110a0_0, 20, 1;
L_000001feb34b70b0 .part v000001feb3410f60_0, 20, 1;
L_000001feb34b7470 .part v000001feb34110a0_0, 21, 1;
L_000001feb34b61b0 .part v000001feb3410f60_0, 21, 1;
L_000001feb34b7150 .part v000001feb34110a0_0, 22, 1;
L_000001feb34b6250 .part v000001feb3410f60_0, 22, 1;
L_000001feb34b5990 .part v000001feb34110a0_0, 23, 1;
L_000001feb34b64d0 .part v000001feb3410f60_0, 23, 1;
L_000001feb34b69d0 .part v000001feb34110a0_0, 24, 1;
L_000001feb34b6a70 .part v000001feb3410f60_0, 24, 1;
L_000001feb34b5030 .part v000001feb34110a0_0, 25, 1;
L_000001feb34b6b10 .part v000001feb3410f60_0, 25, 1;
L_000001feb34b71f0 .part v000001feb34110a0_0, 26, 1;
L_000001feb34b5670 .part v000001feb3410f60_0, 26, 1;
L_000001feb34b6bb0 .part v000001feb34110a0_0, 27, 1;
L_000001feb34b62f0 .part v000001feb3410f60_0, 27, 1;
L_000001feb34b5ad0 .part v000001feb34110a0_0, 28, 1;
L_000001feb34b6570 .part v000001feb3410f60_0, 28, 1;
L_000001feb34b50d0 .part v000001feb34110a0_0, 29, 1;
L_000001feb34b6390 .part v000001feb3410f60_0, 29, 1;
L_000001feb34b5170 .part v000001feb34110a0_0, 30, 1;
L_000001feb34b6430 .part v000001feb3410f60_0, 30, 1;
LS_000001feb34b5b70_0_0 .concat8 [ 1 1 1 1], L_000001feb345c540, L_000001feb345c5b0, L_000001feb345c930, L_000001feb345cc40;
LS_000001feb34b5b70_0_4 .concat8 [ 1 1 1 1], L_000001feb345c700, L_000001feb345c770, L_000001feb345bdd0, L_000001feb345c7e0;
LS_000001feb34b5b70_0_8 .concat8 [ 1 1 1 1], L_000001feb345c000, L_000001feb345b5f0, L_000001feb345ce70, L_000001feb345c850;
LS_000001feb34b5b70_0_12 .concat8 [ 1 1 1 1], L_000001feb345c8c0, L_000001feb345ca10, L_000001feb345bf20, L_000001feb345b9e0;
LS_000001feb34b5b70_0_16 .concat8 [ 1 1 1 1], L_000001feb345b6d0, L_000001feb345ca80, L_000001feb345b890, L_000001feb345caf0;
LS_000001feb34b5b70_0_20 .concat8 [ 1 1 1 1], L_000001feb345cb60, L_000001feb345cee0, L_000001feb345bf90, L_000001feb345bd60;
LS_000001feb34b5b70_0_24 .concat8 [ 1 1 1 1], L_000001feb345cbd0, L_000001feb345cf50, L_000001feb345b430, L_000001feb345b4a0;
LS_000001feb34b5b70_0_28 .concat8 [ 1 1 1 1], L_000001feb345b510, L_000001feb345b660, L_000001feb345bba0, L_000001feb345b970;
LS_000001feb34b5b70_1_0 .concat8 [ 4 4 4 4], LS_000001feb34b5b70_0_0, LS_000001feb34b5b70_0_4, LS_000001feb34b5b70_0_8, LS_000001feb34b5b70_0_12;
LS_000001feb34b5b70_1_4 .concat8 [ 4 4 4 4], LS_000001feb34b5b70_0_16, LS_000001feb34b5b70_0_20, LS_000001feb34b5b70_0_24, LS_000001feb34b5b70_0_28;
L_000001feb34b5b70 .concat8 [ 16 16 0 0], LS_000001feb34b5b70_1_0, LS_000001feb34b5b70_1_4;
L_000001feb34b52b0 .part v000001feb34110a0_0, 31, 1;
L_000001feb34b5cb0 .part v000001feb3410f60_0, 31, 1;
L_000001feb34b6c50 .part L_000001feb34b5b70, 0, 1;
L_000001feb34b66b0 .part L_000001feb34b5b70, 1, 1;
L_000001feb34b6d90 .part L_000001feb34b5b70, 2, 1;
L_000001feb34b5350 .part L_000001feb34b5b70, 3, 1;
L_000001feb34b6e30 .part L_000001feb34b5b70, 4, 1;
L_000001feb34b5710 .part L_000001feb34b5b70, 5, 1;
L_000001feb34b7330 .part L_000001feb34b5b70, 6, 1;
L_000001feb34b7510 .part L_000001feb34b5b70, 7, 1;
L_000001feb34b53f0 .part L_000001feb34b5b70, 8, 1;
L_000001feb34b5490 .part L_000001feb34b5b70, 9, 1;
L_000001feb34b5530 .part L_000001feb34b5b70, 10, 1;
L_000001feb34b7ab0 .part L_000001feb34b5b70, 11, 1;
L_000001feb34b7b50 .part L_000001feb34b5b70, 12, 1;
L_000001feb34b7d30 .part L_000001feb34b5b70, 13, 1;
L_000001feb34b7bf0 .part L_000001feb34b5b70, 14, 1;
L_000001feb34b7c90 .part L_000001feb34b5b70, 15, 1;
L_000001feb34b78d0 .part L_000001feb34b5b70, 16, 1;
L_000001feb34b7830 .part L_000001feb34b5b70, 17, 1;
L_000001feb34b7e70 .part L_000001feb34b5b70, 18, 1;
L_000001feb34b7dd0 .part L_000001feb34b5b70, 19, 1;
L_000001feb34b7790 .part L_000001feb34b5b70, 20, 1;
L_000001feb34b7970 .part L_000001feb34b5b70, 21, 1;
L_000001feb34b7a10 .part L_000001feb34b5b70, 22, 1;
L_000001feb34b0990 .part L_000001feb34b5b70, 23, 1;
L_000001feb34b0850 .part L_000001feb34b5b70, 24, 1;
L_000001feb34b0d50 .part L_000001feb34b5b70, 25, 1;
L_000001feb34b03f0 .part L_000001feb34b5b70, 26, 1;
L_000001feb34b0f30 .part L_000001feb34b5b70, 27, 1;
L_000001feb34b1a70 .part L_000001feb34b5b70, 28, 1;
L_000001feb34b11b0 .part L_000001feb34b5b70, 29, 1;
L_000001feb34b07b0 .part L_000001feb34b5b70, 30, 1;
L_000001feb34b20b0 .part L_000001feb34b5b70, 31, 1;
S_000001feb3210390 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001feb31c9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001feb339b1e0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001feb345c4d0 .functor NOT 1, L_000001feb343f3d0, C4<0>, C4<0>, C4<0>;
v000001feb3403410_0 .net "A", 31 0, v000001feb34110a0_0;  alias, 1 drivers
v000001feb34025b0_0 .net "ALUOP", 3 0, v000001feb3403370_0;  alias, 1 drivers
v000001feb3404090_0 .net "B", 31 0, v000001feb3410f60_0;  alias, 1 drivers
v000001feb3402d30_0 .var "CF", 0 0;
v000001feb3402650_0 .net "ZF", 0 0, L_000001feb345c4d0;  alias, 1 drivers
v000001feb3402dd0_0 .net *"_ivl_1", 0 0, L_000001feb343f3d0;  1 drivers
v000001feb3403730_0 .var "res", 31 0;
E_000001feb339ab60 .event anyedge, v000001feb34025b0_0, v000001feb3403d70_0, v000001feb3402ab0_0, v000001feb3402d30_0;
L_000001feb343f3d0 .reduce/or v000001feb3403730_0;
S_000001feb320d960 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001feb31c9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001feb33b8de0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb33b8e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb33b8e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb33b8e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb33b8ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb33b8ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb33b8f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb33b8f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb33b8fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb33b8fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb33b9010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb33b9048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb33b9080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb33b90b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb33b90f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb33b9128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb33b9160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb33b9198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb33b91d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb33b9208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb33b9240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb33b9278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb33b92b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb33b92e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb33b9320 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb3403370_0 .var "ALU_OP", 3 0;
v000001feb3402e70_0 .net "opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
E_000001feb339afe0 .event anyedge, v000001feb330e6e0_0;
S_000001feb33b9360 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001feb340f0c0_0 .net "EX1_forward_to_B", 31 0, v000001feb340ef80_0;  alias, 1 drivers
v000001feb340f2a0_0 .net "EX_PFC", 31 0, v000001feb340ec60_0;  alias, 1 drivers
v000001feb340dcc0_0 .net "EX_PFC_to_IF", 31 0, L_000001feb343f1f0;  alias, 1 drivers
v000001feb340f200_0 .net "alu_selA", 1 0, L_000001feb34396b0;  alias, 1 drivers
v000001feb340d9a0_0 .net "alu_selB", 1 0, L_000001feb343ac90;  alias, 1 drivers
v000001feb340ffc0_0 .net "ex_haz", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb340e1c0_0 .net "id_haz", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb340fd40_0 .net "is_jr", 0 0, v000001feb340dd60_0;  alias, 1 drivers
v000001feb340f160_0 .net "mem_haz", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb340f480_0 .net "oper1", 31 0, L_000001feb3446eb0;  alias, 1 drivers
v000001feb340f7a0_0 .net "oper2", 31 0, L_000001feb345c620;  alias, 1 drivers
v000001feb340fde0_0 .net "pc", 31 0, v000001feb340e260_0;  alias, 1 drivers
v000001feb340fca0_0 .net "rs1", 31 0, v000001feb340e760_0;  alias, 1 drivers
v000001feb340f340_0 .net "rs2_in", 31 0, v000001feb340e940_0;  alias, 1 drivers
v000001feb340f3e0_0 .net "rs2_out", 31 0, L_000001feb345c460;  alias, 1 drivers
v000001feb340f520_0 .net "store_rs2_forward", 1 0, L_000001feb343b2d0;  alias, 1 drivers
L_000001feb343f1f0 .functor MUXZ 32, v000001feb340ec60_0, L_000001feb3446eb0, v000001feb340dd60_0, C4<>;
S_000001feb320daf0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001feb33b9360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001feb339aa60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001feb3446970 .functor NOT 1, L_000001feb343f510, C4<0>, C4<0>, C4<0>;
L_000001feb34469e0 .functor NOT 1, L_000001feb343f830, C4<0>, C4<0>, C4<0>;
L_000001feb3446b30 .functor NOT 1, L_000001feb343f330, C4<0>, C4<0>, C4<0>;
L_000001feb3446c10 .functor NOT 1, L_000001feb343e430, C4<0>, C4<0>, C4<0>;
L_000001feb3445080 .functor AND 32, L_000001feb3446900, v000001feb340e760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb34451d0 .functor AND 32, L_000001feb3446a50, L_000001feb34c1ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445240 .functor OR 32, L_000001feb3445080, L_000001feb34451d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb3446c80 .functor AND 32, L_000001feb3446ba0, v000001feb3400620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3446cf0 .functor OR 32, L_000001feb3445240, L_000001feb3446c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb3446f90 .functor AND 32, L_000001feb3445160, L_000001feb3440410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3446eb0 .functor OR 32, L_000001feb3446cf0, L_000001feb3446f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb3405e90_0 .net *"_ivl_1", 0 0, L_000001feb343f510;  1 drivers
v000001feb34048b0_0 .net *"_ivl_13", 0 0, L_000001feb343f330;  1 drivers
v000001feb3405030_0 .net *"_ivl_14", 0 0, L_000001feb3446b30;  1 drivers
v000001feb3404950_0 .net *"_ivl_19", 0 0, L_000001feb343f970;  1 drivers
v000001feb3404a90_0 .net *"_ivl_2", 0 0, L_000001feb3446970;  1 drivers
v000001feb34087e0_0 .net *"_ivl_23", 0 0, L_000001feb34404b0;  1 drivers
v000001feb34082e0_0 .net *"_ivl_27", 0 0, L_000001feb343e430;  1 drivers
v000001feb3407fc0_0 .net *"_ivl_28", 0 0, L_000001feb3446c10;  1 drivers
v000001feb3409820_0 .net *"_ivl_33", 0 0, L_000001feb343e4d0;  1 drivers
v000001feb3409f00_0 .net *"_ivl_37", 0 0, L_000001feb343fbf0;  1 drivers
v000001feb3409140_0 .net *"_ivl_40", 31 0, L_000001feb3445080;  1 drivers
v000001feb3409be0_0 .net *"_ivl_42", 31 0, L_000001feb34451d0;  1 drivers
v000001feb3409280_0 .net *"_ivl_44", 31 0, L_000001feb3445240;  1 drivers
v000001feb3409fa0_0 .net *"_ivl_46", 31 0, L_000001feb3446c80;  1 drivers
v000001feb3408ec0_0 .net *"_ivl_48", 31 0, L_000001feb3446cf0;  1 drivers
v000001feb3409460_0 .net *"_ivl_50", 31 0, L_000001feb3446f90;  1 drivers
v000001feb3409960_0 .net *"_ivl_7", 0 0, L_000001feb343f830;  1 drivers
v000001feb3408ba0_0 .net *"_ivl_8", 0 0, L_000001feb34469e0;  1 drivers
v000001feb34089c0_0 .net "ina", 31 0, v000001feb340e760_0;  alias, 1 drivers
v000001feb34091e0_0 .net "inb", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb3409500_0 .net "inc", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb3409780_0 .net "ind", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb3409d20_0 .net "out", 31 0, L_000001feb3446eb0;  alias, 1 drivers
v000001feb3409c80_0 .net "s0", 31 0, L_000001feb3446900;  1 drivers
v000001feb3409320_0 .net "s1", 31 0, L_000001feb3446a50;  1 drivers
v000001feb34093c0_0 .net "s2", 31 0, L_000001feb3446ba0;  1 drivers
v000001feb34095a0_0 .net "s3", 31 0, L_000001feb3445160;  1 drivers
v000001feb34096e0_0 .net "sel", 1 0, L_000001feb34396b0;  alias, 1 drivers
L_000001feb343f510 .part L_000001feb34396b0, 1, 1;
LS_000001feb3440690_0_0 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_4 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_8 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_12 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_16 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_20 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_24 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_0_28 .concat [ 1 1 1 1], L_000001feb3446970, L_000001feb3446970, L_000001feb3446970, L_000001feb3446970;
LS_000001feb3440690_1_0 .concat [ 4 4 4 4], LS_000001feb3440690_0_0, LS_000001feb3440690_0_4, LS_000001feb3440690_0_8, LS_000001feb3440690_0_12;
LS_000001feb3440690_1_4 .concat [ 4 4 4 4], LS_000001feb3440690_0_16, LS_000001feb3440690_0_20, LS_000001feb3440690_0_24, LS_000001feb3440690_0_28;
L_000001feb3440690 .concat [ 16 16 0 0], LS_000001feb3440690_1_0, LS_000001feb3440690_1_4;
L_000001feb343f830 .part L_000001feb34396b0, 0, 1;
LS_000001feb343f8d0_0_0 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_4 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_8 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_12 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_16 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_20 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_24 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_0_28 .concat [ 1 1 1 1], L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0, L_000001feb34469e0;
LS_000001feb343f8d0_1_0 .concat [ 4 4 4 4], LS_000001feb343f8d0_0_0, LS_000001feb343f8d0_0_4, LS_000001feb343f8d0_0_8, LS_000001feb343f8d0_0_12;
LS_000001feb343f8d0_1_4 .concat [ 4 4 4 4], LS_000001feb343f8d0_0_16, LS_000001feb343f8d0_0_20, LS_000001feb343f8d0_0_24, LS_000001feb343f8d0_0_28;
L_000001feb343f8d0 .concat [ 16 16 0 0], LS_000001feb343f8d0_1_0, LS_000001feb343f8d0_1_4;
L_000001feb343f330 .part L_000001feb34396b0, 1, 1;
LS_000001feb3440730_0_0 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_4 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_8 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_12 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_16 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_20 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_24 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_0_28 .concat [ 1 1 1 1], L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30, L_000001feb3446b30;
LS_000001feb3440730_1_0 .concat [ 4 4 4 4], LS_000001feb3440730_0_0, LS_000001feb3440730_0_4, LS_000001feb3440730_0_8, LS_000001feb3440730_0_12;
LS_000001feb3440730_1_4 .concat [ 4 4 4 4], LS_000001feb3440730_0_16, LS_000001feb3440730_0_20, LS_000001feb3440730_0_24, LS_000001feb3440730_0_28;
L_000001feb3440730 .concat [ 16 16 0 0], LS_000001feb3440730_1_0, LS_000001feb3440730_1_4;
L_000001feb343f970 .part L_000001feb34396b0, 0, 1;
LS_000001feb343ffb0_0_0 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_4 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_8 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_12 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_16 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_20 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_24 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_0_28 .concat [ 1 1 1 1], L_000001feb343f970, L_000001feb343f970, L_000001feb343f970, L_000001feb343f970;
LS_000001feb343ffb0_1_0 .concat [ 4 4 4 4], LS_000001feb343ffb0_0_0, LS_000001feb343ffb0_0_4, LS_000001feb343ffb0_0_8, LS_000001feb343ffb0_0_12;
LS_000001feb343ffb0_1_4 .concat [ 4 4 4 4], LS_000001feb343ffb0_0_16, LS_000001feb343ffb0_0_20, LS_000001feb343ffb0_0_24, LS_000001feb343ffb0_0_28;
L_000001feb343ffb0 .concat [ 16 16 0 0], LS_000001feb343ffb0_1_0, LS_000001feb343ffb0_1_4;
L_000001feb34404b0 .part L_000001feb34396b0, 1, 1;
LS_000001feb3440550_0_0 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_4 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_8 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_12 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_16 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_20 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_24 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_0_28 .concat [ 1 1 1 1], L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0, L_000001feb34404b0;
LS_000001feb3440550_1_0 .concat [ 4 4 4 4], LS_000001feb3440550_0_0, LS_000001feb3440550_0_4, LS_000001feb3440550_0_8, LS_000001feb3440550_0_12;
LS_000001feb3440550_1_4 .concat [ 4 4 4 4], LS_000001feb3440550_0_16, LS_000001feb3440550_0_20, LS_000001feb3440550_0_24, LS_000001feb3440550_0_28;
L_000001feb3440550 .concat [ 16 16 0 0], LS_000001feb3440550_1_0, LS_000001feb3440550_1_4;
L_000001feb343e430 .part L_000001feb34396b0, 0, 1;
LS_000001feb343ff10_0_0 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_4 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_8 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_12 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_16 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_20 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_24 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_0_28 .concat [ 1 1 1 1], L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10, L_000001feb3446c10;
LS_000001feb343ff10_1_0 .concat [ 4 4 4 4], LS_000001feb343ff10_0_0, LS_000001feb343ff10_0_4, LS_000001feb343ff10_0_8, LS_000001feb343ff10_0_12;
LS_000001feb343ff10_1_4 .concat [ 4 4 4 4], LS_000001feb343ff10_0_16, LS_000001feb343ff10_0_20, LS_000001feb343ff10_0_24, LS_000001feb343ff10_0_28;
L_000001feb343ff10 .concat [ 16 16 0 0], LS_000001feb343ff10_1_0, LS_000001feb343ff10_1_4;
L_000001feb343e4d0 .part L_000001feb34396b0, 1, 1;
LS_000001feb343f5b0_0_0 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_4 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_8 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_12 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_16 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_20 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_24 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_0_28 .concat [ 1 1 1 1], L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0, L_000001feb343e4d0;
LS_000001feb343f5b0_1_0 .concat [ 4 4 4 4], LS_000001feb343f5b0_0_0, LS_000001feb343f5b0_0_4, LS_000001feb343f5b0_0_8, LS_000001feb343f5b0_0_12;
LS_000001feb343f5b0_1_4 .concat [ 4 4 4 4], LS_000001feb343f5b0_0_16, LS_000001feb343f5b0_0_20, LS_000001feb343f5b0_0_24, LS_000001feb343f5b0_0_28;
L_000001feb343f5b0 .concat [ 16 16 0 0], LS_000001feb343f5b0_1_0, LS_000001feb343f5b0_1_4;
L_000001feb343fbf0 .part L_000001feb34396b0, 0, 1;
LS_000001feb343fa10_0_0 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_4 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_8 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_12 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_16 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_20 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_24 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_0_28 .concat [ 1 1 1 1], L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0, L_000001feb343fbf0;
LS_000001feb343fa10_1_0 .concat [ 4 4 4 4], LS_000001feb343fa10_0_0, LS_000001feb343fa10_0_4, LS_000001feb343fa10_0_8, LS_000001feb343fa10_0_12;
LS_000001feb343fa10_1_4 .concat [ 4 4 4 4], LS_000001feb343fa10_0_16, LS_000001feb343fa10_0_20, LS_000001feb343fa10_0_24, LS_000001feb343fa10_0_28;
L_000001feb343fa10 .concat [ 16 16 0 0], LS_000001feb343fa10_1_0, LS_000001feb343fa10_1_4;
S_000001feb31c82c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001feb320daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3446900 .functor AND 32, L_000001feb3440690, L_000001feb343f8d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3405530_0 .net "in1", 31 0, L_000001feb3440690;  1 drivers
v000001feb3405d50_0 .net "in2", 31 0, L_000001feb343f8d0;  1 drivers
v000001feb3405710_0 .net "out", 31 0, L_000001feb3446900;  alias, 1 drivers
S_000001feb31c8450 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001feb320daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3446a50 .functor AND 32, L_000001feb3440730, L_000001feb343ffb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3405210_0 .net "in1", 31 0, L_000001feb3440730;  1 drivers
v000001feb3405350_0 .net "in2", 31 0, L_000001feb343ffb0;  1 drivers
v000001feb3405a30_0 .net "out", 31 0, L_000001feb3446a50;  alias, 1 drivers
S_000001feb3200a00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001feb320daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3446ba0 .functor AND 32, L_000001feb3440550, L_000001feb343ff10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3405c10_0 .net "in1", 31 0, L_000001feb3440550;  1 drivers
v000001feb3404d10_0 .net "in2", 31 0, L_000001feb343ff10;  1 drivers
v000001feb3404e50_0 .net "out", 31 0, L_000001feb3446ba0;  alias, 1 drivers
S_000001feb34068c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001feb320daf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3445160 .functor AND 32, L_000001feb343f5b0, L_000001feb343fa10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3405f30_0 .net "in1", 31 0, L_000001feb343f5b0;  1 drivers
v000001feb3404f90_0 .net "in2", 31 0, L_000001feb343fa10;  1 drivers
v000001feb34050d0_0 .net "out", 31 0, L_000001feb3445160;  alias, 1 drivers
S_000001feb34076d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001feb33b9360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001feb339af60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001feb3446f20 .functor NOT 1, L_000001feb34400f0, C4<0>, C4<0>, C4<0>;
L_000001feb3446d60 .functor NOT 1, L_000001feb343f010, C4<0>, C4<0>, C4<0>;
L_000001feb337e140 .functor NOT 1, L_000001feb343f790, C4<0>, C4<0>, C4<0>;
L_000001feb345c230 .functor NOT 1, L_000001feb343f650, C4<0>, C4<0>, C4<0>;
L_000001feb345cd90 .functor AND 32, L_000001feb3446e40, v000001feb340ef80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c1c0 .functor AND 32, L_000001feb3446dd0, L_000001feb34c1ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c9a0 .functor OR 32, L_000001feb345cd90, L_000001feb345c1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb345cd20 .functor AND 32, L_000001feb345b740, v000001feb3400620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c310 .functor OR 32, L_000001feb345c9a0, L_000001feb345cd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb345c070 .functor AND 32, L_000001feb345c2a0, L_000001feb3440410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c620 .functor OR 32, L_000001feb345c310, L_000001feb345c070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb3409e60_0 .net *"_ivl_1", 0 0, L_000001feb34400f0;  1 drivers
v000001feb340a040_0 .net *"_ivl_13", 0 0, L_000001feb343f790;  1 drivers
v000001feb3409000_0 .net *"_ivl_14", 0 0, L_000001feb337e140;  1 drivers
v000001feb3408ce0_0 .net *"_ivl_19", 0 0, L_000001feb343fab0;  1 drivers
v000001feb3407c00_0 .net *"_ivl_2", 0 0, L_000001feb3446f20;  1 drivers
v000001feb3407980_0 .net *"_ivl_23", 0 0, L_000001feb343f470;  1 drivers
v000001feb3407a20_0 .net *"_ivl_27", 0 0, L_000001feb343f650;  1 drivers
v000001feb3407ac0_0 .net *"_ivl_28", 0 0, L_000001feb345c230;  1 drivers
v000001feb3407d40_0 .net *"_ivl_33", 0 0, L_000001feb343f6f0;  1 drivers
v000001feb3408a60_0 .net *"_ivl_37", 0 0, L_000001feb343fc90;  1 drivers
v000001feb3407de0_0 .net *"_ivl_40", 31 0, L_000001feb345cd90;  1 drivers
v000001feb3408100_0 .net *"_ivl_42", 31 0, L_000001feb345c1c0;  1 drivers
v000001feb3408b00_0 .net *"_ivl_44", 31 0, L_000001feb345c9a0;  1 drivers
v000001feb3408380_0 .net *"_ivl_46", 31 0, L_000001feb345cd20;  1 drivers
v000001feb3408c40_0 .net *"_ivl_48", 31 0, L_000001feb345c310;  1 drivers
v000001feb3408600_0 .net *"_ivl_50", 31 0, L_000001feb345c070;  1 drivers
v000001feb34081a0_0 .net *"_ivl_7", 0 0, L_000001feb343f010;  1 drivers
v000001feb3408240_0 .net *"_ivl_8", 0 0, L_000001feb3446d60;  1 drivers
v000001feb3407e80_0 .net "ina", 31 0, v000001feb340ef80_0;  alias, 1 drivers
v000001feb3408d80_0 .net "inb", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb3407f20_0 .net "inc", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb3408420_0 .net "ind", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb34090a0_0 .net "out", 31 0, L_000001feb345c620;  alias, 1 drivers
v000001feb34084c0_0 .net "s0", 31 0, L_000001feb3446e40;  1 drivers
v000001feb3408560_0 .net "s1", 31 0, L_000001feb3446dd0;  1 drivers
v000001feb34086a0_0 .net "s2", 31 0, L_000001feb345b740;  1 drivers
v000001feb3408740_0 .net "s3", 31 0, L_000001feb345c2a0;  1 drivers
v000001feb3408880_0 .net "sel", 1 0, L_000001feb343ac90;  alias, 1 drivers
L_000001feb34400f0 .part L_000001feb343ac90, 1, 1;
LS_000001feb343e570_0_0 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_4 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_8 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_12 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_16 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_20 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_24 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_0_28 .concat [ 1 1 1 1], L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20, L_000001feb3446f20;
LS_000001feb343e570_1_0 .concat [ 4 4 4 4], LS_000001feb343e570_0_0, LS_000001feb343e570_0_4, LS_000001feb343e570_0_8, LS_000001feb343e570_0_12;
LS_000001feb343e570_1_4 .concat [ 4 4 4 4], LS_000001feb343e570_0_16, LS_000001feb343e570_0_20, LS_000001feb343e570_0_24, LS_000001feb343e570_0_28;
L_000001feb343e570 .concat [ 16 16 0 0], LS_000001feb343e570_1_0, LS_000001feb343e570_1_4;
L_000001feb343f010 .part L_000001feb343ac90, 0, 1;
LS_000001feb343e7f0_0_0 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_4 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_8 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_12 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_16 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_20 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_24 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_0_28 .concat [ 1 1 1 1], L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60, L_000001feb3446d60;
LS_000001feb343e7f0_1_0 .concat [ 4 4 4 4], LS_000001feb343e7f0_0_0, LS_000001feb343e7f0_0_4, LS_000001feb343e7f0_0_8, LS_000001feb343e7f0_0_12;
LS_000001feb343e7f0_1_4 .concat [ 4 4 4 4], LS_000001feb343e7f0_0_16, LS_000001feb343e7f0_0_20, LS_000001feb343e7f0_0_24, LS_000001feb343e7f0_0_28;
L_000001feb343e7f0 .concat [ 16 16 0 0], LS_000001feb343e7f0_1_0, LS_000001feb343e7f0_1_4;
L_000001feb343f790 .part L_000001feb343ac90, 1, 1;
LS_000001feb343e890_0_0 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_4 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_8 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_12 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_16 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_20 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_24 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_0_28 .concat [ 1 1 1 1], L_000001feb337e140, L_000001feb337e140, L_000001feb337e140, L_000001feb337e140;
LS_000001feb343e890_1_0 .concat [ 4 4 4 4], LS_000001feb343e890_0_0, LS_000001feb343e890_0_4, LS_000001feb343e890_0_8, LS_000001feb343e890_0_12;
LS_000001feb343e890_1_4 .concat [ 4 4 4 4], LS_000001feb343e890_0_16, LS_000001feb343e890_0_20, LS_000001feb343e890_0_24, LS_000001feb343e890_0_28;
L_000001feb343e890 .concat [ 16 16 0 0], LS_000001feb343e890_1_0, LS_000001feb343e890_1_4;
L_000001feb343fab0 .part L_000001feb343ac90, 0, 1;
LS_000001feb343e070_0_0 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_4 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_8 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_12 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_16 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_20 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_24 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_0_28 .concat [ 1 1 1 1], L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0, L_000001feb343fab0;
LS_000001feb343e070_1_0 .concat [ 4 4 4 4], LS_000001feb343e070_0_0, LS_000001feb343e070_0_4, LS_000001feb343e070_0_8, LS_000001feb343e070_0_12;
LS_000001feb343e070_1_4 .concat [ 4 4 4 4], LS_000001feb343e070_0_16, LS_000001feb343e070_0_20, LS_000001feb343e070_0_24, LS_000001feb343e070_0_28;
L_000001feb343e070 .concat [ 16 16 0 0], LS_000001feb343e070_1_0, LS_000001feb343e070_1_4;
L_000001feb343f470 .part L_000001feb343ac90, 1, 1;
LS_000001feb343e750_0_0 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_4 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_8 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_12 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_16 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_20 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_24 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_0_28 .concat [ 1 1 1 1], L_000001feb343f470, L_000001feb343f470, L_000001feb343f470, L_000001feb343f470;
LS_000001feb343e750_1_0 .concat [ 4 4 4 4], LS_000001feb343e750_0_0, LS_000001feb343e750_0_4, LS_000001feb343e750_0_8, LS_000001feb343e750_0_12;
LS_000001feb343e750_1_4 .concat [ 4 4 4 4], LS_000001feb343e750_0_16, LS_000001feb343e750_0_20, LS_000001feb343e750_0_24, LS_000001feb343e750_0_28;
L_000001feb343e750 .concat [ 16 16 0 0], LS_000001feb343e750_1_0, LS_000001feb343e750_1_4;
L_000001feb343f650 .part L_000001feb343ac90, 0, 1;
LS_000001feb343f0b0_0_0 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_4 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_8 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_12 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_16 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_20 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_24 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_0_28 .concat [ 1 1 1 1], L_000001feb345c230, L_000001feb345c230, L_000001feb345c230, L_000001feb345c230;
LS_000001feb343f0b0_1_0 .concat [ 4 4 4 4], LS_000001feb343f0b0_0_0, LS_000001feb343f0b0_0_4, LS_000001feb343f0b0_0_8, LS_000001feb343f0b0_0_12;
LS_000001feb343f0b0_1_4 .concat [ 4 4 4 4], LS_000001feb343f0b0_0_16, LS_000001feb343f0b0_0_20, LS_000001feb343f0b0_0_24, LS_000001feb343f0b0_0_28;
L_000001feb343f0b0 .concat [ 16 16 0 0], LS_000001feb343f0b0_1_0, LS_000001feb343f0b0_1_4;
L_000001feb343f6f0 .part L_000001feb343ac90, 1, 1;
LS_000001feb343e930_0_0 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_4 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_8 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_12 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_16 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_20 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_24 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_0_28 .concat [ 1 1 1 1], L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0, L_000001feb343f6f0;
LS_000001feb343e930_1_0 .concat [ 4 4 4 4], LS_000001feb343e930_0_0, LS_000001feb343e930_0_4, LS_000001feb343e930_0_8, LS_000001feb343e930_0_12;
LS_000001feb343e930_1_4 .concat [ 4 4 4 4], LS_000001feb343e930_0_16, LS_000001feb343e930_0_20, LS_000001feb343e930_0_24, LS_000001feb343e930_0_28;
L_000001feb343e930 .concat [ 16 16 0 0], LS_000001feb343e930_1_0, LS_000001feb343e930_1_4;
L_000001feb343fc90 .part L_000001feb343ac90, 0, 1;
LS_000001feb34402d0_0_0 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_4 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_8 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_12 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_16 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_20 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_24 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_0_28 .concat [ 1 1 1 1], L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90, L_000001feb343fc90;
LS_000001feb34402d0_1_0 .concat [ 4 4 4 4], LS_000001feb34402d0_0_0, LS_000001feb34402d0_0_4, LS_000001feb34402d0_0_8, LS_000001feb34402d0_0_12;
LS_000001feb34402d0_1_4 .concat [ 4 4 4 4], LS_000001feb34402d0_0_16, LS_000001feb34402d0_0_20, LS_000001feb34402d0_0_24, LS_000001feb34402d0_0_28;
L_000001feb34402d0 .concat [ 16 16 0 0], LS_000001feb34402d0_1_0, LS_000001feb34402d0_1_4;
S_000001feb3407220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001feb34076d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3446e40 .functor AND 32, L_000001feb343e570, L_000001feb343e7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb34098c0_0 .net "in1", 31 0, L_000001feb343e570;  1 drivers
v000001feb3409640_0 .net "in2", 31 0, L_000001feb343e7f0;  1 drivers
v000001feb3407ca0_0 .net "out", 31 0, L_000001feb3446e40;  alias, 1 drivers
S_000001feb3406a50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001feb34076d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb3446dd0 .functor AND 32, L_000001feb343e890, L_000001feb343e070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3408060_0 .net "in1", 31 0, L_000001feb343e890;  1 drivers
v000001feb34078e0_0 .net "in2", 31 0, L_000001feb343e070;  1 drivers
v000001feb3409a00_0 .net "out", 31 0, L_000001feb3446dd0;  alias, 1 drivers
S_000001feb3406f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001feb34076d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345b740 .functor AND 32, L_000001feb343e750, L_000001feb343f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3408e20_0 .net "in1", 31 0, L_000001feb343e750;  1 drivers
v000001feb3409aa0_0 .net "in2", 31 0, L_000001feb343f0b0;  1 drivers
v000001feb3409b40_0 .net "out", 31 0, L_000001feb345b740;  alias, 1 drivers
S_000001feb34073b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001feb34076d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345c2a0 .functor AND 32, L_000001feb343e930, L_000001feb34402d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3408f60_0 .net "in1", 31 0, L_000001feb343e930;  1 drivers
v000001feb3409dc0_0 .net "in2", 31 0, L_000001feb34402d0;  1 drivers
v000001feb3407b60_0 .net "out", 31 0, L_000001feb345c2a0;  alias, 1 drivers
S_000001feb3406d70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001feb33b9360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001feb339b660 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001feb345b7b0 .functor NOT 1, L_000001feb34407d0, C4<0>, C4<0>, C4<0>;
L_000001feb345b820 .functor NOT 1, L_000001feb34405f0, C4<0>, C4<0>, C4<0>;
L_000001feb345b580 .functor NOT 1, L_000001feb343e9d0, C4<0>, C4<0>, C4<0>;
L_000001feb345c380 .functor NOT 1, L_000001feb343ea70, C4<0>, C4<0>, C4<0>;
L_000001feb345ce00 .functor AND 32, L_000001feb345bc80, v000001feb340e940_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c0e0 .functor AND 32, L_000001feb345cfc0, L_000001feb34c1ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345bcf0 .functor OR 32, L_000001feb345ce00, L_000001feb345c0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb345c3f0 .functor AND 32, L_000001feb345c150, v000001feb3400620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345be40 .functor OR 32, L_000001feb345bcf0, L_000001feb345c3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb345b900 .functor AND 32, L_000001feb345ccb0, L_000001feb3440410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345c460 .functor OR 32, L_000001feb345be40, L_000001feb345b900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb340a5e0_0 .net *"_ivl_1", 0 0, L_000001feb34407d0;  1 drivers
v000001feb340b300_0 .net *"_ivl_13", 0 0, L_000001feb343e9d0;  1 drivers
v000001feb340b3a0_0 .net *"_ivl_14", 0 0, L_000001feb345b580;  1 drivers
v000001feb340afe0_0 .net *"_ivl_19", 0 0, L_000001feb343fe70;  1 drivers
v000001feb340a400_0 .net *"_ivl_2", 0 0, L_000001feb345b7b0;  1 drivers
v000001feb340b440_0 .net *"_ivl_23", 0 0, L_000001feb3440190;  1 drivers
v000001feb340b120_0 .net *"_ivl_27", 0 0, L_000001feb343ea70;  1 drivers
v000001feb340b4e0_0 .net *"_ivl_28", 0 0, L_000001feb345c380;  1 drivers
v000001feb340a680_0 .net *"_ivl_33", 0 0, L_000001feb343e610;  1 drivers
v000001feb340a540_0 .net *"_ivl_37", 0 0, L_000001feb343e110;  1 drivers
v000001feb340b580_0 .net *"_ivl_40", 31 0, L_000001feb345ce00;  1 drivers
v000001feb340aa40_0 .net *"_ivl_42", 31 0, L_000001feb345c0e0;  1 drivers
v000001feb340b620_0 .net *"_ivl_44", 31 0, L_000001feb345bcf0;  1 drivers
v000001feb340ae00_0 .net *"_ivl_46", 31 0, L_000001feb345c3f0;  1 drivers
v000001feb340a4a0_0 .net *"_ivl_48", 31 0, L_000001feb345be40;  1 drivers
v000001feb340ad60_0 .net *"_ivl_50", 31 0, L_000001feb345b900;  1 drivers
v000001feb340b6c0_0 .net *"_ivl_7", 0 0, L_000001feb34405f0;  1 drivers
v000001feb340a7c0_0 .net *"_ivl_8", 0 0, L_000001feb345b820;  1 drivers
v000001feb340a860_0 .net "ina", 31 0, v000001feb340e940_0;  alias, 1 drivers
v000001feb340ab80_0 .net "inb", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb340b760_0 .net "inc", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb340a0e0_0 .net "ind", 31 0, L_000001feb3440410;  alias, 1 drivers
v000001feb340a180_0 .net "out", 31 0, L_000001feb345c460;  alias, 1 drivers
v000001feb340a220_0 .net "s0", 31 0, L_000001feb345bc80;  1 drivers
v000001feb340aae0_0 .net "s1", 31 0, L_000001feb345cfc0;  1 drivers
v000001feb340ac20_0 .net "s2", 31 0, L_000001feb345c150;  1 drivers
v000001feb340df40_0 .net "s3", 31 0, L_000001feb345ccb0;  1 drivers
v000001feb340fac0_0 .net "sel", 1 0, L_000001feb343b2d0;  alias, 1 drivers
L_000001feb34407d0 .part L_000001feb343b2d0, 1, 1;
LS_000001feb343fb50_0_0 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_4 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_8 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_12 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_16 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_20 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_24 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_0_28 .concat [ 1 1 1 1], L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0, L_000001feb345b7b0;
LS_000001feb343fb50_1_0 .concat [ 4 4 4 4], LS_000001feb343fb50_0_0, LS_000001feb343fb50_0_4, LS_000001feb343fb50_0_8, LS_000001feb343fb50_0_12;
LS_000001feb343fb50_1_4 .concat [ 4 4 4 4], LS_000001feb343fb50_0_16, LS_000001feb343fb50_0_20, LS_000001feb343fb50_0_24, LS_000001feb343fb50_0_28;
L_000001feb343fb50 .concat [ 16 16 0 0], LS_000001feb343fb50_1_0, LS_000001feb343fb50_1_4;
L_000001feb34405f0 .part L_000001feb343b2d0, 0, 1;
LS_000001feb343fd30_0_0 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_4 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_8 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_12 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_16 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_20 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_24 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_0_28 .concat [ 1 1 1 1], L_000001feb345b820, L_000001feb345b820, L_000001feb345b820, L_000001feb345b820;
LS_000001feb343fd30_1_0 .concat [ 4 4 4 4], LS_000001feb343fd30_0_0, LS_000001feb343fd30_0_4, LS_000001feb343fd30_0_8, LS_000001feb343fd30_0_12;
LS_000001feb343fd30_1_4 .concat [ 4 4 4 4], LS_000001feb343fd30_0_16, LS_000001feb343fd30_0_20, LS_000001feb343fd30_0_24, LS_000001feb343fd30_0_28;
L_000001feb343fd30 .concat [ 16 16 0 0], LS_000001feb343fd30_1_0, LS_000001feb343fd30_1_4;
L_000001feb343e9d0 .part L_000001feb343b2d0, 1, 1;
LS_000001feb343fdd0_0_0 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_4 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_8 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_12 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_16 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_20 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_24 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_0_28 .concat [ 1 1 1 1], L_000001feb345b580, L_000001feb345b580, L_000001feb345b580, L_000001feb345b580;
LS_000001feb343fdd0_1_0 .concat [ 4 4 4 4], LS_000001feb343fdd0_0_0, LS_000001feb343fdd0_0_4, LS_000001feb343fdd0_0_8, LS_000001feb343fdd0_0_12;
LS_000001feb343fdd0_1_4 .concat [ 4 4 4 4], LS_000001feb343fdd0_0_16, LS_000001feb343fdd0_0_20, LS_000001feb343fdd0_0_24, LS_000001feb343fdd0_0_28;
L_000001feb343fdd0 .concat [ 16 16 0 0], LS_000001feb343fdd0_1_0, LS_000001feb343fdd0_1_4;
L_000001feb343fe70 .part L_000001feb343b2d0, 0, 1;
LS_000001feb3440050_0_0 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_4 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_8 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_12 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_16 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_20 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_24 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_0_28 .concat [ 1 1 1 1], L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70, L_000001feb343fe70;
LS_000001feb3440050_1_0 .concat [ 4 4 4 4], LS_000001feb3440050_0_0, LS_000001feb3440050_0_4, LS_000001feb3440050_0_8, LS_000001feb3440050_0_12;
LS_000001feb3440050_1_4 .concat [ 4 4 4 4], LS_000001feb3440050_0_16, LS_000001feb3440050_0_20, LS_000001feb3440050_0_24, LS_000001feb3440050_0_28;
L_000001feb3440050 .concat [ 16 16 0 0], LS_000001feb3440050_1_0, LS_000001feb3440050_1_4;
L_000001feb3440190 .part L_000001feb343b2d0, 1, 1;
LS_000001feb343eed0_0_0 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_4 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_8 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_12 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_16 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_20 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_24 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_0_28 .concat [ 1 1 1 1], L_000001feb3440190, L_000001feb3440190, L_000001feb3440190, L_000001feb3440190;
LS_000001feb343eed0_1_0 .concat [ 4 4 4 4], LS_000001feb343eed0_0_0, LS_000001feb343eed0_0_4, LS_000001feb343eed0_0_8, LS_000001feb343eed0_0_12;
LS_000001feb343eed0_1_4 .concat [ 4 4 4 4], LS_000001feb343eed0_0_16, LS_000001feb343eed0_0_20, LS_000001feb343eed0_0_24, LS_000001feb343eed0_0_28;
L_000001feb343eed0 .concat [ 16 16 0 0], LS_000001feb343eed0_1_0, LS_000001feb343eed0_1_4;
L_000001feb343ea70 .part L_000001feb343b2d0, 0, 1;
LS_000001feb3440230_0_0 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_4 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_8 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_12 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_16 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_20 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_24 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_0_28 .concat [ 1 1 1 1], L_000001feb345c380, L_000001feb345c380, L_000001feb345c380, L_000001feb345c380;
LS_000001feb3440230_1_0 .concat [ 4 4 4 4], LS_000001feb3440230_0_0, LS_000001feb3440230_0_4, LS_000001feb3440230_0_8, LS_000001feb3440230_0_12;
LS_000001feb3440230_1_4 .concat [ 4 4 4 4], LS_000001feb3440230_0_16, LS_000001feb3440230_0_20, LS_000001feb3440230_0_24, LS_000001feb3440230_0_28;
L_000001feb3440230 .concat [ 16 16 0 0], LS_000001feb3440230_1_0, LS_000001feb3440230_1_4;
L_000001feb343e610 .part L_000001feb343b2d0, 1, 1;
LS_000001feb343e6b0_0_0 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_4 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_8 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_12 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_16 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_20 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_24 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_0_28 .concat [ 1 1 1 1], L_000001feb343e610, L_000001feb343e610, L_000001feb343e610, L_000001feb343e610;
LS_000001feb343e6b0_1_0 .concat [ 4 4 4 4], LS_000001feb343e6b0_0_0, LS_000001feb343e6b0_0_4, LS_000001feb343e6b0_0_8, LS_000001feb343e6b0_0_12;
LS_000001feb343e6b0_1_4 .concat [ 4 4 4 4], LS_000001feb343e6b0_0_16, LS_000001feb343e6b0_0_20, LS_000001feb343e6b0_0_24, LS_000001feb343e6b0_0_28;
L_000001feb343e6b0 .concat [ 16 16 0 0], LS_000001feb343e6b0_1_0, LS_000001feb343e6b0_1_4;
L_000001feb343e110 .part L_000001feb343b2d0, 0, 1;
LS_000001feb343f150_0_0 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_4 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_8 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_12 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_16 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_20 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_24 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_0_28 .concat [ 1 1 1 1], L_000001feb343e110, L_000001feb343e110, L_000001feb343e110, L_000001feb343e110;
LS_000001feb343f150_1_0 .concat [ 4 4 4 4], LS_000001feb343f150_0_0, LS_000001feb343f150_0_4, LS_000001feb343f150_0_8, LS_000001feb343f150_0_12;
LS_000001feb343f150_1_4 .concat [ 4 4 4 4], LS_000001feb343f150_0_16, LS_000001feb343f150_0_20, LS_000001feb343f150_0_24, LS_000001feb343f150_0_28;
L_000001feb343f150 .concat [ 16 16 0 0], LS_000001feb343f150_1_0, LS_000001feb343f150_1_4;
S_000001feb3406be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001feb3406d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345bc80 .functor AND 32, L_000001feb343fb50, L_000001feb343fd30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb3408920_0 .net "in1", 31 0, L_000001feb343fb50;  1 drivers
v000001feb340af40_0 .net "in2", 31 0, L_000001feb343fd30;  1 drivers
v000001feb340aea0_0 .net "out", 31 0, L_000001feb345bc80;  alias, 1 drivers
S_000001feb3407090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001feb3406d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345cfc0 .functor AND 32, L_000001feb343fdd0, L_000001feb3440050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb340acc0_0 .net "in1", 31 0, L_000001feb343fdd0;  1 drivers
v000001feb340a900_0 .net "in2", 31 0, L_000001feb3440050;  1 drivers
v000001feb340a720_0 .net "out", 31 0, L_000001feb345cfc0;  alias, 1 drivers
S_000001feb3407540 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001feb3406d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345c150 .functor AND 32, L_000001feb343eed0, L_000001feb3440230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb340b260_0 .net "in1", 31 0, L_000001feb343eed0;  1 drivers
v000001feb340a2c0_0 .net "in2", 31 0, L_000001feb3440230;  1 drivers
v000001feb340a9a0_0 .net "out", 31 0, L_000001feb345c150;  alias, 1 drivers
S_000001feb340c880 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001feb3406d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001feb345ccb0 .functor AND 32, L_000001feb343e6b0, L_000001feb343f150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001feb340b080_0 .net "in1", 31 0, L_000001feb343e6b0;  1 drivers
v000001feb340a360_0 .net "in2", 31 0, L_000001feb343f150;  1 drivers
v000001feb340b1c0_0 .net "out", 31 0, L_000001feb345ccb0;  alias, 1 drivers
S_000001feb340c560 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001feb34118b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb34118e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb3411920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb3411958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb3411990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb34119c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb3411a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb3411a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb3411a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb3411aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb3411ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb3411b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb3411b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb3411b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb3411bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb3411bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb3411c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb3411c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb3411ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb3411cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb3411d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb3411d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb3411d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb3411db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb3411df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb340e260_0 .var "EX1_PC", 31 0;
v000001feb340ec60_0 .var "EX1_PFC", 31 0;
v000001feb340ef80_0 .var "EX1_forward_to_B", 31 0;
v000001feb340fa20_0 .var "EX1_is_beq", 0 0;
v000001feb340ee40_0 .var "EX1_is_bne", 0 0;
v000001feb340e120_0 .var "EX1_is_jal", 0 0;
v000001feb340dd60_0 .var "EX1_is_jr", 0 0;
v000001feb340dae0_0 .var "EX1_is_oper2_immed", 0 0;
v000001feb340ea80_0 .var "EX1_memread", 0 0;
v000001feb340ff20_0 .var "EX1_memwrite", 0 0;
v000001feb340e800_0 .var "EX1_opcode", 11 0;
v000001feb340eee0_0 .var "EX1_predicted", 0 0;
v000001feb340f5c0_0 .var "EX1_rd_ind", 4 0;
v000001feb340e8a0_0 .var "EX1_rd_indzero", 0 0;
v000001feb340eb20_0 .var "EX1_regwrite", 0 0;
v000001feb340e760_0 .var "EX1_rs1", 31 0;
v000001feb340f020_0 .var "EX1_rs1_ind", 4 0;
v000001feb340e940_0 .var "EX1_rs2", 31 0;
v000001feb340fc00_0 .var "EX1_rs2_ind", 4 0;
v000001feb340e300_0 .net "FLUSH", 0 0, v000001feb3417440_0;  alias, 1 drivers
v000001feb340e9e0_0 .net "ID_PC", 31 0, v000001feb3416b80_0;  alias, 1 drivers
v000001feb340fe80_0 .net "ID_PFC_to_EX", 31 0, L_000001feb343bcd0;  alias, 1 drivers
v000001feb340f660_0 .net "ID_forward_to_B", 31 0, L_000001feb343c8b0;  alias, 1 drivers
v000001feb340ed00_0 .net "ID_is_beq", 0 0, L_000001feb343d2b0;  alias, 1 drivers
v000001feb340f700_0 .net "ID_is_bne", 0 0, L_000001feb343d350;  alias, 1 drivers
v000001feb340f840_0 .net "ID_is_jal", 0 0, L_000001feb343b910;  alias, 1 drivers
v000001feb340f8e0_0 .net "ID_is_jr", 0 0, L_000001feb343d530;  alias, 1 drivers
v000001feb340e3a0_0 .net "ID_is_oper2_immed", 0 0, L_000001feb3446040;  alias, 1 drivers
v000001feb340ebc0_0 .net "ID_memread", 0 0, L_000001feb343dfd0;  alias, 1 drivers
v000001feb340f980_0 .net "ID_memwrite", 0 0, L_000001feb343c270;  alias, 1 drivers
v000001feb340eda0_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
v000001feb340fb60_0 .net "ID_predicted", 0 0, v000001feb3417d00_0;  alias, 1 drivers
v000001feb3410060_0 .net "ID_rd_ind", 4 0, v000001feb342d280_0;  alias, 1 drivers
v000001feb340e440_0 .net "ID_rd_indzero", 0 0, L_000001feb343c630;  1 drivers
v000001feb340de00_0 .net "ID_regwrite", 0 0, L_000001feb343df30;  alias, 1 drivers
v000001feb340d900_0 .net "ID_rs1", 31 0, v000001feb341bd60_0;  alias, 1 drivers
v000001feb340e4e0_0 .net "ID_rs1_ind", 4 0, v000001feb342c920_0;  alias, 1 drivers
v000001feb340da40_0 .net "ID_rs2", 31 0, v000001feb341bc20_0;  alias, 1 drivers
v000001feb340db80_0 .net "ID_rs2_ind", 4 0, v000001feb342c240_0;  alias, 1 drivers
v000001feb340e580_0 .net "clk", 0 0, L_000001feb34467b0;  1 drivers
v000001feb340e620_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339a7e0 .event posedge, v000001feb33fffe0_0, v000001feb340e580_0;
S_000001feb340ba70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001feb3411e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb3411e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb3411ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb3411ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb3411f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb3411f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb3411f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb3411fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb3411ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb3412028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb3412060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb3412098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb34120d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb3412108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb3412140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb3412178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb34121b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb34121e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb3412220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb3412258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb3412290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb34122c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb3412300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb3412338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb3412370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb340dc20_0 .net "EX1_ALU_OPER1", 31 0, L_000001feb3446eb0;  alias, 1 drivers
v000001feb340dea0_0 .net "EX1_ALU_OPER2", 31 0, L_000001feb345c620;  alias, 1 drivers
v000001feb340dfe0_0 .net "EX1_PC", 31 0, v000001feb340e260_0;  alias, 1 drivers
v000001feb340e080_0 .net "EX1_PFC_to_IF", 31 0, L_000001feb343f1f0;  alias, 1 drivers
v000001feb340e6c0_0 .net "EX1_forward_to_B", 31 0, v000001feb340ef80_0;  alias, 1 drivers
v000001feb3410ec0_0 .net "EX1_is_beq", 0 0, v000001feb340fa20_0;  alias, 1 drivers
v000001feb3411000_0 .net "EX1_is_bne", 0 0, v000001feb340ee40_0;  alias, 1 drivers
v000001feb3410380_0 .net "EX1_is_jal", 0 0, v000001feb340e120_0;  alias, 1 drivers
v000001feb3411640_0 .net "EX1_is_jr", 0 0, v000001feb340dd60_0;  alias, 1 drivers
v000001feb34113c0_0 .net "EX1_is_oper2_immed", 0 0, v000001feb340dae0_0;  alias, 1 drivers
v000001feb34109c0_0 .net "EX1_memread", 0 0, v000001feb340ea80_0;  alias, 1 drivers
v000001feb3410a60_0 .net "EX1_memwrite", 0 0, v000001feb340ff20_0;  alias, 1 drivers
v000001feb3410560_0 .net "EX1_opcode", 11 0, v000001feb340e800_0;  alias, 1 drivers
v000001feb3411280_0 .net "EX1_predicted", 0 0, v000001feb340eee0_0;  alias, 1 drivers
v000001feb3410c40_0 .net "EX1_rd_ind", 4 0, v000001feb340f5c0_0;  alias, 1 drivers
v000001feb3410b00_0 .net "EX1_rd_indzero", 0 0, v000001feb340e8a0_0;  alias, 1 drivers
v000001feb3411500_0 .net "EX1_regwrite", 0 0, v000001feb340eb20_0;  alias, 1 drivers
v000001feb3410880_0 .net "EX1_rs1", 31 0, v000001feb340e760_0;  alias, 1 drivers
v000001feb3411320_0 .net "EX1_rs1_ind", 4 0, v000001feb340f020_0;  alias, 1 drivers
v000001feb3410600_0 .net "EX1_rs2_ind", 4 0, v000001feb340fc00_0;  alias, 1 drivers
v000001feb3411140_0 .net "EX1_rs2_out", 31 0, L_000001feb345c460;  alias, 1 drivers
v000001feb34110a0_0 .var "EX2_ALU_OPER1", 31 0;
v000001feb3410f60_0 .var "EX2_ALU_OPER2", 31 0;
v000001feb34115a0_0 .var "EX2_PC", 31 0;
v000001feb34111e0_0 .var "EX2_PFC_to_IF", 31 0;
v000001feb34116e0_0 .var "EX2_forward_to_B", 31 0;
v000001feb3410d80_0 .var "EX2_is_beq", 0 0;
v000001feb3411460_0 .var "EX2_is_bne", 0 0;
v000001feb3410920_0 .var "EX2_is_jal", 0 0;
v000001feb3411780_0 .var "EX2_is_jr", 0 0;
v000001feb3410ba0_0 .var "EX2_is_oper2_immed", 0 0;
v000001feb3410ce0_0 .var "EX2_memread", 0 0;
v000001feb34106a0_0 .var "EX2_memwrite", 0 0;
v000001feb3410100_0 .var "EX2_opcode", 11 0;
v000001feb34101a0_0 .var "EX2_predicted", 0 0;
v000001feb3410e20_0 .var "EX2_rd_ind", 4 0;
v000001feb3410420_0 .var "EX2_rd_indzero", 0 0;
v000001feb3410240_0 .var "EX2_regwrite", 0 0;
v000001feb34102e0_0 .var "EX2_rs1", 31 0;
v000001feb34104c0_0 .var "EX2_rs1_ind", 4 0;
v000001feb3410740_0 .var "EX2_rs2_ind", 4 0;
v000001feb34107e0_0 .var "EX2_rs2_out", 31 0;
v000001feb3419060_0 .net "FLUSH", 0 0, v000001feb3417580_0;  alias, 1 drivers
v000001feb3417ee0_0 .net "clk", 0 0, L_000001feb345c690;  1 drivers
v000001feb34185c0_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339b6e0 .event posedge, v000001feb33fffe0_0, v000001feb3417ee0_0;
S_000001feb340d1e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001feb341c3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb341c408 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb341c440 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb341c478 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb341c4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb341c4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb341c520 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb341c558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb341c590 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb341c5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb341c600 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb341c638 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb341c670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb341c6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb341c6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb341c718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb341c750 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb341c788 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb341c7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb341c7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb341c830 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb341c868 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb341c8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb341c8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb341c910 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001feb3445630 .functor OR 1, L_000001feb343d2b0, L_000001feb343d350, C4<0>, C4<0>;
L_000001feb3446120 .functor AND 1, L_000001feb3445630, L_000001feb3445cc0, C4<1>, C4<1>;
L_000001feb3446430 .functor OR 1, L_000001feb343d2b0, L_000001feb343d350, C4<0>, C4<0>;
L_000001feb3445940 .functor AND 1, L_000001feb3446430, L_000001feb3445cc0, C4<1>, C4<1>;
L_000001feb34455c0 .functor OR 1, L_000001feb343d2b0, L_000001feb343d350, C4<0>, C4<0>;
L_000001feb34452b0 .functor AND 1, L_000001feb34455c0, v000001feb3417d00_0, C4<1>, C4<1>;
v000001feb3414420_0 .net "EX1_memread", 0 0, v000001feb340ea80_0;  alias, 1 drivers
v000001feb3415500_0 .net "EX1_opcode", 11 0, v000001feb340e800_0;  alias, 1 drivers
v000001feb34155a0_0 .net "EX1_rd_ind", 4 0, v000001feb340f5c0_0;  alias, 1 drivers
v000001feb34144c0_0 .net "EX1_rd_indzero", 0 0, v000001feb340e8a0_0;  alias, 1 drivers
v000001feb34146a0_0 .net "EX2_memread", 0 0, v000001feb3410ce0_0;  alias, 1 drivers
v000001feb34162c0_0 .net "EX2_opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
v000001feb34167c0_0 .net "EX2_rd_ind", 4 0, v000001feb3410e20_0;  alias, 1 drivers
v000001feb3414ce0_0 .net "EX2_rd_indzero", 0 0, v000001feb3410420_0;  alias, 1 drivers
v000001feb3415960_0 .net "ID_EX1_flush", 0 0, v000001feb3417440_0;  alias, 1 drivers
v000001feb34153c0_0 .net "ID_EX2_flush", 0 0, v000001feb3417580_0;  alias, 1 drivers
v000001feb3416360_0 .net "ID_is_beq", 0 0, L_000001feb343d2b0;  alias, 1 drivers
v000001feb3416860_0 .net "ID_is_bne", 0 0, L_000001feb343d350;  alias, 1 drivers
v000001feb34156e0_0 .net "ID_is_j", 0 0, L_000001feb343bf50;  alias, 1 drivers
v000001feb3415dc0_0 .net "ID_is_jal", 0 0, L_000001feb343b910;  alias, 1 drivers
v000001feb3416ae0_0 .net "ID_is_jr", 0 0, L_000001feb343d530;  alias, 1 drivers
v000001feb3415640_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
v000001feb3415000_0 .net "ID_rs1_ind", 4 0, v000001feb342c920_0;  alias, 1 drivers
v000001feb3415aa0_0 .net "ID_rs2_ind", 4 0, v000001feb342c240_0;  alias, 1 drivers
v000001feb34147e0_0 .net "IF_ID_flush", 0 0, v000001feb341abe0_0;  alias, 1 drivers
v000001feb3416040_0 .net "IF_ID_write", 0 0, v000001feb341ac80_0;  alias, 1 drivers
v000001feb3415780_0 .net "PC_src", 2 0, L_000001feb343cf90;  alias, 1 drivers
v000001feb3415b40_0 .net "PFC_to_EX", 31 0, L_000001feb343bcd0;  alias, 1 drivers
v000001feb3416220_0 .net "PFC_to_IF", 31 0, L_000001feb343cbd0;  alias, 1 drivers
v000001feb3414f60_0 .net "WB_rd_ind", 4 0, v000001feb3427600_0;  alias, 1 drivers
v000001feb3414880_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  alias, 1 drivers
v000001feb3416900_0 .net *"_ivl_11", 0 0, L_000001feb3445940;  1 drivers
v000001feb3416400_0 .net *"_ivl_13", 9 0, L_000001feb343cb30;  1 drivers
v000001feb3415320_0 .net *"_ivl_15", 9 0, L_000001feb343c310;  1 drivers
v000001feb3415820_0 .net *"_ivl_16", 9 0, L_000001feb343d670;  1 drivers
v000001feb3414740_0 .net *"_ivl_19", 9 0, L_000001feb343d8f0;  1 drivers
v000001feb3414a60_0 .net *"_ivl_20", 9 0, L_000001feb343cc70;  1 drivers
v000001feb3416540_0 .net *"_ivl_25", 0 0, L_000001feb34455c0;  1 drivers
v000001feb3415a00_0 .net *"_ivl_27", 0 0, L_000001feb34452b0;  1 drivers
v000001feb3415e60_0 .net *"_ivl_29", 9 0, L_000001feb343bc30;  1 drivers
v000001feb3414920_0 .net *"_ivl_3", 0 0, L_000001feb3445630;  1 drivers
L_000001feb34601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001feb3414600_0 .net/2u *"_ivl_30", 9 0, L_000001feb34601f0;  1 drivers
v000001feb34149c0_0 .net *"_ivl_32", 9 0, L_000001feb343d5d0;  1 drivers
v000001feb3414d80_0 .net *"_ivl_35", 9 0, L_000001feb343d3f0;  1 drivers
v000001feb34158c0_0 .net *"_ivl_37", 9 0, L_000001feb343d170;  1 drivers
v000001feb3415f00_0 .net *"_ivl_38", 9 0, L_000001feb343c3b0;  1 drivers
v000001feb3415460_0 .net *"_ivl_40", 9 0, L_000001feb343c450;  1 drivers
L_000001feb3460238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3414ba0_0 .net/2s *"_ivl_45", 21 0, L_000001feb3460238;  1 drivers
L_000001feb3460280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3414b00_0 .net/2s *"_ivl_50", 21 0, L_000001feb3460280;  1 drivers
v000001feb3414ec0_0 .net *"_ivl_9", 0 0, L_000001feb3446430;  1 drivers
v000001feb3415be0_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb3414c40_0 .net "forward_to_B", 31 0, L_000001feb343c8b0;  alias, 1 drivers
v000001feb3415fa0_0 .net "imm", 31 0, v000001feb3419420_0;  1 drivers
v000001feb3415c80_0 .net "inst", 31 0, v000001feb3416a40_0;  alias, 1 drivers
v000001feb3414560_0 .net "is_branch_and_taken", 0 0, L_000001feb3446120;  alias, 1 drivers
v000001feb34150a0_0 .net "is_oper2_immed", 0 0, L_000001feb3446040;  alias, 1 drivers
v000001feb34160e0_0 .net "mem_read", 0 0, L_000001feb343dfd0;  alias, 1 drivers
v000001feb34165e0_0 .net "mem_write", 0 0, L_000001feb343c270;  alias, 1 drivers
v000001feb3414e20_0 .net "pc", 31 0, v000001feb3416b80_0;  alias, 1 drivers
v000001feb3415d20_0 .net "pc_write", 0 0, v000001feb341a960_0;  alias, 1 drivers
v000001feb34164a0_0 .net "predicted", 0 0, L_000001feb3445cc0;  1 drivers
v000001feb3415140_0 .net "predicted_to_EX", 0 0, v000001feb3417d00_0;  alias, 1 drivers
v000001feb34151e0_0 .net "reg_write", 0 0, L_000001feb343df30;  alias, 1 drivers
v000001feb3415280_0 .net "reg_write_from_wb", 0 0, v000001feb3428fa0_0;  alias, 1 drivers
v000001feb3416180_0 .net "rs1", 31 0, v000001feb341bd60_0;  alias, 1 drivers
v000001feb3416680_0 .net "rs2", 31 0, v000001feb341bc20_0;  alias, 1 drivers
v000001feb3416720_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
v000001feb34169a0_0 .net "wr_reg_data", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
L_000001feb343c8b0 .functor MUXZ 32, v000001feb341bc20_0, v000001feb3419420_0, L_000001feb3446040, C4<>;
L_000001feb343cb30 .part v000001feb3416b80_0, 0, 10;
L_000001feb343c310 .part v000001feb3416a40_0, 0, 10;
L_000001feb343d670 .arith/sum 10, L_000001feb343cb30, L_000001feb343c310;
L_000001feb343d8f0 .part v000001feb3416a40_0, 0, 10;
L_000001feb343cc70 .functor MUXZ 10, L_000001feb343d8f0, L_000001feb343d670, L_000001feb3445940, C4<>;
L_000001feb343bc30 .part v000001feb3416b80_0, 0, 10;
L_000001feb343d5d0 .arith/sum 10, L_000001feb343bc30, L_000001feb34601f0;
L_000001feb343d3f0 .part v000001feb3416b80_0, 0, 10;
L_000001feb343d170 .part v000001feb3416a40_0, 0, 10;
L_000001feb343c3b0 .arith/sum 10, L_000001feb343d3f0, L_000001feb343d170;
L_000001feb343c450 .functor MUXZ 10, L_000001feb343c3b0, L_000001feb343d5d0, L_000001feb34452b0, C4<>;
L_000001feb343cbd0 .concat8 [ 10 22 0 0], L_000001feb343cc70, L_000001feb3460238;
L_000001feb343bcd0 .concat8 [ 10 22 0 0], L_000001feb343c450, L_000001feb3460280;
S_000001feb340d500 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001feb340d1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001feb341c950 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb341c988 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb341c9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb341c9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb341ca30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb341ca68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb341caa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb341cad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb341cb10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb341cb48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb341cb80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb341cbb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb341cbf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb341cc28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb341cc60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb341cc98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb341ccd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb341cd08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb341cd40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb341cd78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb341cdb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb341cde8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb341ce20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb341ce58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb341ce90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001feb3445d30 .functor OR 1, L_000001feb3445cc0, L_000001feb343beb0, C4<0>, C4<0>;
L_000001feb3446820 .functor OR 1, L_000001feb3445d30, L_000001feb343ce50, C4<0>, C4<0>;
v000001feb34187a0_0 .net "EX1_opcode", 11 0, v000001feb340e800_0;  alias, 1 drivers
v000001feb3416fe0_0 .net "EX2_opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
v000001feb3418200_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
v000001feb34174e0_0 .net "PC_src", 2 0, L_000001feb343cf90;  alias, 1 drivers
v000001feb3418840_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  alias, 1 drivers
L_000001feb34603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001feb3418700_0 .net/2u *"_ivl_0", 2 0, L_000001feb34603e8;  1 drivers
v000001feb3416cc0_0 .net *"_ivl_10", 0 0, L_000001feb343bd70;  1 drivers
L_000001feb3460508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001feb34188e0_0 .net/2u *"_ivl_12", 2 0, L_000001feb3460508;  1 drivers
L_000001feb3460550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001feb34180c0_0 .net/2u *"_ivl_14", 11 0, L_000001feb3460550;  1 drivers
v000001feb3419240_0 .net *"_ivl_16", 0 0, L_000001feb343beb0;  1 drivers
v000001feb3418480_0 .net *"_ivl_19", 0 0, L_000001feb3445d30;  1 drivers
L_000001feb3460430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001feb3418340_0 .net/2u *"_ivl_2", 11 0, L_000001feb3460430;  1 drivers
L_000001feb3460598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001feb3417080_0 .net/2u *"_ivl_20", 11 0, L_000001feb3460598;  1 drivers
v000001feb3416ea0_0 .net *"_ivl_22", 0 0, L_000001feb343ce50;  1 drivers
v000001feb3418ac0_0 .net *"_ivl_25", 0 0, L_000001feb3446820;  1 drivers
L_000001feb34605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001feb34192e0_0 .net/2u *"_ivl_26", 2 0, L_000001feb34605e0;  1 drivers
L_000001feb3460628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001feb3418980_0 .net/2u *"_ivl_28", 2 0, L_000001feb3460628;  1 drivers
v000001feb3417da0_0 .net *"_ivl_30", 2 0, L_000001feb343d990;  1 drivers
v000001feb3417e40_0 .net *"_ivl_32", 2 0, L_000001feb343dad0;  1 drivers
v000001feb34183e0_0 .net *"_ivl_34", 2 0, L_000001feb343dc10;  1 drivers
v000001feb3417a80_0 .net *"_ivl_4", 0 0, L_000001feb343d030;  1 drivers
L_000001feb3460478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001feb3418ca0_0 .net/2u *"_ivl_6", 2 0, L_000001feb3460478;  1 drivers
L_000001feb34604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001feb3417800_0 .net/2u *"_ivl_8", 11 0, L_000001feb34604c0;  1 drivers
v000001feb3418d40_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb3417120_0 .net "predicted", 0 0, L_000001feb3445cc0;  alias, 1 drivers
v000001feb3418e80_0 .net "predicted_to_EX", 0 0, v000001feb3417d00_0;  alias, 1 drivers
v000001feb3419380_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
v000001feb3416c20_0 .net "state", 1 0, v000001feb3418020_0;  1 drivers
L_000001feb343d030 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460430;
L_000001feb343bd70 .cmp/eq 12, v000001feb340e800_0, L_000001feb34604c0;
L_000001feb343beb0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460550;
L_000001feb343ce50 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460598;
L_000001feb343d990 .functor MUXZ 3, L_000001feb3460628, L_000001feb34605e0, L_000001feb3446820, C4<>;
L_000001feb343dad0 .functor MUXZ 3, L_000001feb343d990, L_000001feb3460508, L_000001feb343bd70, C4<>;
L_000001feb343dc10 .functor MUXZ 3, L_000001feb343dad0, L_000001feb3460478, L_000001feb343d030, C4<>;
L_000001feb343cf90 .functor MUXZ 3, L_000001feb343dc10, L_000001feb34603e8, L_000001feb345d260, C4<>;
S_000001feb340cba0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001feb340d500;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001feb341ced0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb341cf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb341cf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb341cf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb341cfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb341cfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb341d020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb341d058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb341d090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb341d0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb341d100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb341d138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb341d170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb341d1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb341d1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb341d218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb341d250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb341d288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb341d2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb341d2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb341d330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb341d368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb341d3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb341d3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb341d410 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001feb3445da0 .functor OR 1, L_000001feb343cdb0, L_000001feb343d850, C4<0>, C4<0>;
L_000001feb3445710 .functor OR 1, L_000001feb343cd10, L_000001feb343c4f0, C4<0>, C4<0>;
L_000001feb3446580 .functor AND 1, L_000001feb3445da0, L_000001feb3445710, C4<1>, C4<1>;
L_000001feb34450f0 .functor NOT 1, L_000001feb3446580, C4<0>, C4<0>, C4<0>;
L_000001feb34457f0 .functor OR 1, v000001feb343ab50_0, L_000001feb34450f0, C4<0>, C4<0>;
L_000001feb3445cc0 .functor NOT 1, L_000001feb34457f0, C4<0>, C4<0>, C4<0>;
v000001feb3417bc0_0 .net "EX_opcode", 11 0, v000001feb3410100_0;  alias, 1 drivers
v000001feb3417f80_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
v000001feb3419100_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  alias, 1 drivers
L_000001feb34602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001feb3417b20_0 .net/2u *"_ivl_0", 11 0, L_000001feb34602c8;  1 drivers
L_000001feb3460358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001feb3418520_0 .net/2u *"_ivl_10", 1 0, L_000001feb3460358;  1 drivers
v000001feb3418de0_0 .net *"_ivl_12", 0 0, L_000001feb343cd10;  1 drivers
L_000001feb34603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001feb3417260_0 .net/2u *"_ivl_14", 1 0, L_000001feb34603a0;  1 drivers
v000001feb3418160_0 .net *"_ivl_16", 0 0, L_000001feb343c4f0;  1 drivers
v000001feb3418b60_0 .net *"_ivl_19", 0 0, L_000001feb3445710;  1 drivers
v000001feb34173a0_0 .net *"_ivl_2", 0 0, L_000001feb343cdb0;  1 drivers
v000001feb34178a0_0 .net *"_ivl_21", 0 0, L_000001feb3446580;  1 drivers
v000001feb3418fc0_0 .net *"_ivl_22", 0 0, L_000001feb34450f0;  1 drivers
v000001feb3417c60_0 .net *"_ivl_25", 0 0, L_000001feb34457f0;  1 drivers
L_000001feb3460310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001feb34182a0_0 .net/2u *"_ivl_4", 11 0, L_000001feb3460310;  1 drivers
v000001feb34176c0_0 .net *"_ivl_6", 0 0, L_000001feb343d850;  1 drivers
v000001feb3418c00_0 .net *"_ivl_9", 0 0, L_000001feb3445da0;  1 drivers
v000001feb3418a20_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb3418660_0 .net "predicted", 0 0, L_000001feb3445cc0;  alias, 1 drivers
v000001feb3417d00_0 .var "predicted_to_EX", 0 0;
v000001feb3418f20_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
v000001feb3418020_0 .var "state", 1 0;
E_000001feb339b6a0 .event posedge, v000001feb3418a20_0, v000001feb33fffe0_0;
L_000001feb343cdb0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34602c8;
L_000001feb343d850 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460310;
L_000001feb343cd10 .cmp/eq 2, v000001feb3418020_0, L_000001feb3460358;
L_000001feb343c4f0 .cmp/eq 2, v000001feb3418020_0, L_000001feb34603a0;
S_000001feb340ca10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001feb340d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001feb341d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb341d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb341d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb341d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb341d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb341d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb341d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb341d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb341d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb341d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb341d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb341d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb341d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb341d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb341d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb341d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb341d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb341d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb341d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb341d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb341d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb341d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb341d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb341d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb341d990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb3416d60_0 .net "EX1_memread", 0 0, v000001feb340ea80_0;  alias, 1 drivers
v000001feb3417760_0 .net "EX1_rd_ind", 4 0, v000001feb340f5c0_0;  alias, 1 drivers
v000001feb3416e00_0 .net "EX1_rd_indzero", 0 0, v000001feb340e8a0_0;  alias, 1 drivers
v000001feb3416f40_0 .net "EX2_memread", 0 0, v000001feb3410ce0_0;  alias, 1 drivers
v000001feb34171c0_0 .net "EX2_rd_ind", 4 0, v000001feb3410e20_0;  alias, 1 drivers
v000001feb3417300_0 .net "EX2_rd_indzero", 0 0, v000001feb3410420_0;  alias, 1 drivers
v000001feb3417440_0 .var "ID_EX1_flush", 0 0;
v000001feb3417580_0 .var "ID_EX2_flush", 0 0;
v000001feb3417620_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
v000001feb3417940_0 .net "ID_rs1_ind", 4 0, v000001feb342c920_0;  alias, 1 drivers
v000001feb34179e0_0 .net "ID_rs2_ind", 4 0, v000001feb342c240_0;  alias, 1 drivers
v000001feb341ac80_0 .var "IF_ID_Write", 0 0;
v000001feb341abe0_0 .var "IF_ID_flush", 0 0;
v000001feb341a960_0 .var "PC_Write", 0 0;
v000001feb341adc0_0 .net "Wrong_prediction", 0 0, L_000001feb345d260;  alias, 1 drivers
E_000001feb339aca0/0 .event anyedge, v000001feb34055d0_0, v000001feb340ea80_0, v000001feb340e8a0_0, v000001feb340e4e0_0;
E_000001feb339aca0/1 .event anyedge, v000001feb340f5c0_0, v000001feb340db80_0, v000001feb33234a0_0, v000001feb3410420_0;
E_000001feb339aca0/2 .event anyedge, v000001feb34003a0_0, v000001feb340eda0_0;
E_000001feb339aca0 .event/or E_000001feb339aca0/0, E_000001feb339aca0/1, E_000001feb339aca0/2;
S_000001feb340bd90 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001feb340d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001feb341d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb341da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb341da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb341da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb341dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb341dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb341db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb341db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb341db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb341dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb341dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb341dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb341dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb341dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb341dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb341dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb341dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb341dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb341ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb341ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb341de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb341de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb341dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb341ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb341df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001feb34459b0 .functor OR 1, L_000001feb343c9f0, L_000001feb343dcb0, C4<0>, C4<0>;
L_000001feb34464a0 .functor OR 1, L_000001feb34459b0, L_000001feb343cef0, C4<0>, C4<0>;
L_000001feb34458d0 .functor OR 1, L_000001feb34464a0, L_000001feb343d0d0, C4<0>, C4<0>;
L_000001feb3446510 .functor OR 1, L_000001feb34458d0, L_000001feb343d490, C4<0>, C4<0>;
L_000001feb3445f60 .functor OR 1, L_000001feb3446510, L_000001feb343dd50, C4<0>, C4<0>;
L_000001feb3445fd0 .functor OR 1, L_000001feb3445f60, L_000001feb343ddf0, C4<0>, C4<0>;
L_000001feb3445a90 .functor OR 1, L_000001feb3445fd0, L_000001feb343b870, C4<0>, C4<0>;
L_000001feb3446040 .functor OR 1, L_000001feb3445a90, L_000001feb343ca90, C4<0>, C4<0>;
L_000001feb34466d0 .functor OR 1, L_000001feb343de90, L_000001feb343b9b0, C4<0>, C4<0>;
L_000001feb3446890 .functor OR 1, L_000001feb34466d0, L_000001feb343c130, C4<0>, C4<0>;
L_000001feb3446740 .functor OR 1, L_000001feb3446890, L_000001feb343c090, C4<0>, C4<0>;
L_000001feb34460b0 .functor OR 1, L_000001feb3446740, L_000001feb343ba50, C4<0>, C4<0>;
v000001feb341aa00_0 .net "ID_opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
L_000001feb3460670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3419ce0_0 .net/2u *"_ivl_0", 11 0, L_000001feb3460670;  1 drivers
L_000001feb3460700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b680_0 .net/2u *"_ivl_10", 11 0, L_000001feb3460700;  1 drivers
L_000001feb3460bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001feb341ba40_0 .net/2u *"_ivl_102", 11 0, L_000001feb3460bc8;  1 drivers
L_000001feb3460c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001feb3419b00_0 .net/2u *"_ivl_106", 11 0, L_000001feb3460c10;  1 drivers
v000001feb341af00_0 .net *"_ivl_12", 0 0, L_000001feb343cef0;  1 drivers
v000001feb3419ec0_0 .net *"_ivl_15", 0 0, L_000001feb34464a0;  1 drivers
L_000001feb3460748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001feb341a640_0 .net/2u *"_ivl_16", 11 0, L_000001feb3460748;  1 drivers
v000001feb341a280_0 .net *"_ivl_18", 0 0, L_000001feb343d0d0;  1 drivers
v000001feb341aaa0_0 .net *"_ivl_2", 0 0, L_000001feb343c9f0;  1 drivers
v000001feb34197e0_0 .net *"_ivl_21", 0 0, L_000001feb34458d0;  1 drivers
L_000001feb3460790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001feb3419ba0_0 .net/2u *"_ivl_22", 11 0, L_000001feb3460790;  1 drivers
v000001feb3419880_0 .net *"_ivl_24", 0 0, L_000001feb343d490;  1 drivers
v000001feb3419c40_0 .net *"_ivl_27", 0 0, L_000001feb3446510;  1 drivers
L_000001feb34607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b720_0 .net/2u *"_ivl_28", 11 0, L_000001feb34607d8;  1 drivers
v000001feb3419d80_0 .net *"_ivl_30", 0 0, L_000001feb343dd50;  1 drivers
v000001feb341a320_0 .net *"_ivl_33", 0 0, L_000001feb3445f60;  1 drivers
L_000001feb3460820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b7c0_0 .net/2u *"_ivl_34", 11 0, L_000001feb3460820;  1 drivers
v000001feb341ae60_0 .net *"_ivl_36", 0 0, L_000001feb343ddf0;  1 drivers
v000001feb341b540_0 .net *"_ivl_39", 0 0, L_000001feb3445fd0;  1 drivers
L_000001feb34606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001feb3419e20_0 .net/2u *"_ivl_4", 11 0, L_000001feb34606b8;  1 drivers
L_000001feb3460868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001feb341ad20_0 .net/2u *"_ivl_40", 11 0, L_000001feb3460868;  1 drivers
v000001feb341b4a0_0 .net *"_ivl_42", 0 0, L_000001feb343b870;  1 drivers
v000001feb3419740_0 .net *"_ivl_45", 0 0, L_000001feb3445a90;  1 drivers
L_000001feb34608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001feb3419920_0 .net/2u *"_ivl_46", 11 0, L_000001feb34608b0;  1 drivers
v000001feb341a3c0_0 .net *"_ivl_48", 0 0, L_000001feb343ca90;  1 drivers
L_000001feb34608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b360_0 .net/2u *"_ivl_52", 11 0, L_000001feb34608f8;  1 drivers
L_000001feb3460940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001feb341a500_0 .net/2u *"_ivl_56", 11 0, L_000001feb3460940;  1 drivers
v000001feb3419f60_0 .net *"_ivl_6", 0 0, L_000001feb343dcb0;  1 drivers
L_000001feb3460988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001feb34199c0_0 .net/2u *"_ivl_60", 11 0, L_000001feb3460988;  1 drivers
L_000001feb34609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b2c0_0 .net/2u *"_ivl_64", 11 0, L_000001feb34609d0;  1 drivers
L_000001feb3460a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001feb341afa0_0 .net/2u *"_ivl_68", 11 0, L_000001feb3460a18;  1 drivers
L_000001feb3460a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001feb341b5e0_0 .net/2u *"_ivl_72", 11 0, L_000001feb3460a60;  1 drivers
v000001feb341a000_0 .net *"_ivl_74", 0 0, L_000001feb343de90;  1 drivers
L_000001feb3460aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001feb341a0a0_0 .net/2u *"_ivl_76", 11 0, L_000001feb3460aa8;  1 drivers
v000001feb341b040_0 .net *"_ivl_78", 0 0, L_000001feb343b9b0;  1 drivers
v000001feb341b860_0 .net *"_ivl_81", 0 0, L_000001feb34466d0;  1 drivers
L_000001feb3460af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b0e0_0 .net/2u *"_ivl_82", 11 0, L_000001feb3460af0;  1 drivers
v000001feb341a6e0_0 .net *"_ivl_84", 0 0, L_000001feb343c130;  1 drivers
v000001feb34196a0_0 .net *"_ivl_87", 0 0, L_000001feb3446890;  1 drivers
L_000001feb3460b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001feb341ab40_0 .net/2u *"_ivl_88", 11 0, L_000001feb3460b38;  1 drivers
v000001feb3419a60_0 .net *"_ivl_9", 0 0, L_000001feb34459b0;  1 drivers
v000001feb341b180_0 .net *"_ivl_90", 0 0, L_000001feb343c090;  1 drivers
v000001feb341a460_0 .net *"_ivl_93", 0 0, L_000001feb3446740;  1 drivers
L_000001feb3460b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001feb341b220_0 .net/2u *"_ivl_94", 11 0, L_000001feb3460b80;  1 drivers
v000001feb341b400_0 .net *"_ivl_96", 0 0, L_000001feb343ba50;  1 drivers
v000001feb341a140_0 .net *"_ivl_99", 0 0, L_000001feb34460b0;  1 drivers
v000001feb341a1e0_0 .net "is_beq", 0 0, L_000001feb343d2b0;  alias, 1 drivers
v000001feb341a5a0_0 .net "is_bne", 0 0, L_000001feb343d350;  alias, 1 drivers
v000001feb341b900_0 .net "is_j", 0 0, L_000001feb343bf50;  alias, 1 drivers
v000001feb341b9a0_0 .net "is_jal", 0 0, L_000001feb343b910;  alias, 1 drivers
v000001feb341bae0_0 .net "is_jr", 0 0, L_000001feb343d530;  alias, 1 drivers
v000001feb341a780_0 .net "is_oper2_immed", 0 0, L_000001feb3446040;  alias, 1 drivers
v000001feb341a820_0 .net "memread", 0 0, L_000001feb343dfd0;  alias, 1 drivers
v000001feb341bb80_0 .net "memwrite", 0 0, L_000001feb343c270;  alias, 1 drivers
v000001feb341a8c0_0 .net "regwrite", 0 0, L_000001feb343df30;  alias, 1 drivers
L_000001feb343c9f0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460670;
L_000001feb343dcb0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34606b8;
L_000001feb343cef0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460700;
L_000001feb343d0d0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460748;
L_000001feb343d490 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460790;
L_000001feb343dd50 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34607d8;
L_000001feb343ddf0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460820;
L_000001feb343b870 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460868;
L_000001feb343ca90 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34608b0;
L_000001feb343d2b0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34608f8;
L_000001feb343d350 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460940;
L_000001feb343d530 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460988;
L_000001feb343b910 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb34609d0;
L_000001feb343bf50 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460a18;
L_000001feb343de90 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460a60;
L_000001feb343b9b0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460aa8;
L_000001feb343c130 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460af0;
L_000001feb343c090 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460b38;
L_000001feb343ba50 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460b80;
L_000001feb343df30 .reduce/nor L_000001feb34460b0;
L_000001feb343dfd0 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460bc8;
L_000001feb343c270 .cmp/eq 12, v000001feb342dbe0_0, L_000001feb3460c10;
S_000001feb340cec0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001feb340d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001feb3425f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb3425f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb3425fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb3426008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb3426040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb3426078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb34260b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb34260e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb3426120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb3426158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb3426190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb34261c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb3426200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb3426238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb3426270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb34262a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb34262e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb3426318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb3426350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb3426388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb34263c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb34263f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb3426430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb3426468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb34264a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb3419420_0 .var "Immed", 31 0;
v000001feb34194c0_0 .net "Inst", 31 0, v000001feb3416a40_0;  alias, 1 drivers
v000001feb3419560_0 .net "opcode", 11 0, v000001feb342dbe0_0;  alias, 1 drivers
E_000001feb339b2a0 .event anyedge, v000001feb340eda0_0, v000001feb34194c0_0;
S_000001feb340c6f0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001feb340d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001feb341bd60_0 .var "Read_data1", 31 0;
v000001feb341bc20_0 .var "Read_data2", 31 0;
v000001feb341c080_0 .net "Read_reg1", 4 0, v000001feb342c920_0;  alias, 1 drivers
v000001feb341be00_0 .net "Read_reg2", 4 0, v000001feb342c240_0;  alias, 1 drivers
v000001feb341bfe0_0 .net "Write_data", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb341bf40_0 .net "Write_en", 0 0, v000001feb3428fa0_0;  alias, 1 drivers
v000001feb341c120_0 .net "Write_reg", 4 0, v000001feb3427600_0;  alias, 1 drivers
v000001feb341c300_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb341bea0_0 .var/i "i", 31 0;
v000001feb341c1c0 .array "reg_file", 0 31, 31 0;
v000001feb341bcc0_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339a960 .event posedge, v000001feb3418a20_0;
S_000001feb340d050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001feb340c6f0;
 .timescale 0 0;
v000001feb341c260_0 .var/i "i", 31 0;
S_000001feb340bf20 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001feb34264e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb3426518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb3426550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb3426588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb34265c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb34265f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb3426630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb3426668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb34266a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb34266d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb3426710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb3426748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb3426780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb34267b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb34267f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb3426828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb3426860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb3426898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb34268d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb3426908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb3426940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb3426978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb34269b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb34269e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb3426a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb3416a40_0 .var "ID_INST", 31 0;
v000001feb3416b80_0 .var "ID_PC", 31 0;
v000001feb342dbe0_0 .var "ID_opcode", 11 0;
v000001feb342d280_0 .var "ID_rd_ind", 4 0;
v000001feb342c920_0 .var "ID_rs1_ind", 4 0;
v000001feb342c240_0 .var "ID_rs2_ind", 4 0;
v000001feb342c600_0 .net "IF_FLUSH", 0 0, v000001feb341abe0_0;  alias, 1 drivers
v000001feb342c1a0_0 .net "IF_INST", 31 0, L_000001feb3445b70;  alias, 1 drivers
v000001feb342cd80_0 .net "IF_PC", 31 0, v000001feb342ca60_0;  alias, 1 drivers
v000001feb342c560_0 .net "clk", 0 0, L_000001feb3445a20;  1 drivers
v000001feb342daa0_0 .net "if_id_Write", 0 0, v000001feb341ac80_0;  alias, 1 drivers
v000001feb342d8c0_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339b360 .event posedge, v000001feb33fffe0_0, v000001feb342c560_0;
S_000001feb340c0b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001feb3428aa0_0 .net "EX1_PFC", 31 0, L_000001feb343f1f0;  alias, 1 drivers
v000001feb3428e60_0 .net "EX2_PFC", 31 0, v000001feb34111e0_0;  alias, 1 drivers
v000001feb3427ba0_0 .net "ID_PFC", 31 0, L_000001feb343cbd0;  alias, 1 drivers
v000001feb3427060_0 .net "PC_src", 2 0, L_000001feb343cf90;  alias, 1 drivers
v000001feb34279c0_0 .net "PC_write", 0 0, v000001feb341a960_0;  alias, 1 drivers
L_000001feb3460088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001feb3428960_0 .net/2u *"_ivl_0", 31 0, L_000001feb3460088;  1 drivers
v000001feb3428500_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb3426d40_0 .net "inst", 31 0, L_000001feb3445b70;  alias, 1 drivers
v000001feb3427100_0 .net "inst_mem_in", 31 0, v000001feb342ca60_0;  alias, 1 drivers
v000001feb3427380_0 .net "pc_reg_in", 31 0, L_000001feb3445ef0;  1 drivers
v000001feb3428460_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
L_000001feb343c770 .arith/sum 32, v000001feb342ca60_0, L_000001feb3460088;
S_000001feb340d370 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001feb340c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001feb3445b70 .functor BUFZ 32, L_000001feb343c950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb342d320_0 .net "Data_Out", 31 0, L_000001feb3445b70;  alias, 1 drivers
v000001feb342d000 .array "InstMem", 2047 0, 31 0;
v000001feb342c380_0 .net *"_ivl_0", 31 0, L_000001feb343c950;  1 drivers
v000001feb342d640_0 .net *"_ivl_3", 10 0, L_000001feb343be10;  1 drivers
v000001feb342d3c0_0 .net *"_ivl_4", 12 0, L_000001feb343d7b0;  1 drivers
L_000001feb34601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001feb342db40_0 .net *"_ivl_7", 1 0, L_000001feb34601a8;  1 drivers
v000001feb342e180_0 .net "addr", 31 0, v000001feb342ca60_0;  alias, 1 drivers
v000001feb342c420_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb342df00_0 .var/i "i", 31 0;
L_000001feb343c950 .array/port v000001feb342d000, L_000001feb343d7b0;
L_000001feb343be10 .part v000001feb342ca60_0, 0, 11;
L_000001feb343d7b0 .concat [ 11 2 0 0], L_000001feb343be10, L_000001feb34601a8;
S_000001feb340d690 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001feb340c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001feb339b5e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001feb342d460_0 .net "DataIn", 31 0, L_000001feb3445ef0;  alias, 1 drivers
v000001feb342ca60_0 .var "DataOut", 31 0;
v000001feb342dfa0_0 .net "PC_Write", 0 0, v000001feb341a960_0;  alias, 1 drivers
v000001feb342ce20_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb342d500_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
S_000001feb340c3d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001feb340c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001feb339a9a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001feb337e5a0 .functor NOT 1, L_000001feb343ad30, C4<0>, C4<0>, C4<0>;
L_000001feb337e290 .functor NOT 1, L_000001feb343add0, C4<0>, C4<0>, C4<0>;
L_000001feb33147f0 .functor AND 1, L_000001feb337e5a0, L_000001feb337e290, C4<1>, C4<1>;
L_000001feb3314710 .functor NOT 1, L_000001feb343b230, C4<0>, C4<0>, C4<0>;
L_000001feb3314c50 .functor AND 1, L_000001feb33147f0, L_000001feb3314710, C4<1>, C4<1>;
L_000001feb3313fa0 .functor AND 32, L_000001feb343b410, L_000001feb343c770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445860 .functor NOT 1, L_000001feb343b550, C4<0>, C4<0>, C4<0>;
L_000001feb3445c50 .functor NOT 1, L_000001feb343b730, C4<0>, C4<0>, C4<0>;
L_000001feb3445400 .functor AND 1, L_000001feb3445860, L_000001feb3445c50, C4<1>, C4<1>;
L_000001feb3446270 .functor AND 1, L_000001feb3445400, L_000001feb343b7d0, C4<1>, C4<1>;
L_000001feb3445550 .functor AND 32, L_000001feb3439070, L_000001feb343cbd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445e10 .functor OR 32, L_000001feb3313fa0, L_000001feb3445550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb3445780 .functor NOT 1, L_000001feb34391b0, C4<0>, C4<0>, C4<0>;
L_000001feb34465f0 .functor AND 1, L_000001feb3445780, L_000001feb3439250, C4<1>, C4<1>;
L_000001feb34462e0 .functor NOT 1, L_000001feb343db70, C4<0>, C4<0>, C4<0>;
L_000001feb3446200 .functor AND 1, L_000001feb34465f0, L_000001feb34462e0, C4<1>, C4<1>;
L_000001feb3446660 .functor AND 32, L_000001feb343c6d0, v000001feb342ca60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445470 .functor OR 32, L_000001feb3445e10, L_000001feb3446660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb3446350 .functor NOT 1, L_000001feb343d710, C4<0>, C4<0>, C4<0>;
L_000001feb34456a0 .functor AND 1, L_000001feb3446350, L_000001feb343c810, C4<1>, C4<1>;
L_000001feb3445b00 .functor AND 1, L_000001feb34456a0, L_000001feb343da30, C4<1>, C4<1>;
L_000001feb3446ac0 .functor AND 32, L_000001feb343baf0, L_000001feb343f1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445390 .functor OR 32, L_000001feb3445470, L_000001feb3446ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001feb3445e80 .functor NOT 1, L_000001feb343c1d0, C4<0>, C4<0>, C4<0>;
L_000001feb34463c0 .functor AND 1, L_000001feb343bb90, L_000001feb3445e80, C4<1>, C4<1>;
L_000001feb34454e0 .functor NOT 1, L_000001feb343bff0, C4<0>, C4<0>, C4<0>;
L_000001feb3445320 .functor AND 1, L_000001feb34463c0, L_000001feb34454e0, C4<1>, C4<1>;
L_000001feb3445be0 .functor AND 32, L_000001feb343d210, v000001feb34111e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb3445ef0 .functor OR 32, L_000001feb3445390, L_000001feb3445be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb342bd40_0 .net *"_ivl_1", 0 0, L_000001feb343ad30;  1 drivers
v000001feb342d960_0 .net *"_ivl_11", 0 0, L_000001feb343b230;  1 drivers
v000001feb342d5a0_0 .net *"_ivl_12", 0 0, L_000001feb3314710;  1 drivers
v000001feb342e040_0 .net *"_ivl_14", 0 0, L_000001feb3314c50;  1 drivers
v000001feb342dc80_0 .net *"_ivl_16", 31 0, L_000001feb343b410;  1 drivers
v000001feb342cba0_0 .net *"_ivl_18", 31 0, L_000001feb3313fa0;  1 drivers
v000001feb342cc40_0 .net *"_ivl_2", 0 0, L_000001feb337e5a0;  1 drivers
v000001feb342d140_0 .net *"_ivl_21", 0 0, L_000001feb343b550;  1 drivers
v000001feb342d780_0 .net *"_ivl_22", 0 0, L_000001feb3445860;  1 drivers
v000001feb342e0e0_0 .net *"_ivl_25", 0 0, L_000001feb343b730;  1 drivers
v000001feb342c4c0_0 .net *"_ivl_26", 0 0, L_000001feb3445c50;  1 drivers
v000001feb342bca0_0 .net *"_ivl_28", 0 0, L_000001feb3445400;  1 drivers
v000001feb342bde0_0 .net *"_ivl_31", 0 0, L_000001feb343b7d0;  1 drivers
v000001feb342c6a0_0 .net *"_ivl_32", 0 0, L_000001feb3446270;  1 drivers
v000001feb342cec0_0 .net *"_ivl_34", 31 0, L_000001feb3439070;  1 drivers
v000001feb342d820_0 .net *"_ivl_36", 31 0, L_000001feb3445550;  1 drivers
v000001feb342c9c0_0 .net *"_ivl_38", 31 0, L_000001feb3445e10;  1 drivers
v000001feb342e220_0 .net *"_ivl_41", 0 0, L_000001feb34391b0;  1 drivers
v000001feb342c740_0 .net *"_ivl_42", 0 0, L_000001feb3445780;  1 drivers
v000001feb342cb00_0 .net *"_ivl_45", 0 0, L_000001feb3439250;  1 drivers
v000001feb342ddc0_0 .net *"_ivl_46", 0 0, L_000001feb34465f0;  1 drivers
v000001feb342c2e0_0 .net *"_ivl_49", 0 0, L_000001feb343db70;  1 drivers
v000001feb342bf20_0 .net *"_ivl_5", 0 0, L_000001feb343add0;  1 drivers
v000001feb342c7e0_0 .net *"_ivl_50", 0 0, L_000001feb34462e0;  1 drivers
v000001feb342d1e0_0 .net *"_ivl_52", 0 0, L_000001feb3446200;  1 drivers
v000001feb342c880_0 .net *"_ivl_54", 31 0, L_000001feb343c6d0;  1 drivers
v000001feb342da00_0 .net *"_ivl_56", 31 0, L_000001feb3446660;  1 drivers
v000001feb342dd20_0 .net *"_ivl_58", 31 0, L_000001feb3445470;  1 drivers
v000001feb342cce0_0 .net *"_ivl_6", 0 0, L_000001feb337e290;  1 drivers
v000001feb342de60_0 .net *"_ivl_61", 0 0, L_000001feb343d710;  1 drivers
v000001feb342bac0_0 .net *"_ivl_62", 0 0, L_000001feb3446350;  1 drivers
v000001feb342bb60_0 .net *"_ivl_65", 0 0, L_000001feb343c810;  1 drivers
v000001feb342cf60_0 .net *"_ivl_66", 0 0, L_000001feb34456a0;  1 drivers
v000001feb342bc00_0 .net *"_ivl_69", 0 0, L_000001feb343da30;  1 drivers
v000001feb342d0a0_0 .net *"_ivl_70", 0 0, L_000001feb3445b00;  1 drivers
v000001feb342be80_0 .net *"_ivl_72", 31 0, L_000001feb343baf0;  1 drivers
v000001feb342bfc0_0 .net *"_ivl_74", 31 0, L_000001feb3446ac0;  1 drivers
v000001feb342c060_0 .net *"_ivl_76", 31 0, L_000001feb3445390;  1 drivers
v000001feb342c100_0 .net *"_ivl_79", 0 0, L_000001feb343bb90;  1 drivers
v000001feb342e360_0 .net *"_ivl_8", 0 0, L_000001feb33147f0;  1 drivers
v000001feb342e860_0 .net *"_ivl_81", 0 0, L_000001feb343c1d0;  1 drivers
v000001feb342e9a0_0 .net *"_ivl_82", 0 0, L_000001feb3445e80;  1 drivers
v000001feb342e400_0 .net *"_ivl_84", 0 0, L_000001feb34463c0;  1 drivers
v000001feb342e2c0_0 .net *"_ivl_87", 0 0, L_000001feb343bff0;  1 drivers
v000001feb342e4a0_0 .net *"_ivl_88", 0 0, L_000001feb34454e0;  1 drivers
v000001feb342e680_0 .net *"_ivl_90", 0 0, L_000001feb3445320;  1 drivers
v000001feb342e900_0 .net *"_ivl_92", 31 0, L_000001feb343d210;  1 drivers
v000001feb342e540_0 .net *"_ivl_94", 31 0, L_000001feb3445be0;  1 drivers
v000001feb342e7c0_0 .net "ina", 31 0, L_000001feb343c770;  1 drivers
v000001feb342e720_0 .net "inb", 31 0, L_000001feb343cbd0;  alias, 1 drivers
v000001feb342e5e0_0 .net "inc", 31 0, v000001feb342ca60_0;  alias, 1 drivers
v000001feb34274c0_0 .net "ind", 31 0, L_000001feb343f1f0;  alias, 1 drivers
v000001feb3427b00_0 .net "ine", 31 0, v000001feb34111e0_0;  alias, 1 drivers
L_000001feb34600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3428dc0_0 .net "inf", 31 0, L_000001feb34600d0;  1 drivers
L_000001feb3460118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb34272e0_0 .net "ing", 31 0, L_000001feb3460118;  1 drivers
L_000001feb3460160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001feb3426f20_0 .net "inh", 31 0, L_000001feb3460160;  1 drivers
v000001feb3427740_0 .net "out", 31 0, L_000001feb3445ef0;  alias, 1 drivers
v000001feb3428140_0 .net "sel", 2 0, L_000001feb343cf90;  alias, 1 drivers
L_000001feb343ad30 .part L_000001feb343cf90, 2, 1;
L_000001feb343add0 .part L_000001feb343cf90, 1, 1;
L_000001feb343b230 .part L_000001feb343cf90, 0, 1;
LS_000001feb343b410_0_0 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_4 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_8 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_12 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_16 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_20 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_24 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_0_28 .concat [ 1 1 1 1], L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50, L_000001feb3314c50;
LS_000001feb343b410_1_0 .concat [ 4 4 4 4], LS_000001feb343b410_0_0, LS_000001feb343b410_0_4, LS_000001feb343b410_0_8, LS_000001feb343b410_0_12;
LS_000001feb343b410_1_4 .concat [ 4 4 4 4], LS_000001feb343b410_0_16, LS_000001feb343b410_0_20, LS_000001feb343b410_0_24, LS_000001feb343b410_0_28;
L_000001feb343b410 .concat [ 16 16 0 0], LS_000001feb343b410_1_0, LS_000001feb343b410_1_4;
L_000001feb343b550 .part L_000001feb343cf90, 2, 1;
L_000001feb343b730 .part L_000001feb343cf90, 1, 1;
L_000001feb343b7d0 .part L_000001feb343cf90, 0, 1;
LS_000001feb3439070_0_0 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_4 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_8 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_12 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_16 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_20 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_24 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_0_28 .concat [ 1 1 1 1], L_000001feb3446270, L_000001feb3446270, L_000001feb3446270, L_000001feb3446270;
LS_000001feb3439070_1_0 .concat [ 4 4 4 4], LS_000001feb3439070_0_0, LS_000001feb3439070_0_4, LS_000001feb3439070_0_8, LS_000001feb3439070_0_12;
LS_000001feb3439070_1_4 .concat [ 4 4 4 4], LS_000001feb3439070_0_16, LS_000001feb3439070_0_20, LS_000001feb3439070_0_24, LS_000001feb3439070_0_28;
L_000001feb3439070 .concat [ 16 16 0 0], LS_000001feb3439070_1_0, LS_000001feb3439070_1_4;
L_000001feb34391b0 .part L_000001feb343cf90, 2, 1;
L_000001feb3439250 .part L_000001feb343cf90, 1, 1;
L_000001feb343db70 .part L_000001feb343cf90, 0, 1;
LS_000001feb343c6d0_0_0 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_4 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_8 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_12 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_16 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_20 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_24 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_0_28 .concat [ 1 1 1 1], L_000001feb3446200, L_000001feb3446200, L_000001feb3446200, L_000001feb3446200;
LS_000001feb343c6d0_1_0 .concat [ 4 4 4 4], LS_000001feb343c6d0_0_0, LS_000001feb343c6d0_0_4, LS_000001feb343c6d0_0_8, LS_000001feb343c6d0_0_12;
LS_000001feb343c6d0_1_4 .concat [ 4 4 4 4], LS_000001feb343c6d0_0_16, LS_000001feb343c6d0_0_20, LS_000001feb343c6d0_0_24, LS_000001feb343c6d0_0_28;
L_000001feb343c6d0 .concat [ 16 16 0 0], LS_000001feb343c6d0_1_0, LS_000001feb343c6d0_1_4;
L_000001feb343d710 .part L_000001feb343cf90, 2, 1;
L_000001feb343c810 .part L_000001feb343cf90, 1, 1;
L_000001feb343da30 .part L_000001feb343cf90, 0, 1;
LS_000001feb343baf0_0_0 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_4 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_8 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_12 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_16 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_20 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_24 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_0_28 .concat [ 1 1 1 1], L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00, L_000001feb3445b00;
LS_000001feb343baf0_1_0 .concat [ 4 4 4 4], LS_000001feb343baf0_0_0, LS_000001feb343baf0_0_4, LS_000001feb343baf0_0_8, LS_000001feb343baf0_0_12;
LS_000001feb343baf0_1_4 .concat [ 4 4 4 4], LS_000001feb343baf0_0_16, LS_000001feb343baf0_0_20, LS_000001feb343baf0_0_24, LS_000001feb343baf0_0_28;
L_000001feb343baf0 .concat [ 16 16 0 0], LS_000001feb343baf0_1_0, LS_000001feb343baf0_1_4;
L_000001feb343bb90 .part L_000001feb343cf90, 2, 1;
L_000001feb343c1d0 .part L_000001feb343cf90, 1, 1;
L_000001feb343bff0 .part L_000001feb343cf90, 0, 1;
LS_000001feb343d210_0_0 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_4 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_8 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_12 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_16 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_20 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_24 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_0_28 .concat [ 1 1 1 1], L_000001feb3445320, L_000001feb3445320, L_000001feb3445320, L_000001feb3445320;
LS_000001feb343d210_1_0 .concat [ 4 4 4 4], LS_000001feb343d210_0_0, LS_000001feb343d210_0_4, LS_000001feb343d210_0_8, LS_000001feb343d210_0_12;
LS_000001feb343d210_1_4 .concat [ 4 4 4 4], LS_000001feb343d210_0_16, LS_000001feb343d210_0_20, LS_000001feb343d210_0_24, LS_000001feb343d210_0_28;
L_000001feb343d210 .concat [ 16 16 0 0], LS_000001feb343d210_1_0, LS_000001feb343d210_1_4;
S_000001feb340c240 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001feb3427880_0 .net "Write_Data", 31 0, v000001feb33fefa0_0;  alias, 1 drivers
v000001feb3428a00_0 .net "addr", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb3427420_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb34285a0_0 .net "mem_out", 31 0, v000001feb34271a0_0;  alias, 1 drivers
v000001feb3427ec0_0 .net "mem_read", 0 0, v000001feb33ffae0_0;  alias, 1 drivers
v000001feb3426e80_0 .net "mem_write", 0 0, v000001feb33ff040_0;  alias, 1 drivers
S_000001feb340cd30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001feb340c240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001feb34283c0 .array "DataMem", 2047 0, 31 0;
v000001feb34281e0_0 .net "Data_In", 31 0, v000001feb33fefa0_0;  alias, 1 drivers
v000001feb34271a0_0 .var "Data_Out", 31 0;
v000001feb3428280_0 .net "Write_en", 0 0, v000001feb33ff040_0;  alias, 1 drivers
v000001feb3428320_0 .net "addr", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb3428b40_0 .net "clk", 0 0, L_000001feb337d9d0;  alias, 1 drivers
v000001feb3427c40_0 .var/i "i", 31 0;
S_000001feb340bc00 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001feb3430a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001feb3430ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001feb3430af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001feb3430b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001feb3430b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001feb3430b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001feb3430bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001feb3430c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001feb3430c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001feb3430c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001feb3430cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001feb3430ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001feb3430d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001feb3430d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001feb3430d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001feb3430dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001feb3430e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001feb3430e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001feb3430e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001feb3430ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001feb3430ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001feb3430f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001feb3430f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001feb3430f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001feb3430fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001feb3428be0_0 .net "MEM_ALU_OUT", 31 0, v000001feb3400620_0;  alias, 1 drivers
v000001feb3427560_0 .net "MEM_Data_mem_out", 31 0, v000001feb34271a0_0;  alias, 1 drivers
v000001feb3427920_0 .net "MEM_memread", 0 0, v000001feb33ffae0_0;  alias, 1 drivers
v000001feb3427ce0_0 .net "MEM_opcode", 11 0, v000001feb33ffea0_0;  alias, 1 drivers
v000001feb3428c80_0 .net "MEM_rd_ind", 4 0, v000001feb33ff900_0;  alias, 1 drivers
v000001feb3426fc0_0 .net "MEM_rd_indzero", 0 0, v000001feb33fe8c0_0;  alias, 1 drivers
v000001feb34286e0_0 .net "MEM_regwrite", 0 0, v000001feb33fee60_0;  alias, 1 drivers
v000001feb3427d80_0 .var "WB_ALU_OUT", 31 0;
v000001feb3428640_0 .var "WB_Data_mem_out", 31 0;
v000001feb3427a60_0 .var "WB_memread", 0 0;
v000001feb3427600_0 .var "WB_rd_ind", 4 0;
v000001feb3427240_0 .var "WB_rd_indzero", 0 0;
v000001feb3428fa0_0 .var "WB_regwrite", 0 0;
v000001feb3428d20_0 .net "clk", 0 0, L_000001feb345d340;  1 drivers
v000001feb3428780_0 .var "hlt", 0 0;
v000001feb3428f00_0 .net "rst", 0 0, v000001feb343ab50_0;  alias, 1 drivers
E_000001feb339b3a0 .event posedge, v000001feb33fffe0_0, v000001feb3428d20_0;
S_000001feb340b8e0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001feb31da010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001feb345d030 .functor AND 32, v000001feb3428640_0, L_000001feb34b1930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb345d0a0 .functor NOT 1, v000001feb3427a60_0, C4<0>, C4<0>, C4<0>;
L_000001feb34c06a0 .functor AND 32, v000001feb3427d80_0, L_000001feb34b1b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001feb34c1ac0 .functor OR 32, L_000001feb345d030, L_000001feb34c06a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001feb3427e20_0 .net "Write_Data_RegFile", 31 0, L_000001feb34c1ac0;  alias, 1 drivers
v000001feb34290e0_0 .net *"_ivl_0", 31 0, L_000001feb34b1930;  1 drivers
v000001feb3427f60_0 .net *"_ivl_2", 31 0, L_000001feb345d030;  1 drivers
v000001feb3428820_0 .net *"_ivl_4", 0 0, L_000001feb345d0a0;  1 drivers
v000001feb34276a0_0 .net *"_ivl_6", 31 0, L_000001feb34b1b10;  1 drivers
v000001feb3429040_0 .net *"_ivl_8", 31 0, L_000001feb34c06a0;  1 drivers
v000001feb34277e0_0 .net "alu_out", 31 0, v000001feb3427d80_0;  alias, 1 drivers
v000001feb3428000_0 .net "mem_out", 31 0, v000001feb3428640_0;  alias, 1 drivers
v000001feb3429180_0 .net "mem_read", 0 0, v000001feb3427a60_0;  alias, 1 drivers
LS_000001feb34b1930_0_0 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_4 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_8 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_12 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_16 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_20 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_24 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_0_28 .concat [ 1 1 1 1], v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0, v000001feb3427a60_0;
LS_000001feb34b1930_1_0 .concat [ 4 4 4 4], LS_000001feb34b1930_0_0, LS_000001feb34b1930_0_4, LS_000001feb34b1930_0_8, LS_000001feb34b1930_0_12;
LS_000001feb34b1930_1_4 .concat [ 4 4 4 4], LS_000001feb34b1930_0_16, LS_000001feb34b1930_0_20, LS_000001feb34b1930_0_24, LS_000001feb34b1930_0_28;
L_000001feb34b1930 .concat [ 16 16 0 0], LS_000001feb34b1930_1_0, LS_000001feb34b1930_1_4;
LS_000001feb34b1b10_0_0 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_4 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_8 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_12 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_16 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_20 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_24 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_0_28 .concat [ 1 1 1 1], L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0, L_000001feb345d0a0;
LS_000001feb34b1b10_1_0 .concat [ 4 4 4 4], LS_000001feb34b1b10_0_0, LS_000001feb34b1b10_0_4, LS_000001feb34b1b10_0_8, LS_000001feb34b1b10_0_12;
LS_000001feb34b1b10_1_4 .concat [ 4 4 4 4], LS_000001feb34b1b10_0_16, LS_000001feb34b1b10_0_20, LS_000001feb34b1b10_0_24, LS_000001feb34b1b10_0_28;
L_000001feb34b1b10 .concat [ 16 16 0 0], LS_000001feb34b1b10_1_0, LS_000001feb34b1b10_1_4;
    .scope S_000001feb340d690;
T_0 ;
    %wait E_000001feb339b6a0;
    %load/vec4 v000001feb342d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001feb342ca60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001feb342dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001feb342d460_0;
    %assign/vec4 v000001feb342ca60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001feb340d370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb342df00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001feb342df00_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001feb342df00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %load/vec4 v000001feb342df00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feb342df00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb342d000, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001feb340bf20;
T_2 ;
    %wait E_000001feb339b360;
    %load/vec4 v000001feb342d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001feb3416b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb3416a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342d280_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342c240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342c920_0, 0;
    %assign/vec4 v000001feb342dbe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001feb342daa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001feb342c600_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001feb3416b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb3416a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342d280_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342c240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb342c920_0, 0;
    %assign/vec4 v000001feb342dbe0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001feb342daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001feb342c1a0_0;
    %assign/vec4 v000001feb3416a40_0, 0;
    %load/vec4 v000001feb342cd80_0;
    %assign/vec4 v000001feb3416b80_0, 0;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001feb342c240_0, 0;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001feb342dbe0_0, 4, 5;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001feb342dbe0_0, 4, 5;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001feb342c920_0, 0;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001feb342d280_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001feb342d280_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001feb342c1a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001feb342d280_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001feb340c6f0;
T_3 ;
    %wait E_000001feb339b6a0;
    %load/vec4 v000001feb341bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb341bea0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001feb341bea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001feb341bea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb341c1c0, 0, 4;
    %load/vec4 v000001feb341bea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feb341bea0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001feb341c120_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001feb341bf40_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001feb341bfe0_0;
    %load/vec4 v000001feb341c120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb341c1c0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb341c1c0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001feb340c6f0;
T_4 ;
    %wait E_000001feb339a960;
    %load/vec4 v000001feb341c120_0;
    %load/vec4 v000001feb341c080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001feb341c120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001feb341bf40_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001feb341bfe0_0;
    %assign/vec4 v000001feb341bd60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001feb341c080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001feb341c1c0, 4;
    %assign/vec4 v000001feb341bd60_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001feb340c6f0;
T_5 ;
    %wait E_000001feb339a960;
    %load/vec4 v000001feb341c120_0;
    %load/vec4 v000001feb341be00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001feb341c120_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001feb341bf40_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001feb341bfe0_0;
    %assign/vec4 v000001feb341bc20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001feb341be00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001feb341c1c0, 4;
    %assign/vec4 v000001feb341bc20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001feb340c6f0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001feb340d050;
    %jmp t_0;
    .scope S_000001feb340d050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb341c260_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001feb341c260_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001feb341c260_0;
    %ix/getv/s 4, v000001feb341c260_0;
    %load/vec4a v000001feb341c1c0, 4;
    %ix/getv/s 4, v000001feb341c260_0;
    %load/vec4a v000001feb341c1c0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001feb341c260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feb341c260_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001feb340c6f0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001feb340cec0;
T_7 ;
    %wait E_000001feb339b2a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb3419420_0, 0, 32;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feb34194c0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001feb3419420_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feb34194c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001feb3419420_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3419560_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001feb34194c0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001feb34194c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001feb3419420_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001feb340cba0;
T_8 ;
    %wait E_000001feb339b6a0;
    %load/vec4 v000001feb3418f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001feb3417bc0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feb3417bc0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001feb3418020_0;
    %load/vec4 v000001feb3419100_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001feb3418020_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001feb340cba0;
T_9 ;
    %wait E_000001feb339b6a0;
    %load/vec4 v000001feb3418f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417d00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001feb3418660_0;
    %assign/vec4 v000001feb3417d00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001feb340ca10;
T_10 ;
    %wait E_000001feb339aca0;
    %load/vec4 v000001feb341adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb3417440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb3417580_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001feb3416d60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001feb3416e00_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001feb3417940_0;
    %load/vec4 v000001feb3417760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001feb34179e0_0;
    %load/vec4 v000001feb3417760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001feb3416f40_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001feb3417300_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001feb3417940_0;
    %load/vec4 v000001feb34171c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001feb34179e0_0;
    %load/vec4 v000001feb34171c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341a960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb3417440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417580_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001feb3417620_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341ac80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417580_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341a960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feb341ac80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb341abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3417580_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001feb340c560;
T_11 ;
    %wait E_000001feb339a7e0;
    %load/vec4 v000001feb340e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001feb340e8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340ef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ee40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340dae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ea80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340eb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340f5c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340fc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340f020_0, 0;
    %assign/vec4 v000001feb340e800_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001feb340e300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001feb340eda0_0;
    %assign/vec4 v000001feb340e800_0, 0;
    %load/vec4 v000001feb340e4e0_0;
    %assign/vec4 v000001feb340f020_0, 0;
    %load/vec4 v000001feb340db80_0;
    %assign/vec4 v000001feb340fc00_0, 0;
    %load/vec4 v000001feb3410060_0;
    %assign/vec4 v000001feb340f5c0_0, 0;
    %load/vec4 v000001feb340e9e0_0;
    %assign/vec4 v000001feb340e260_0, 0;
    %load/vec4 v000001feb340d900_0;
    %assign/vec4 v000001feb340e760_0, 0;
    %load/vec4 v000001feb340da40_0;
    %assign/vec4 v000001feb340e940_0, 0;
    %load/vec4 v000001feb340de00_0;
    %assign/vec4 v000001feb340eb20_0, 0;
    %load/vec4 v000001feb340ebc0_0;
    %assign/vec4 v000001feb340ea80_0, 0;
    %load/vec4 v000001feb340f980_0;
    %assign/vec4 v000001feb340ff20_0, 0;
    %load/vec4 v000001feb340fe80_0;
    %assign/vec4 v000001feb340ec60_0, 0;
    %load/vec4 v000001feb340fb60_0;
    %assign/vec4 v000001feb340eee0_0, 0;
    %load/vec4 v000001feb340e3a0_0;
    %assign/vec4 v000001feb340dae0_0, 0;
    %load/vec4 v000001feb340ed00_0;
    %assign/vec4 v000001feb340fa20_0, 0;
    %load/vec4 v000001feb340f700_0;
    %assign/vec4 v000001feb340ee40_0, 0;
    %load/vec4 v000001feb340f8e0_0;
    %assign/vec4 v000001feb340dd60_0, 0;
    %load/vec4 v000001feb340f840_0;
    %assign/vec4 v000001feb340e120_0, 0;
    %load/vec4 v000001feb340f660_0;
    %assign/vec4 v000001feb340ef80_0, 0;
    %load/vec4 v000001feb340e440_0;
    %assign/vec4 v000001feb340e8a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001feb340e8a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340ef80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340e120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ee40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340fa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340dae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340eee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340ea80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb340eb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e940_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb340e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340f5c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340fc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb340f020_0, 0;
    %assign/vec4 v000001feb340e800_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001feb340ba70;
T_12 ;
    %wait E_000001feb339b6e0;
    %load/vec4 v000001feb34185c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001feb3410420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34111e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34116e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3411780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3411460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb34101a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb34106a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34107e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34102e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34115a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb3410e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb3410740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb34104c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001feb3410100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb3410f60_0, 0;
    %assign/vec4 v000001feb34110a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001feb3419060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001feb340dc20_0;
    %assign/vec4 v000001feb34110a0_0, 0;
    %load/vec4 v000001feb340dea0_0;
    %assign/vec4 v000001feb3410f60_0, 0;
    %load/vec4 v000001feb3410560_0;
    %assign/vec4 v000001feb3410100_0, 0;
    %load/vec4 v000001feb3411320_0;
    %assign/vec4 v000001feb34104c0_0, 0;
    %load/vec4 v000001feb3410600_0;
    %assign/vec4 v000001feb3410740_0, 0;
    %load/vec4 v000001feb3410c40_0;
    %assign/vec4 v000001feb3410e20_0, 0;
    %load/vec4 v000001feb340dfe0_0;
    %assign/vec4 v000001feb34115a0_0, 0;
    %load/vec4 v000001feb3410880_0;
    %assign/vec4 v000001feb34102e0_0, 0;
    %load/vec4 v000001feb3411140_0;
    %assign/vec4 v000001feb34107e0_0, 0;
    %load/vec4 v000001feb3411500_0;
    %assign/vec4 v000001feb3410240_0, 0;
    %load/vec4 v000001feb34109c0_0;
    %assign/vec4 v000001feb3410ce0_0, 0;
    %load/vec4 v000001feb3410a60_0;
    %assign/vec4 v000001feb34106a0_0, 0;
    %load/vec4 v000001feb3411280_0;
    %assign/vec4 v000001feb34101a0_0, 0;
    %load/vec4 v000001feb34113c0_0;
    %assign/vec4 v000001feb3410ba0_0, 0;
    %load/vec4 v000001feb3410ec0_0;
    %assign/vec4 v000001feb3410d80_0, 0;
    %load/vec4 v000001feb3411000_0;
    %assign/vec4 v000001feb3411460_0, 0;
    %load/vec4 v000001feb3411640_0;
    %assign/vec4 v000001feb3411780_0, 0;
    %load/vec4 v000001feb3410380_0;
    %assign/vec4 v000001feb3410920_0, 0;
    %load/vec4 v000001feb340e6c0_0;
    %assign/vec4 v000001feb34116e0_0, 0;
    %load/vec4 v000001feb340e080_0;
    %assign/vec4 v000001feb34111e0_0, 0;
    %load/vec4 v000001feb3410b00_0;
    %assign/vec4 v000001feb3410420_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001feb3410420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34111e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34116e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3411780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3411460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb34101a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb34106a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3410240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34107e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34102e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb34115a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb3410e20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb3410740_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb34104c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001feb3410100_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb3410f60_0, 0;
    %assign/vec4 v000001feb34110a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001feb320d960;
T_13 ;
    %wait E_000001feb339afe0;
    %load/vec4 v000001feb3402e70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001feb3403370_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001feb3210390;
T_14 ;
    %wait E_000001feb339ab60;
    %load/vec4 v000001feb34025b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001feb3403410_0;
    %pad/u 33;
    %load/vec4 v000001feb3404090_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001feb3403730_0, 0;
    %assign/vec4 v000001feb3402d30_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001feb3404090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001feb3402d30_0;
    %load/vec4 v000001feb3404090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001feb3403410_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001feb3404090_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001feb3404090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001feb3402d30_0, 0;
    %load/vec4 v000001feb3403410_0;
    %ix/getv 4, v000001feb3404090_0;
    %shiftl 4;
    %assign/vec4 v000001feb3403730_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001feb3404090_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001feb3402d30_0;
    %load/vec4 v000001feb3404090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001feb3403410_0;
    %load/vec4 v000001feb3404090_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001feb3404090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001feb3402d30_0, 0;
    %load/vec4 v000001feb3403410_0;
    %ix/getv 4, v000001feb3404090_0;
    %shiftr 4;
    %assign/vec4 v000001feb3403730_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3402d30_0, 0;
    %load/vec4 v000001feb3403410_0;
    %load/vec4 v000001feb3404090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001feb3403730_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feb3402d30_0, 0;
    %load/vec4 v000001feb3404090_0;
    %load/vec4 v000001feb3403410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001feb3403730_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001feb3172b50;
T_15 ;
    %wait E_000001feb339b0a0;
    %load/vec4 v000001feb33fffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001feb33fe8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb33fee60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb33ff040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb33ffae0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001feb33ffea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb33ff900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb33fefa0_0, 0;
    %assign/vec4 v000001feb3400620_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001feb3323220_0;
    %assign/vec4 v000001feb3400620_0, 0;
    %load/vec4 v000001feb33fe640_0;
    %assign/vec4 v000001feb33fefa0_0, 0;
    %load/vec4 v000001feb34003a0_0;
    %assign/vec4 v000001feb33ff900_0, 0;
    %load/vec4 v000001feb330e6e0_0;
    %assign/vec4 v000001feb33ffea0_0, 0;
    %load/vec4 v000001feb33234a0_0;
    %assign/vec4 v000001feb33ffae0_0, 0;
    %load/vec4 v000001feb330e500_0;
    %assign/vec4 v000001feb33ff040_0, 0;
    %load/vec4 v000001feb33fe5a0_0;
    %assign/vec4 v000001feb33fee60_0, 0;
    %load/vec4 v000001feb33ff180_0;
    %assign/vec4 v000001feb33fe8c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001feb340cd30;
T_16 ;
    %wait E_000001feb339a960;
    %load/vec4 v000001feb3428280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001feb34281e0_0;
    %load/vec4 v000001feb3428320_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb34283c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001feb340cd30;
T_17 ;
    %wait E_000001feb339a960;
    %load/vec4 v000001feb3428320_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001feb34283c0, 4;
    %assign/vec4 v000001feb34271a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001feb340cd30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb3427c40_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001feb3427c40_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001feb3427c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feb34283c0, 0, 4;
    %load/vec4 v000001feb3427c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feb3427c40_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001feb340cd30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feb3427c40_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001feb3427c40_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001feb3427c40_0;
    %load/vec4a v000001feb34283c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001feb3427c40_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001feb3427c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feb3427c40_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001feb340bc00;
T_20 ;
    %wait E_000001feb339b3a0;
    %load/vec4 v000001feb3428f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001feb3427240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3428780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3428fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001feb3427a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001feb3427600_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001feb3428640_0, 0;
    %assign/vec4 v000001feb3427d80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001feb3428be0_0;
    %assign/vec4 v000001feb3427d80_0, 0;
    %load/vec4 v000001feb3427560_0;
    %assign/vec4 v000001feb3428640_0, 0;
    %load/vec4 v000001feb3427920_0;
    %assign/vec4 v000001feb3427a60_0, 0;
    %load/vec4 v000001feb3428c80_0;
    %assign/vec4 v000001feb3427600_0, 0;
    %load/vec4 v000001feb34286e0_0;
    %assign/vec4 v000001feb3428fa0_0, 0;
    %load/vec4 v000001feb3426fc0_0;
    %assign/vec4 v000001feb3427240_0, 0;
    %load/vec4 v000001feb3427ce0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001feb3428780_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001feb31da010;
T_21 ;
    %wait E_000001feb339aae0;
    %load/vec4 v000001feb3439ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001feb343a010_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001feb343a010_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001feb343a010_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001feb33a8970;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feb343a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feb343ab50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001feb33a8970;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001feb343a5b0_0;
    %inv;
    %assign/vec4 v000001feb343a5b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001feb33a8970;
T_24 ;
    %vpi_call 2 63 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feb343ab50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feb343ab50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001feb343a290_0;
    %addi 1, 0, 32;
    %vpi_call 2 78 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
