dut_class: xbase.layout.mos.top.GenericWrapper
impl_lib: AAA_INV_CHAIN_TAP_ROWS
impl_cell: AA_inv_chain
root_dir: gen_outputs/inv_chain_tap_rows

params:
  cls_name: bag3_digital.layout.stdcells.inv_chain_gr.InvChainCoreWithTapRows

  params:
    seg_list: [5, 9]
    dual_output: True

    pinfo:
      tiles:
        - name: ptap_tile
        - name: logic_tile
        - name: ntap_tile
          flip: True
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 3
          tr_widths:
            sup: {1: 2, 2: 2, 3: 2}
            sig: {1: 1, 2: 2, 3: 2}
          tr_spaces:
            !!python/tuple [sup, '']: {1: 1, 2: 1, 3: 1}
            !!python/tuple [sig, '']: {1: 0, 2: 0, 3: 0}
        place_info:
          ptap_tile:
            priority: 2
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: ptap
                width: 84
                threshold: standard
                bot_wires: []
                top_wires:
                  data: ['sup']
                  align: CENTER_COMPACT
          ntap_tile:
            priority: 2
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: ntap
                width: 110
                threshold: standard
                bot_wires: []
                top_wires:
                  data: ['sup']
                  align: CENTER_COMPACT
          logic_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: [sig]
                top_wires: [sig]
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: [sig]
                top_wires: [sig]
        abut_list:
          - [[ptap_tile, 1], [logic_tile, 0]]
          - [[logic_tile, 1], [ntap_tile, 1]]
