#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x137635690 .scope module, "test" "test" 2 207;
 .timescale 0 0;
v0x137654cc0_0 .net/s "EXMEM_IR", 31 0, v0x1376525c0_0;  1 drivers
v0x137654d90_0 .net/s "IDEX_IR", 31 0, v0x137652e40_0;  1 drivers
v0x137654e20_0 .net/s "IFID_IR", 31 0, v0x1376534e0_0;  1 drivers
v0x137654ed0_0 .net/s "MEMWB_IR", 31 0, v0x137652cd0_0;  1 drivers
v0x137654f80_0 .net/s "PC", 31 0, v0x137653d40_0;  1 drivers
v0x137655090_0 .net/s "WD", 31 0, L_0x137657030;  1 drivers
v0x137655160_0 .var "clock", 0 0;
S_0x13762e320 .scope module, "test_cpu" "CPU" 2 210, 2 67 0, S_0x137635690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "PC";
    .port_info 2 /OUTPUT 32 "IFID_IR";
    .port_info 3 /OUTPUT 32 "IDEX_IR";
    .port_info 4 /OUTPUT 32 "EXMEM_IR";
    .port_info 5 /OUTPUT 32 "MEMWB_IR";
    .port_info 6 /OUTPUT 32 "WD";
L_0x1376553c0 .functor AND 1, v0x137652520_0, v0x137652a10_0, C4<1>, C4<1>;
L_0x137656f80 .functor BUFZ 32, L_0x137656ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1376520e0_0 .net "ALUOut", 31 0, v0x137650700_0;  1 drivers
v0x1376521b0_0 .net "ALUctl", 3 0, v0x137640a70_0;  1 drivers
v0x137652240_0 .net "B", 31 0, L_0x137656ab0;  1 drivers
v0x1376522f0_0 .net "Control", 7 0, v0x13764fa60_0;  1 drivers
v0x1376523a0 .array "DMemory", 1023 0, 31 0;
v0x137652470_0 .var "EXMEM_ALUOut", 31 0;
v0x137652520_0 .var "EXMEM_Branch", 0 0;
v0x1376525c0_0 .var "EXMEM_IR", 31 0;
v0x137652670_0 .var "EXMEM_MemWrite", 0 0;
v0x137652780_0 .var "EXMEM_MemtoReg", 0 0;
v0x137652810_0 .var "EXMEM_RD2", 31 0;
v0x1376528c0_0 .var "EXMEM_RegWrite", 0 0;
v0x137652960_0 .var "EXMEM_Target", 31 0;
v0x137652a10_0 .var "EXMEM_Zero", 0 0;
v0x137652ab0_0 .var "EXMEM_rd", 4 0;
v0x137652b60_0 .var "IDEX_ALUOp", 1 0;
v0x137652c20_0 .var "IDEX_ALUSrc", 0 0;
v0x137652db0_0 .var "IDEX_Branch", 0 0;
v0x137652e40_0 .var "IDEX_IR", 31 0;
v0x137652ed0_0 .var "IDEX_MemWrite", 0 0;
v0x137652f60_0 .var "IDEX_MemtoReg", 0 0;
v0x137653000_0 .var "IDEX_PCplus4", 31 0;
v0x1376530c0_0 .var "IDEX_RD1", 31 0;
v0x137653150_0 .var "IDEX_RD2", 31 0;
v0x1376531e0_0 .var "IDEX_RegDst", 0 0;
v0x137653270_0 .var "IDEX_RegWrite", 0 0;
v0x137653300_0 .var "IDEX_SignExt", 31 0;
v0x137653390_0 .var "IDEX_rd", 4 0;
v0x137653430_0 .var "IDEX_rt", 4 0;
v0x1376534e0_0 .var "IFID_IR", 31 0;
v0x137653590_0 .var "IFID_PCplus4", 31 0;
v0x137653640 .array "IMemory", 1023 0, 31 0;
v0x1376536e0_0 .var "MEMWB_ALUOut", 31 0;
v0x137652cd0_0 .var "MEMWB_IR", 31 0;
v0x137653970_0 .var "MEMWB_MemOut", 31 0;
v0x137653a00_0 .var "MEMWB_MemtoReg", 0 0;
v0x137653a90_0 .var "MEMWB_RegWrite", 0 0;
v0x137653b40_0 .var "MEMWB_rd", 4 0;
v0x137653bf0_0 .net "MemOut", 31 0, L_0x137656f80;  1 drivers
v0x137653c90_0 .net "NextPC", 31 0, L_0x137655470;  1 drivers
v0x137653d40_0 .var "PC", 31 0;
v0x137653e00_0 .net "PCplus4", 31 0, v0x137650e90_0;  1 drivers
v0x137653eb0_0 .net "RD1", 31 0, L_0x1376557b0;  1 drivers
v0x137653f60_0 .net "RD2", 31 0, L_0x137655ac0;  1 drivers
v0x137654010_0 .net "SignExtend", 31 0, L_0x1376560a0;  1 drivers
v0x1376540b0_0 .net "Target", 31 0, v0x13764ff90_0;  1 drivers
v0x137654170_0 .net "Unused1", 0 0, L_0x137655260;  1 drivers
v0x137654220_0 .net "Unused2", 0 0, L_0x1376564a0;  1 drivers
v0x1376542d0_0 .net "WD", 31 0, L_0x137657030;  alias, 1 drivers
v0x137654380_0 .net "WR", 4 0, L_0x137656b90;  1 drivers
v0x137654410_0 .net "Zero", 0 0, L_0x137656850;  1 drivers
v0x1376544c0_0 .net *"_ivl_15", 0 0, L_0x137655ed0;  1 drivers
v0x137654550_0 .net *"_ivl_16", 15 0, L_0x137655f70;  1 drivers
v0x137654600_0 .net *"_ivl_19", 15 0, L_0x137656160;  1 drivers
v0x1376546b0_0 .net *"_ivl_26", 29 0, L_0x137656600;  1 drivers
L_0x128058208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137654760_0 .net *"_ivl_28", 1 0, L_0x128058208;  1 drivers
v0x137654810_0 .net *"_ivl_36", 31 0, L_0x137656ca0;  1 drivers
v0x1376548c0_0 .net *"_ivl_38", 31 0, L_0x137656e60;  1 drivers
v0x137654970_0 .net *"_ivl_40", 29 0, L_0x137656d40;  1 drivers
L_0x128058298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137654a20_0 .net *"_ivl_42", 1 0, L_0x128058298;  1 drivers
v0x137654ad0_0 .net *"_ivl_5", 0 0, L_0x1376553c0;  1 drivers
v0x137654b70_0 .net "clock", 0 0, v0x137655160_0;  1 drivers
L_0x137655470 .functor MUXZ 32, v0x137650e90_0, v0x137652960_0, L_0x1376553c0, C4<>;
L_0x137655bb0 .part v0x1376534e0_0, 21, 5;
L_0x137655cd0 .part v0x1376534e0_0, 16, 5;
L_0x137655db0 .part v0x1376534e0_0, 26, 6;
L_0x137655ed0 .part v0x1376534e0_0, 15, 1;
LS_0x137655f70_0_0 .concat [ 1 1 1 1], L_0x137655ed0, L_0x137655ed0, L_0x137655ed0, L_0x137655ed0;
LS_0x137655f70_0_4 .concat [ 1 1 1 1], L_0x137655ed0, L_0x137655ed0, L_0x137655ed0, L_0x137655ed0;
LS_0x137655f70_0_8 .concat [ 1 1 1 1], L_0x137655ed0, L_0x137655ed0, L_0x137655ed0, L_0x137655ed0;
LS_0x137655f70_0_12 .concat [ 1 1 1 1], L_0x137655ed0, L_0x137655ed0, L_0x137655ed0, L_0x137655ed0;
L_0x137655f70 .concat [ 4 4 4 4], LS_0x137655f70_0_0, LS_0x137655f70_0_4, LS_0x137655f70_0_8, LS_0x137655f70_0_12;
L_0x137656160 .part v0x1376534e0_0, 0, 16;
L_0x1376560a0 .concat [ 16 16 0 0], L_0x137656160, L_0x137655f70;
L_0x137656600 .part v0x137653300_0, 0, 30;
L_0x1376566f0 .concat [ 2 30 0 0], L_0x128058208, L_0x137656600;
L_0x137656970 .part v0x137653300_0, 0, 6;
L_0x137656ab0 .functor MUXZ 32, v0x137653150_0, v0x137653300_0, v0x137652c20_0, C4<>;
L_0x137656b90 .functor MUXZ 5, v0x137653430_0, v0x137653390_0, v0x1376531e0_0, C4<>;
L_0x137656ca0 .array/port v0x1376523a0, L_0x137656e60;
L_0x137656d40 .part v0x137652470_0, 2, 30;
L_0x137656e60 .concat [ 30 2 0 0], L_0x137656d40, L_0x128058298;
L_0x137657030 .functor MUXZ 32, v0x1376536e0_0, v0x137653970_0, v0x137653a00_0, C4<>;
S_0x13762fb80 .scope module, "ALUCtrl" "ALUControl" 2 145, 2 49 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x137640a70_0 .var "ALUCtl", 3 0;
v0x13764f670_0 .net "ALUOp", 1 0, v0x137652b60_0;  1 drivers
v0x13764f720_0 .net "FuncCode", 5 0, L_0x137656970;  1 drivers
E_0x13763b240 .event edge, v0x13764f720_0, v0x13764f670_0;
S_0x13764f830 .scope module, "MainCtr" "MainControl" 2 130, 2 36 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 8 "Control";
v0x13764fa60_0 .var "Control", 7 0;
v0x13764fb20_0 .net "Op", 5 0, L_0x137655db0;  1 drivers
E_0x13764fa30 .event edge, v0x13764fb20_0;
S_0x13764fc00 .scope module, "branch" "alu" 2 143, 2 17 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x13764fee0_0 .net "A", 31 0, L_0x1376566f0;  1 drivers
v0x13764ff90_0 .var "ALUOut", 31 0;
L_0x1280581c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x137650040_0 .net "ALUctl", 3 0, L_0x1280581c0;  1 drivers
v0x137650100_0 .net "B", 31 0, v0x137653000_0;  1 drivers
v0x1376501b0_0 .net "Zero", 0 0, L_0x1376564a0;  alias, 1 drivers
L_0x128058178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137650290_0 .net/2u *"_ivl_0", 31 0, L_0x128058178;  1 drivers
E_0x13764fe90 .event edge, v0x137650100_0, v0x13764fee0_0, v0x137650040_0;
L_0x1376564a0 .cmp/eq 32, v0x13764ff90_0, L_0x128058178;
S_0x1376503c0 .scope module, "ex" "alu" 2 144, 2 17 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x137650650_0 .net "A", 31 0, v0x1376530c0_0;  1 drivers
v0x137650700_0 .var "ALUOut", 31 0;
v0x1376507b0_0 .net "ALUctl", 3 0, v0x137640a70_0;  alias, 1 drivers
v0x137650880_0 .net "B", 31 0, L_0x137656ab0;  alias, 1 drivers
v0x137650920_0 .net "Zero", 0 0, L_0x137656850;  alias, 1 drivers
L_0x128058250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137650a00_0 .net/2u *"_ivl_0", 31 0, L_0x128058250;  1 drivers
E_0x137650600 .event edge, v0x137650880_0, v0x137650650_0, v0x137640a70_0;
L_0x137656850 .cmp/eq 32, v0x137650700_0, L_0x128058250;
S_0x137650b30 .scope module, "fetch" "alu" 2 115, 2 17 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x137650de0_0 .net "A", 31 0, v0x137653d40_0;  alias, 1 drivers
v0x137650e90_0 .var "ALUOut", 31 0;
L_0x128058058 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x137650f40_0 .net "ALUctl", 3 0, L_0x128058058;  1 drivers
L_0x1280580a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x137651000_0 .net "B", 31 0, L_0x1280580a0;  1 drivers
v0x1376510b0_0 .net "Zero", 0 0, L_0x137655260;  alias, 1 drivers
L_0x128058010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137651190_0 .net/2u *"_ivl_0", 31 0, L_0x128058010;  1 drivers
E_0x137650db0 .event edge, v0x137651000_0, v0x137650de0_0, v0x137650f40_0;
L_0x137655260 .cmp/eq 32, v0x137650e90_0, L_0x128058010;
S_0x1376512c0 .scope module, "rf" "reg_file" 2 129, 2 3 0, S_0x13762e320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x1376557b0 .functor BUFZ 32, L_0x137655570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137655ac0 .functor BUFZ 32, L_0x1376558a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137651580_0 .net "RD1", 31 0, L_0x1376557b0;  alias, 1 drivers
v0x137651640_0 .net "RD2", 31 0, L_0x137655ac0;  alias, 1 drivers
v0x1376516f0_0 .net "RR1", 4 0, L_0x137655bb0;  1 drivers
v0x1376517b0_0 .net "RR2", 4 0, L_0x137655cd0;  1 drivers
v0x137651860_0 .net "RegWrite", 0 0, v0x137653a90_0;  1 drivers
v0x137651940 .array "Regs", 31 0, 31 0;
v0x1376519e0_0 .net "WD", 31 0, L_0x137657030;  alias, 1 drivers
v0x137651a90_0 .net "WR", 4 0, v0x137653b40_0;  1 drivers
v0x137651b40_0 .net *"_ivl_0", 31 0, L_0x137655570;  1 drivers
v0x137651c50_0 .net *"_ivl_10", 6 0, L_0x137655940;  1 drivers
L_0x128058130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137651d00_0 .net *"_ivl_13", 1 0, L_0x128058130;  1 drivers
v0x137651db0_0 .net *"_ivl_2", 6 0, L_0x137655650;  1 drivers
L_0x1280580e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137651e60_0 .net *"_ivl_5", 1 0, L_0x1280580e8;  1 drivers
v0x137651f10_0 .net *"_ivl_8", 31 0, L_0x1376558a0;  1 drivers
v0x137651fc0_0 .net "clock", 0 0, v0x137655160_0;  alias, 1 drivers
E_0x13764fde0 .event negedge, v0x137651fc0_0;
L_0x137655570 .array/port v0x137651940, L_0x137655650;
L_0x137655650 .concat [ 5 2 0 0], L_0x137655bb0, L_0x1280580e8;
L_0x1376558a0 .array/port v0x137651940, L_0x137655940;
L_0x137655940 .concat [ 5 2 0 0], L_0x137655cd0, L_0x128058130;
    .scope S_0x137650b30;
T_0 ;
    %wait E_0x137650db0;
    %load/vec4 v0x137650f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x137650de0_0;
    %load/vec4 v0x137651000_0;
    %and;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x137650de0_0;
    %load/vec4 v0x137651000_0;
    %or;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x137650de0_0;
    %load/vec4 v0x137651000_0;
    %add;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x137650de0_0;
    %load/vec4 v0x137651000_0;
    %sub;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x137650de0_0;
    %load/vec4 v0x137651000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x137650de0_0;
    %inv;
    %load/vec4 v0x137651000_0;
    %inv;
    %and;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x137650de0_0;
    %inv;
    %load/vec4 v0x137651000_0;
    %inv;
    %or;
    %assign/vec4 v0x137650e90_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1376512c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137651940, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1376512c0;
T_2 ;
    %wait E_0x13764fde0;
    %load/vec4 v0x137651860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x137651a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1376519e0_0;
    %load/vec4 v0x137651a90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137651940, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13764f830;
T_3 ;
    %wait E_0x13764fa30;
    %load/vec4 v0x13764fb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x13764fa60_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 112, 0, 8;
    %assign/vec4 v0x13764fa60_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x13764fa60_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x13764fa60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x13764fa60_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13764fc00;
T_4 ;
    %wait E_0x13764fe90;
    %load/vec4 v0x137650040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x13764fee0_0;
    %load/vec4 v0x137650100_0;
    %and;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x13764fee0_0;
    %load/vec4 v0x137650100_0;
    %or;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x13764fee0_0;
    %load/vec4 v0x137650100_0;
    %add;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x13764fee0_0;
    %load/vec4 v0x137650100_0;
    %sub;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x13764fee0_0;
    %load/vec4 v0x137650100_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x13764fee0_0;
    %inv;
    %load/vec4 v0x137650100_0;
    %inv;
    %and;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x13764fee0_0;
    %inv;
    %load/vec4 v0x137650100_0;
    %inv;
    %or;
    %assign/vec4 v0x13764ff90_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1376503c0;
T_5 ;
    %wait E_0x137650600;
    %load/vec4 v0x1376507b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x137650650_0;
    %load/vec4 v0x137650880_0;
    %and;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x137650650_0;
    %load/vec4 v0x137650880_0;
    %or;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x137650650_0;
    %load/vec4 v0x137650880_0;
    %add;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x137650650_0;
    %load/vec4 v0x137650880_0;
    %sub;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x137650650_0;
    %load/vec4 v0x137650880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x137650650_0;
    %inv;
    %load/vec4 v0x137650880_0;
    %inv;
    %and;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x137650650_0;
    %inv;
    %load/vec4 v0x137650880_0;
    %inv;
    %or;
    %assign/vec4 v0x137650700_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13762fb80;
T_6 ;
    %wait E_0x13763b240;
    %load/vec4 v0x13764f670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13764f720_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x137640a70_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13762e320;
T_7 ;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 19552298, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 291504133, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 2886270980, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 21647399, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137653640, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1376523a0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1376523a0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x13762e320;
T_8 ;
    %wait E_0x13764fde0;
    %load/vec4 v0x137652670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x137652810_0;
    %load/vec4 v0x137652470_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1376523a0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13762e320;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137653d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137653270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1376531e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137652b60_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1376534e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1376528c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137652670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137652960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137653a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137653a00_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x13762e320;
T_10 ;
    %wait E_0x13764fde0;
    %load/vec4 v0x137653c90_0;
    %assign/vec4 v0x137653d40_0, 0;
    %load/vec4 v0x137653e00_0;
    %assign/vec4 v0x137653590_0, 0;
    %load/vec4 v0x137653d40_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x137653640, 4;
    %assign/vec4 v0x1376534e0_0, 0;
    %load/vec4 v0x1376534e0_0;
    %assign/vec4 v0x137652e40_0, 0;
    %load/vec4 v0x1376522f0_0;
    %split/vec4 2;
    %assign/vec4 v0x137652b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x137652db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x137652ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x137653270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x137652f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x137652c20_0, 0;
    %assign/vec4 v0x1376531e0_0, 0;
    %load/vec4 v0x137653590_0;
    %assign/vec4 v0x137653000_0, 0;
    %load/vec4 v0x137653eb0_0;
    %assign/vec4 v0x1376530c0_0, 0;
    %load/vec4 v0x137653f60_0;
    %assign/vec4 v0x137653150_0, 0;
    %load/vec4 v0x137654010_0;
    %assign/vec4 v0x137653300_0, 0;
    %load/vec4 v0x1376534e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x137653430_0, 0;
    %load/vec4 v0x1376534e0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x137653390_0, 0;
    %load/vec4 v0x137652e40_0;
    %assign/vec4 v0x1376525c0_0, 0;
    %load/vec4 v0x137653270_0;
    %assign/vec4 v0x1376528c0_0, 0;
    %load/vec4 v0x137652f60_0;
    %assign/vec4 v0x137652780_0, 0;
    %load/vec4 v0x137652db0_0;
    %assign/vec4 v0x137652520_0, 0;
    %load/vec4 v0x137652ed0_0;
    %assign/vec4 v0x137652670_0, 0;
    %load/vec4 v0x1376540b0_0;
    %assign/vec4 v0x137652960_0, 0;
    %load/vec4 v0x137654410_0;
    %assign/vec4 v0x137652a10_0, 0;
    %load/vec4 v0x1376520e0_0;
    %assign/vec4 v0x137652470_0, 0;
    %load/vec4 v0x137653150_0;
    %assign/vec4 v0x137652810_0, 0;
    %load/vec4 v0x137654380_0;
    %assign/vec4 v0x137652ab0_0, 0;
    %load/vec4 v0x1376525c0_0;
    %assign/vec4 v0x137652cd0_0, 0;
    %load/vec4 v0x1376528c0_0;
    %assign/vec4 v0x137653a90_0, 0;
    %load/vec4 v0x137652780_0;
    %assign/vec4 v0x137653a00_0, 0;
    %load/vec4 v0x137653bf0_0;
    %assign/vec4 v0x137653970_0, 0;
    %load/vec4 v0x137652470_0;
    %assign/vec4 v0x1376536e0_0, 0;
    %load/vec4 v0x137652ab0_0;
    %assign/vec4 v0x137653b40_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x137635690;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x137655160_0;
    %inv;
    %store/vec4 v0x137655160_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x137635690;
T_12 ;
    %vpi_call 2 213 "$display", "PC   IFID_IR  IDEX_IR  EXMEM_IR MEMWB_IR  WD" {0 0 0};
    %vpi_call 2 214 "$monitor", "%3d  %h %h %h %h %2d", v0x137654f80_0, v0x137654e20_0, v0x137654d90_0, v0x137654cc0_0, v0x137654ed0_0, v0x137655090_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137655160_0, 0, 1;
    %delay 69, 0;
    %vpi_call 2 216 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-pipe.vl";
