Release 13.4 - xst O.87xf (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Clock_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock_Top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : Clock_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SecondPulse.v" in library work
Compiling verilog file "disp.v" in library work
Module <SecondPulse> compiled
WARNING:HDLCompilers:299 - "disp.v" line 62 Too many digits specified in binary constant
Compiling verilog file "cnt60_second.v" in library work
Module <disp> compiled
Compiling verilog file "cnt60.v" in library work
Module <cnt60_second> compiled
Compiling verilog file "cnt24.v" in library work
Module <cnt60> compiled
Compiling verilog file "Clock_Top.v" in library work
Module <cnt24> compiled
Module <Clock_Top> compiled
No errors in compilation
Analysis of file <"Clock_Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Clock_Top> in library <work>.

Analyzing hierarchy for module <SecondPulse> in library <work>.

Analyzing hierarchy for module <cnt60_second> in library <work>.

Analyzing hierarchy for module <cnt60> in library <work>.

Analyzing hierarchy for module <cnt24> in library <work>.

Analyzing hierarchy for module <disp> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Clock_Top>.
Module <Clock_Top> is correct for synthesis.
 
Analyzing module <SecondPulse> in library <work>.
Module <SecondPulse> is correct for synthesis.
 
Analyzing module <cnt60_second> in library <work>.
Module <cnt60_second> is correct for synthesis.
 
Analyzing module <cnt60> in library <work>.
Module <cnt60> is correct for synthesis.
 
Analyzing module <cnt24> in library <work>.
Module <cnt24> is correct for synthesis.
 
Analyzing module <disp> in library <work>.
Module <disp> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SecondPulse>.
    Related source file is "SecondPulse.v".
    Found 1-bit register for signal <sec>.
    Found 27-bit up counter for signal <q1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <SecondPulse> synthesized.


Synthesizing Unit <cnt60_second>.
    Related source file is "cnt60_second.v".
    Found 4-bit up counter for signal <cnt60_H>.
    Found 4-bit register for signal <cnt60_L>.
    Found 1-bit register for signal <carry>.
    Found 4-bit adder for signal <cnt60_L$addsub0000> created at line 42.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cnt60_second> synthesized.


Synthesizing Unit <cnt60>.
    Related source file is "cnt60.v".
    Found 4-bit register for signal <cnt60_H>.
    Found 4-bit register for signal <cnt60_L>.
    Found 1-bit register for signal <carry>.
    Found 4-bit adder for signal <cnt60_H$share0000>.
    Found 4-bit adder for signal <cnt60_L$share0000>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <cnt60> synthesized.


Synthesizing Unit <cnt24>.
    Related source file is "cnt24.v".
    Found 4-bit register for signal <cnt24_H>.
    Found 4-bit register for signal <cnt24_L>.
    Found 1-bit register for signal <carry>.
    Found 4-bit adder for signal <cnt24_H$share0000>.
    Found 4-bit adder for signal <cnt24_L$addsub0000> created at line 59.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <cnt24> synthesized.


Synthesizing Unit <disp>.
    Related source file is "disp.v".
    Found 16x7-bit ROM for signal <a_to_g>.
    Found 17-bit up counter for signal <clkdiv>.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <disp> synthesized.


Synthesizing Unit <Clock_Top>.
    Related source file is "Clock_Top.v".
WARNING:Xst:646 - Signal <carryaa> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Second_L> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Second_H> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Clock_Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 5
# Counters                                             : 3
 17-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 4
 4-bit register                                        : 5
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 5
# Counters                                             : 3
 17-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Clock_Top> ...

Optimizing unit <cnt60_second> ...

Optimizing unit <cnt60> ...

Optimizing unit <cnt24> ...

Optimizing unit <disp> ...
WARNING:Xst:2677 - Node <U3/carry> of sequential type is unconnected in block <Clock_Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock_Top, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Clock_Top.ngr
Top Level Output File Name         : Clock_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 248
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 42
#      LUT2                        : 35
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT4                        : 36
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 49
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 71
#      FD                          : 17
#      FDC                         : 31
#      FDCE                        : 20
#      FDE                         : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       77  out of    960     8%  
 Number of Slice Flip Flops:             71  out of   1920     3%  
 Number of 4 input LUTs:                147  out of   1920     7%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
U0/sec1                            | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 51    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.367ns (Maximum Frequency: 157.060MHz)
   Minimum input arrival time before clock: 5.321ns
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.154ns (frequency: 162.497MHz)
  Total number of paths / destination ports: 1288 / 46
-------------------------------------------------------------------------
Delay:               6.154ns (Levels of Logic = 9)
  Source:            U0/q1_7 (FF)
  Destination:       U0/sec (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U0/q1_7 to U0/sec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  U0/q1_7 (U0/q1_7)
     LUT3:I0->O            1   0.704   0.000  U0/q1_cmp_eq0000_wg_lut<0> (U0/q1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  U0/q1_cmp_eq0000_wg_cy<0> (U0/q1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U0/q1_cmp_eq0000_wg_cy<1> (U0/q1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U0/q1_cmp_eq0000_wg_cy<2> (U0/q1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U0/q1_cmp_eq0000_wg_cy<3> (U0/q1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U0/q1_cmp_eq0000_wg_cy<4> (U0/q1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U0/q1_cmp_eq0000_wg_cy<5> (U0/q1_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          28   0.459   1.340  U0/q1_cmp_eq0000_wg_cy<6> (U0/q1_cmp_eq0000)
     LUT2:I1->O            1   0.704   0.420  U0/sec_and00001 (U0/sec_and0000)
     FDE:CE                    0.555          U0/sec
    ----------------------------------------
    Total                      6.154ns (3.772ns logic, 2.382ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U0/sec1'
  Clock period: 6.367ns (frequency: 157.060MHz)
  Total number of paths / destination ports: 249 / 47
-------------------------------------------------------------------------
Delay:               6.367ns (Levels of Logic = 4)
  Source:            U3/cnt24_H_2 (FF)
  Destination:       U3/cnt24_H_3 (FF)
  Source Clock:      U0/sec1 rising
  Destination Clock: U0/sec1 rising

  Data Path: U3/cnt24_H_2 to U3/cnt24_H_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  U3/cnt24_H_2 (U3/cnt24_H_2)
     LUT2_L:I0->LO         1   0.704   0.104  U3/cnt24_H_not00014_SW0 (N6)
     LUT4:I3->O            2   0.704   0.447  U3/cnt24_H_not00014 (U3/cnt24_H_not0001_bdd2)
     MUXF5:S->O            1   0.739   0.424  U3/cnt24_H_not0001223 (U3/cnt24_H_not0001223)
     LUT4:I3->O            4   0.704   0.587  U3/cnt24_H_not0001262 (U3/cnt24_H_not0001)
     FDCE:CE                   0.555          U3/cnt24_H_0
    ----------------------------------------
    Total                      6.367ns (3.997ns logic, 2.370ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.341ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U0/sec (FF)
  Destination Clock: clk rising

  Data Path: clr to U0/sec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   1.218   1.444  clr_IBUF (clr_IBUF)
     LUT2:I0->O            1   0.704   0.420  U0/sec_and00001 (U0/sec_and0000)
     FDE:CE                    0.555          U0/sec
    ----------------------------------------
    Total                      4.341ns (2.477ns logic, 1.864ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U0/sec1'
  Total number of paths / destination ports: 49 / 23
-------------------------------------------------------------------------
Offset:              5.321ns (Levels of Logic = 4)
  Source:            set_hour_H (PAD)
  Destination:       U3/cnt24_H_3 (FF)
  Destination Clock: U0/sec1 rising

  Data Path: set_hour_H to U3/cnt24_H_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  set_hour_H_IBUF (set_hour_H_IBUF)
     LUT3:I0->O            1   0.704   0.000  U3/cnt24_H_not0001223_G (N16)
     MUXF5:I1->O           1   0.321   0.424  U3/cnt24_H_not0001223 (U3/cnt24_H_not0001223)
     LUT4:I3->O            4   0.704   0.587  U3/cnt24_H_not0001262 (U3/cnt24_H_not0001)
     FDCE:CE                   0.555          U3/cnt24_H_0
    ----------------------------------------
    Total                      5.321ns (3.502ns logic, 1.819ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 93 / 12
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            U4/clkdiv_15 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk rising

  Data Path: U4/clkdiv_15 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  U4/clkdiv_15 (U4/clkdiv_15)
     LUT3:I0->O            1   0.704   0.000  U4/Mmux_digit_3 (U4/Mmux_digit_3)
     MUXF5:I1->O           7   0.321   0.883  U4/Mmux_digit_2_f5 (U4/digit<0>)
     LUT4:I0->O            1   0.704   0.420  U4/Mrom_a_to_g31 (a_to_g_3_OBUF)
     OBUF:I->O                 3.272          a_to_g_3_OBUF (a_to_g<3>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/sec1'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              7.731ns (Levels of Logic = 4)
  Source:            U3/cnt24_L_1 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      U0/sec1 rising

  Data Path: U3/cnt24_L_1 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.591   0.836  U3/cnt24_L_1 (U3/cnt24_L_1)
     LUT3:I1->O            1   0.704   0.000  U4/Mmux_digit_31 (U4/Mmux_digit_31)
     MUXF5:I1->O           7   0.321   0.883  U4/Mmux_digit_2_f5_0 (U4/digit<1>)
     LUT4:I0->O            1   0.704   0.420  U4/Mrom_a_to_g41 (a_to_g_4_OBUF)
     OBUF:I->O                 3.272          a_to_g_4_OBUF (a_to_g<4>)
    ----------------------------------------
    Total                      7.731ns (5.592ns logic, 2.139ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.52 secs
 
--> 

Total memory usage is 248692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

