
F407_PRO_BallControl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ea0  0800d5f8  0800d5f8  0001d5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e498  0800e498  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800e498  0800e498  0001e498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4a0  0800e4a0  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4a0  0800e4a0  0001e4a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4a4  0800e4a4  0001e4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800e4a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000968  200001ec  0800e694  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b54  0800e694  00020b54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e723  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ef6  00000000  00000000  0003e93f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00042838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001320  00000000  00000000  00043ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005cf7  00000000  00000000  00045000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ab2e  00000000  00000000  0004acf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1e3d  00000000  00000000  00065825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00137662  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a48  00000000  00000000  001376b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d5dc 	.word	0x0800d5dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800d5dc 	.word	0x0800d5dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2110      	movs	r1, #16
 8000f88:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000f8a:	f004 f955 	bl	8005238 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2104      	movs	r1, #4
 8000f92:	4808      	ldr	r0, [pc, #32]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000f94:	f004 f950 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000f98:	200a      	movs	r0, #10
 8000f9a:	f003 fa61 	bl	8004460 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2104      	movs	r1, #4
 8000fa2:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <ssd1306_Reset+0x34>)
 8000fa4:	f004 f948 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f003 fa59 	bl	8004460 <HAL_Delay>
}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2110      	movs	r1, #16
 8000fc6:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fc8:	f004 f936 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2108      	movs	r1, #8
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fd2:	f004 f931 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8000fd6:	1df9      	adds	r1, r7, #7
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4807      	ldr	r0, [pc, #28]	; (8000ffc <ssd1306_WriteCommand+0x44>)
 8000fe0:	f005 ffa5 	bl	8006f2e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2110      	movs	r1, #16
 8000fe8:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <ssd1306_WriteCommand+0x40>)
 8000fea:	f004 f925 	bl	8005238 <HAL_GPIO_WritePin>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	20000924 	.word	0x20000924

08001000 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800100a:	2200      	movs	r2, #0
 800100c:	2110      	movs	r1, #16
 800100e:	480c      	ldr	r0, [pc, #48]	; (8001040 <ssd1306_WriteData+0x40>)
 8001010:	f004 f912 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001014:	2201      	movs	r2, #1
 8001016:	2108      	movs	r1, #8
 8001018:	4809      	ldr	r0, [pc, #36]	; (8001040 <ssd1306_WriteData+0x40>)
 800101a:	f004 f90d 	bl	8005238 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	b29a      	uxth	r2, r3
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	4806      	ldr	r0, [pc, #24]	; (8001044 <ssd1306_WriteData+0x44>)
 800102a:	f005 ff80 	bl	8006f2e <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800102e:	2201      	movs	r2, #1
 8001030:	2110      	movs	r1, #16
 8001032:	4803      	ldr	r0, [pc, #12]	; (8001040 <ssd1306_WriteData+0x40>)
 8001034:	f004 f900 	bl	8005238 <HAL_GPIO_WritePin>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40021000 	.word	0x40021000
 8001044:	20000924 	.word	0x20000924

08001048 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800104c:	f7ff ff98 	bl	8000f80 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001050:	2064      	movs	r0, #100	; 0x64
 8001052:	f003 fa05 	bl	8004460 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001056:	2000      	movs	r0, #0
 8001058:	f000 fa88 	bl	800156c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800105c:	2020      	movs	r0, #32
 800105e:	f7ff ffab 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001062:	2000      	movs	r0, #0
 8001064:	f7ff ffa8 	bl	8000fb8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001068:	20b0      	movs	r0, #176	; 0xb0
 800106a:	f7ff ffa5 	bl	8000fb8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f7ff ffa2 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001074:	2000      	movs	r0, #0
 8001076:	f7ff ff9f 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800107a:	2010      	movs	r0, #16
 800107c:	f7ff ff9c 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001080:	2040      	movs	r0, #64	; 0x40
 8001082:	f7ff ff99 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001086:	20ff      	movs	r0, #255	; 0xff
 8001088:	f000 fa5d 	bl	8001546 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800108c:	20a1      	movs	r0, #161	; 0xa1
 800108e:	f7ff ff93 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001092:	20a6      	movs	r0, #166	; 0xa6
 8001094:	f7ff ff90 	bl	8000fb8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001098:	20a8      	movs	r0, #168	; 0xa8
 800109a:	f7ff ff8d 	bl	8000fb8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800109e:	203f      	movs	r0, #63	; 0x3f
 80010a0:	f7ff ff8a 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80010a4:	20a4      	movs	r0, #164	; 0xa4
 80010a6:	f7ff ff87 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80010aa:	20d3      	movs	r0, #211	; 0xd3
 80010ac:	f7ff ff84 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff ff81 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80010b6:	20d5      	movs	r0, #213	; 0xd5
 80010b8:	f7ff ff7e 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80010bc:	20f0      	movs	r0, #240	; 0xf0
 80010be:	f7ff ff7b 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80010c2:	20d9      	movs	r0, #217	; 0xd9
 80010c4:	f7ff ff78 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80010c8:	2022      	movs	r0, #34	; 0x22
 80010ca:	f7ff ff75 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80010ce:	20da      	movs	r0, #218	; 0xda
 80010d0:	f7ff ff72 	bl	8000fb8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80010d4:	2012      	movs	r0, #18
 80010d6:	f7ff ff6f 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80010da:	20db      	movs	r0, #219	; 0xdb
 80010dc:	f7ff ff6c 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80010e0:	2020      	movs	r0, #32
 80010e2:	f7ff ff69 	bl	8000fb8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80010e6:	208d      	movs	r0, #141	; 0x8d
 80010e8:	f7ff ff66 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80010ec:	2014      	movs	r0, #20
 80010ee:	f7ff ff63 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80010f2:	2001      	movs	r0, #1
 80010f4:	f000 fa3a 	bl	800156c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 f80f 	bl	800111c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80010fe:	f000 f831 	bl	8001164 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <ssd1306_Init+0xd0>)
 8001104:	2200      	movs	r2, #0
 8001106:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001108:	4b03      	ldr	r3, [pc, #12]	; (8001118 <ssd1306_Init+0xd0>)
 800110a:	2200      	movs	r2, #0
 800110c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800110e:	4b02      	ldr	r3, [pc, #8]	; (8001118 <ssd1306_Init+0xd0>)
 8001110:	2201      	movs	r2, #1
 8001112:	715a      	strb	r2, [r3, #5]
}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	20000608 	.word	0x20000608

0800111c <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	e00d      	b.n	8001148 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <ssd1306_Fill+0x1a>
 8001132:	2100      	movs	r1, #0
 8001134:	e000      	b.n	8001138 <ssd1306_Fill+0x1c>
 8001136:	21ff      	movs	r1, #255	; 0xff
 8001138:	4a09      	ldr	r2, [pc, #36]	; (8001160 <ssd1306_Fill+0x44>)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	4413      	add	r3, r2
 800113e:	460a      	mov	r2, r1
 8001140:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	3301      	adds	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800114e:	d3ed      	bcc.n	800112c <ssd1306_Fill+0x10>
    }
}
 8001150:	bf00      	nop
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	20000208 	.word	0x20000208

08001164 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e016      	b.n	800119e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	3b50      	subs	r3, #80	; 0x50
 8001174:	b2db      	uxtb	r3, r3
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff1e 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800117c:	2000      	movs	r0, #0
 800117e:	f7ff ff1b 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8001182:	2010      	movs	r0, #16
 8001184:	f7ff ff18 	bl	8000fb8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	01db      	lsls	r3, r3, #7
 800118c:	4a08      	ldr	r2, [pc, #32]	; (80011b0 <ssd1306_UpdateScreen+0x4c>)
 800118e:	4413      	add	r3, r2
 8001190:	2180      	movs	r1, #128	; 0x80
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff34 	bl	8001000 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	3301      	adds	r3, #1
 800119c:	71fb      	strb	r3, [r7, #7]
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	d9e5      	bls.n	8001170 <ssd1306_UpdateScreen+0xc>
    }
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000208 	.word	0x20000208

080011b4 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
 80011be:	460b      	mov	r3, r1
 80011c0:	71bb      	strb	r3, [r7, #6]
 80011c2:	4613      	mov	r3, r2
 80011c4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80011c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	db48      	blt.n	8001260 <ssd1306_DrawPixel+0xac>
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	2b3f      	cmp	r3, #63	; 0x3f
 80011d2:	d845      	bhi.n	8001260 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <ssd1306_DrawPixel+0xb8>)
 80011d6:	791b      	ldrb	r3, [r3, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d006      	beq.n	80011ea <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 80011dc:	797b      	ldrb	r3, [r7, #5]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 80011ea:	797b      	ldrb	r3, [r7, #5]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d11a      	bne.n	8001226 <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	79bb      	ldrb	r3, [r7, #6]
 80011f4:	08db      	lsrs	r3, r3, #3
 80011f6:	b2d8      	uxtb	r0, r3
 80011f8:	4603      	mov	r3, r0
 80011fa:	01db      	lsls	r3, r3, #7
 80011fc:	4413      	add	r3, r2
 80011fe:	4a1c      	ldr	r2, [pc, #112]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001200:	5cd3      	ldrb	r3, [r2, r3]
 8001202:	b25a      	sxtb	r2, r3
 8001204:	79bb      	ldrb	r3, [r7, #6]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	2101      	movs	r1, #1
 800120c:	fa01 f303 	lsl.w	r3, r1, r3
 8001210:	b25b      	sxtb	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b259      	sxtb	r1, r3
 8001216:	79fa      	ldrb	r2, [r7, #7]
 8001218:	4603      	mov	r3, r0
 800121a:	01db      	lsls	r3, r3, #7
 800121c:	4413      	add	r3, r2
 800121e:	b2c9      	uxtb	r1, r1
 8001220:	4a13      	ldr	r2, [pc, #76]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001222:	54d1      	strb	r1, [r2, r3]
 8001224:	e01d      	b.n	8001262 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001226:	79fa      	ldrb	r2, [r7, #7]
 8001228:	79bb      	ldrb	r3, [r7, #6]
 800122a:	08db      	lsrs	r3, r3, #3
 800122c:	b2d8      	uxtb	r0, r3
 800122e:	4603      	mov	r3, r0
 8001230:	01db      	lsls	r3, r3, #7
 8001232:	4413      	add	r3, r2
 8001234:	4a0e      	ldr	r2, [pc, #56]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 8001236:	5cd3      	ldrb	r3, [r2, r3]
 8001238:	b25a      	sxtb	r2, r3
 800123a:	79bb      	ldrb	r3, [r7, #6]
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	2101      	movs	r1, #1
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	b25b      	sxtb	r3, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	b25b      	sxtb	r3, r3
 800124c:	4013      	ands	r3, r2
 800124e:	b259      	sxtb	r1, r3
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	4603      	mov	r3, r0
 8001254:	01db      	lsls	r3, r3, #7
 8001256:	4413      	add	r3, r2
 8001258:	b2c9      	uxtb	r1, r1
 800125a:	4a05      	ldr	r2, [pc, #20]	; (8001270 <ssd1306_DrawPixel+0xbc>)
 800125c:	54d1      	strb	r1, [r2, r3]
 800125e:	e000      	b.n	8001262 <ssd1306_DrawPixel+0xae>
        return;
 8001260:	bf00      	nop
    }
}
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	20000608 	.word	0x20000608
 8001270:	20000208 	.word	0x20000208

08001274 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001274:	b590      	push	{r4, r7, lr}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	4604      	mov	r4, r0
 800127c:	1d38      	adds	r0, r7, #4
 800127e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001282:	461a      	mov	r2, r3
 8001284:	4623      	mov	r3, r4
 8001286:	73fb      	strb	r3, [r7, #15]
 8001288:	4613      	mov	r3, r2
 800128a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b1f      	cmp	r3, #31
 8001290:	d902      	bls.n	8001298 <ssd1306_WriteChar+0x24>
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	2b7e      	cmp	r3, #126	; 0x7e
 8001296:	d901      	bls.n	800129c <ssd1306_WriteChar+0x28>
        return 0;
 8001298:	2300      	movs	r3, #0
 800129a:	e06d      	b.n	8001378 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800129c:	4b38      	ldr	r3, [pc, #224]	; (8001380 <ssd1306_WriteChar+0x10c>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	793b      	ldrb	r3, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	2b80      	cmp	r3, #128	; 0x80
 80012a8:	dc06      	bgt.n	80012b8 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80012aa:	4b35      	ldr	r3, [pc, #212]	; (8001380 <ssd1306_WriteChar+0x10c>)
 80012ac:	885b      	ldrh	r3, [r3, #2]
 80012ae:	461a      	mov	r2, r3
 80012b0:	797b      	ldrb	r3, [r7, #5]
 80012b2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80012b4:	2b40      	cmp	r3, #64	; 0x40
 80012b6:	dd01      	ble.n	80012bc <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	e05d      	b.n	8001378 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
 80012c0:	e04c      	b.n	800135c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	3b20      	subs	r3, #32
 80012c8:	7979      	ldrb	r1, [r7, #5]
 80012ca:	fb01 f303 	mul.w	r3, r1, r3
 80012ce:	4619      	mov	r1, r3
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	440b      	add	r3, r1
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	4413      	add	r3, r2
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	e034      	b.n	800134c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d012      	beq.n	8001318 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80012f2:	4b23      	ldr	r3, [pc, #140]	; (8001380 <ssd1306_WriteChar+0x10c>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4413      	add	r3, r2
 80012fe:	b2d8      	uxtb	r0, r3
 8001300:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001302:	885b      	ldrh	r3, [r3, #2]
 8001304:	b2da      	uxtb	r2, r3
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4413      	add	r3, r2
 800130c:	b2db      	uxtb	r3, r3
 800130e:	7bba      	ldrb	r2, [r7, #14]
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff ff4f 	bl	80011b4 <ssd1306_DrawPixel>
 8001316:	e016      	b.n	8001346 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001318:	4b19      	ldr	r3, [pc, #100]	; (8001380 <ssd1306_WriteChar+0x10c>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	4413      	add	r3, r2
 8001324:	b2d8      	uxtb	r0, r3
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001328:	885b      	ldrh	r3, [r3, #2]
 800132a:	b2da      	uxtb	r2, r3
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	b2db      	uxtb	r3, r3
 8001330:	4413      	add	r3, r2
 8001332:	b2d9      	uxtb	r1, r3
 8001334:	7bbb      	ldrb	r3, [r7, #14]
 8001336:	2b00      	cmp	r3, #0
 8001338:	bf0c      	ite	eq
 800133a:	2301      	moveq	r3, #1
 800133c:	2300      	movne	r3, #0
 800133e:	b2db      	uxtb	r3, r3
 8001340:	461a      	mov	r2, r3
 8001342:	f7ff ff37 	bl	80011b4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	3301      	adds	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
 800134c:	793b      	ldrb	r3, [r7, #4]
 800134e:	461a      	mov	r2, r3
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	4293      	cmp	r3, r2
 8001354:	d3c5      	bcc.n	80012e2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3301      	adds	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	461a      	mov	r2, r3
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	4293      	cmp	r3, r2
 8001364:	d3ad      	bcc.n	80012c2 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001368:	881a      	ldrh	r2, [r3, #0]
 800136a:	793b      	ldrb	r3, [r7, #4]
 800136c:	b29b      	uxth	r3, r3
 800136e:	4413      	add	r3, r2
 8001370:	b29a      	uxth	r2, r3
 8001372:	4b03      	ldr	r3, [pc, #12]	; (8001380 <ssd1306_WriteChar+0x10c>)
 8001374:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001376:	7bfb      	ldrb	r3, [r7, #15]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3724      	adds	r7, #36	; 0x24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd90      	pop	{r4, r7, pc}
 8001380:	20000608 	.word	0x20000608

08001384 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	1d38      	adds	r0, r7, #4
 800138e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001392:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8001394:	e012      	b.n	80013bc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	7818      	ldrb	r0, [r3, #0]
 800139a:	78fb      	ldrb	r3, [r7, #3]
 800139c:	1d3a      	adds	r2, r7, #4
 800139e:	ca06      	ldmia	r2, {r1, r2}
 80013a0:	f7ff ff68 	bl	8001274 <ssd1306_WriteChar>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d002      	beq.n	80013b6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	e008      	b.n	80013c8 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	3301      	adds	r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1e8      	bne.n	8001396 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	781b      	ldrb	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	460a      	mov	r2, r1
 80013da:	71fb      	strb	r3, [r7, #7]
 80013dc:	4613      	mov	r3, r2
 80013de:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	b29a      	uxth	r2, r3
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <ssd1306_SetCursor+0x2c>)
 80013e6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	4b03      	ldr	r3, [pc, #12]	; (80013fc <ssd1306_SetCursor+0x2c>)
 80013ee:	805a      	strh	r2, [r3, #2]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	20000608 	.word	0x20000608

08001400 <ssd1306_Line>:

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b089      	sub	sp, #36	; 0x24
 8001404:	af00      	add	r7, sp, #0
 8001406:	4604      	mov	r4, r0
 8001408:	4608      	mov	r0, r1
 800140a:	4611      	mov	r1, r2
 800140c:	461a      	mov	r2, r3
 800140e:	4623      	mov	r3, r4
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	4603      	mov	r3, r0
 8001414:	71bb      	strb	r3, [r7, #6]
 8001416:	460b      	mov	r3, r1
 8001418:	717b      	strb	r3, [r7, #5]
 800141a:	4613      	mov	r3, r2
 800141c:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 800141e:	797a      	ldrb	r2, [r7, #5]
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	bfb8      	it	lt
 8001428:	425b      	neglt	r3, r3
 800142a:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 800142c:	793a      	ldrb	r2, [r7, #4]
 800142e:	79bb      	ldrb	r3, [r7, #6]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	bfb8      	it	lt
 8001436:	425b      	neglt	r3, r3
 8001438:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 800143a:	79fa      	ldrb	r2, [r7, #7]
 800143c:	797b      	ldrb	r3, [r7, #5]
 800143e:	429a      	cmp	r2, r3
 8001440:	d201      	bcs.n	8001446 <ssd1306_Line+0x46>
 8001442:	2301      	movs	r3, #1
 8001444:	e001      	b.n	800144a <ssd1306_Line+0x4a>
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 800144c:	79ba      	ldrb	r2, [r7, #6]
 800144e:	793b      	ldrb	r3, [r7, #4]
 8001450:	429a      	cmp	r2, r3
 8001452:	d201      	bcs.n	8001458 <ssd1306_Line+0x58>
 8001454:	2301      	movs	r3, #1
 8001456:	e001      	b.n	800145c <ssd1306_Line+0x5c>
 8001458:	f04f 33ff 	mov.w	r3, #4294967295
 800145c:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 800145e:	69ba      	ldr	r2, [r7, #24]
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	61fb      	str	r3, [r7, #28]
  int32_t error2;
    
  ssd1306_DrawPixel(x2, y2, color);
 8001466:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800146a:	7939      	ldrb	r1, [r7, #4]
 800146c:	797b      	ldrb	r3, [r7, #5]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff fea0 	bl	80011b4 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8001474:	e024      	b.n	80014c0 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 8001476:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800147a:	79b9      	ldrb	r1, [r7, #6]
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fe98 	bl	80011b4 <ssd1306_DrawPixel>
    error2 = error * 2;
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	425b      	negs	r3, r3
 800148e:	68ba      	ldr	r2, [r7, #8]
 8001490:	429a      	cmp	r2, r3
 8001492:	dd08      	ble.n	80014a6 <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	4413      	add	r3, r2
 80014a4:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }
        
    if(error2 < deltaX)
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	da08      	bge.n	80014c0 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 80014ae:	69fa      	ldr	r2, [r7, #28]
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	4413      	add	r3, r2
 80014b4:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	b2da      	uxtb	r2, r3
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	4413      	add	r3, r2
 80014be:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	797b      	ldrb	r3, [r7, #5]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d1d6      	bne.n	8001476 <ssd1306_Line+0x76>
 80014c8:	79ba      	ldrb	r2, [r7, #6]
 80014ca:	793b      	ldrb	r3, [r7, #4]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d1d2      	bne.n	8001476 <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 80014d0:	bf00      	nop
}
 80014d2:	3724      	adds	r7, #36	; 0x24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}

080014d8 <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	b085      	sub	sp, #20
 80014dc:	af02      	add	r7, sp, #8
 80014de:	4604      	mov	r4, r0
 80014e0:	4608      	mov	r0, r1
 80014e2:	4611      	mov	r1, r2
 80014e4:	461a      	mov	r2, r3
 80014e6:	4623      	mov	r3, r4
 80014e8:	71fb      	strb	r3, [r7, #7]
 80014ea:	4603      	mov	r3, r0
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	460b      	mov	r3, r1
 80014f0:	717b      	strb	r3, [r7, #5]
 80014f2:	4613      	mov	r3, r2
 80014f4:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 80014f6:	79bc      	ldrb	r4, [r7, #6]
 80014f8:	797a      	ldrb	r2, [r7, #5]
 80014fa:	79b9      	ldrb	r1, [r7, #6]
 80014fc:	79f8      	ldrb	r0, [r7, #7]
 80014fe:	7e3b      	ldrb	r3, [r7, #24]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	4623      	mov	r3, r4
 8001504:	f7ff ff7c 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 8001508:	793c      	ldrb	r4, [r7, #4]
 800150a:	797a      	ldrb	r2, [r7, #5]
 800150c:	79b9      	ldrb	r1, [r7, #6]
 800150e:	7978      	ldrb	r0, [r7, #5]
 8001510:	7e3b      	ldrb	r3, [r7, #24]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4623      	mov	r3, r4
 8001516:	f7ff ff73 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 800151a:	793c      	ldrb	r4, [r7, #4]
 800151c:	79fa      	ldrb	r2, [r7, #7]
 800151e:	7939      	ldrb	r1, [r7, #4]
 8001520:	7978      	ldrb	r0, [r7, #5]
 8001522:	7e3b      	ldrb	r3, [r7, #24]
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	4623      	mov	r3, r4
 8001528:	f7ff ff6a 	bl	8001400 <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 800152c:	79bc      	ldrb	r4, [r7, #6]
 800152e:	79fa      	ldrb	r2, [r7, #7]
 8001530:	7939      	ldrb	r1, [r7, #4]
 8001532:	79f8      	ldrb	r0, [r7, #7]
 8001534:	7e3b      	ldrb	r3, [r7, #24]
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	4623      	mov	r3, r4
 800153a:	f7ff ff61 	bl	8001400 <ssd1306_Line>

  return;
 800153e:	bf00      	nop
}
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}

08001546 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001546:	b580      	push	{r7, lr}
 8001548:	b084      	sub	sp, #16
 800154a:	af00      	add	r7, sp, #0
 800154c:	4603      	mov	r3, r0
 800154e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001550:	2381      	movs	r3, #129	; 0x81
 8001552:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fd2e 	bl	8000fb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fd2a 	bl	8000fb8 <ssd1306_WriteCommand>
}
 8001564:	bf00      	nop
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d005      	beq.n	8001588 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800157c:	23af      	movs	r3, #175	; 0xaf
 800157e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <ssd1306_SetDisplayOn+0x38>)
 8001582:	2201      	movs	r2, #1
 8001584:	719a      	strb	r2, [r3, #6]
 8001586:	e004      	b.n	8001592 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001588:	23ae      	movs	r3, #174	; 0xae
 800158a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <ssd1306_SetDisplayOn+0x38>)
 800158e:	2200      	movs	r2, #0
 8001590:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fd0f 	bl	8000fb8 <ssd1306_WriteCommand>
}
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000608 	.word	0x20000608

080015a8 <PCA9685_SetBit>:
#include "math.h"

I2C_HandleTypeDef *pca9685_i2c;

PCA9685_STATUS PCA9685_SetBit(uint8_t Register, uint8_t Bit, uint8_t Value)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af04      	add	r7, sp, #16
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	460b      	mov	r3, r1
 80015b4:	71bb      	strb	r3, [r7, #6]
 80015b6:	4613      	mov	r3, r2
 80015b8:	717b      	strb	r3, [r7, #5]
	uint8_t tmp;
	if(Value) Value = 1;
 80015ba:	797b      	ldrb	r3, [r7, #5]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <PCA9685_SetBit+0x1c>
 80015c0:	2301      	movs	r3, #1
 80015c2:	717b      	strb	r3, [r7, #5]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 80015c4:	4b24      	ldr	r3, [pc, #144]	; (8001658 <PCA9685_SetBit+0xb0>)
 80015c6:	6818      	ldr	r0, [r3, #0]
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	230a      	movs	r3, #10
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	2301      	movs	r3, #1
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	f107 030f 	add.w	r3, r7, #15
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2301      	movs	r3, #1
 80015dc:	2180      	movs	r1, #128	; 0x80
 80015de:	f004 f9a5 	bl	800592c <HAL_I2C_Mem_Read>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <PCA9685_SetBit+0x44>
	{
		return PCA9685_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e031      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	2201      	movs	r2, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	b25b      	sxtb	r3, r3
 8001604:	4013      	ands	r3, r2
 8001606:	b25b      	sxtb	r3, r3
 8001608:	b2db      	uxtb	r3, r3
 800160a:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 800160c:	797b      	ldrb	r3, [r7, #5]
 800160e:	f003 0201 	and.w	r2, r3, #1
 8001612:	79bb      	ldrb	r3, [r7, #6]
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	b25a      	sxtb	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b25b      	sxtb	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b25b      	sxtb	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <PCA9685_SetBit+0xb0>)
 8001628:	6818      	ldr	r0, [r3, #0]
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	b29a      	uxth	r2, r3
 800162e:	230a      	movs	r3, #10
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	f107 030f 	add.w	r3, r7, #15
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	2301      	movs	r3, #1
 800163e:	2180      	movs	r1, #128	; 0x80
 8001640:	f004 f87a 	bl	8005738 <HAL_I2C_Mem_Write>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <PCA9685_SetBit+0xa6>
	{
		return PCA9685_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e000      	b.n	8001650 <PCA9685_SetBit+0xa8>
	}

	return PCA9685_OK;
 800164e:	2300      	movs	r3, #0
}
 8001650:	4618      	mov	r0, r3
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	200007d8 	.word	0x200007d8

0800165c <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af02      	add	r7, sp, #8
	uint8_t cmd = 0x6;
 8001662:	2306      	movs	r3, #6
 8001664:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <PCA9685_SoftwareReset+0x30>)
 8001668:	6818      	ldr	r0, [r3, #0]
 800166a:	1dfa      	adds	r2, r7, #7
 800166c:	230a      	movs	r3, #10
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2301      	movs	r3, #1
 8001672:	2100      	movs	r1, #0
 8001674:	f003 ff62 	bl	800553c <HAL_I2C_Master_Transmit>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <PCA9685_SoftwareReset+0x26>
	{
		return PCA9685_OK;
 800167e:	2300      	movs	r3, #0
 8001680:	e000      	b.n	8001684 <PCA9685_SoftwareReset+0x28>
	}
	return PCA9685_ERROR;
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200007d8 	.word	0x200007d8

08001690 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(uint8_t Enable)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	461a      	mov	r2, r3
 800169e:	2104      	movs	r1, #4
 80016a0:	2000      	movs	r0, #0
 80016a2:	f7ff ff81 	bl	80015a8 <PCA9685_SetBit>
 80016a6:	4603      	mov	r3, r0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(uint8_t Enable)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	461a      	mov	r2, r3
 80016be:	2107      	movs	r1, #7
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff ff71 	bl	80015a8 <PCA9685_SetBit>
 80016c6:	4603      	mov	r3, r0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(uint8_t Enable)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4603      	mov	r3, r0
 80016d8:	71fb      	strb	r3, [r7, #7]
	return PCA9685_SetBit(PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	461a      	mov	r2, r3
 80016de:	2105      	movs	r1, #5
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff ff61 	bl	80015a8 <PCA9685_SetBit>
 80016e6:	4603      	mov	r3, r0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(uint16_t Frequency)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af04      	add	r7, sp, #16
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8001700:	4293      	cmp	r3, r2
 8001702:	d902      	bls.n	800170a <PCA9685_SetPwmFrequency+0x1a>
	{
		Prescale = 0x03;
 8001704:	2303      	movs	r3, #3
 8001706:	72fb      	strb	r3, [r7, #11]
 8001708:	e046      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else if(Frequency <= 24)
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	2b18      	cmp	r3, #24
 800170e:	d802      	bhi.n	8001716 <PCA9685_SetPwmFrequency+0x26>
	{
		Prescale = 0xFF;
 8001710:	23ff      	movs	r3, #255	; 0xff
 8001712:	72fb      	strb	r3, [r7, #11]
 8001714:	e040      	b.n	8001798 <PCA9685_SetPwmFrequency+0xa8>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	ee07 3a90 	vmov	s15, r3
 800171c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001720:	ee17 0a90 	vmov	r0, s15
 8001724:	f7fe ff10 	bl	8000548 <__aeabi_f2d>
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <PCA9685_SetPwmFrequency+0xe8>)
 800172e:	f7fe ff63 	bl	80005f8 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	a126      	add	r1, pc, #152	; (adr r1, 80017d0 <PCA9685_SetPwmFrequency+0xe0>)
 8001738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800173c:	f7ff f886 	bl	800084c <__aeabi_ddiv>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b23      	ldr	r3, [pc, #140]	; (80017dc <PCA9685_SetPwmFrequency+0xec>)
 800174e:	f7fe fd9b 	bl	8000288 <__aeabi_dsub>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff fa45 	bl	8000be8 <__aeabi_d2f>
 800175e:	4603      	mov	r3, r0
 8001760:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f7fe fef0 	bl	8000548 <__aeabi_f2d>
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <PCA9685_SetPwmFrequency+0xf0>)
 800176e:	f7fe fd8d 	bl	800028c <__adddf3>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	ec43 2b17 	vmov	d7, r2, r3
 800177a:	eeb0 0a47 	vmov.f32	s0, s14
 800177e:	eef0 0a67 	vmov.f32	s1, s15
 8001782:	f00a fde9 	bl	800c358 <floor>
 8001786:	ec53 2b10 	vmov	r2, r3, d0
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	f7ff fa0b 	bl	8000ba8 <__aeabi_d2uiz>
 8001792:	4603      	mov	r3, r0
 8001794:	b2db      	uxtb	r3, r3
 8001796:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(1);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff ff79 	bl	8001690 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <PCA9685_SetPwmFrequency+0xf4>)
 80017a0:	6818      	ldr	r0, [r3, #0]
 80017a2:	230a      	movs	r3, #10
 80017a4:	9302      	str	r3, [sp, #8]
 80017a6:	2301      	movs	r3, #1
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f107 030b 	add.w	r3, r7, #11
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	22fe      	movs	r2, #254	; 0xfe
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	f003 ffbf 	bl	8005738 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(0);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff ff68 	bl	8001690 <PCA9685_SleepMode>
	PCA9685_RestartMode(1);
 80017c0:	2001      	movs	r0, #1
 80017c2:	f7ff ff75 	bl	80016b0 <PCA9685_RestartMode>
	return PCA9685_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	00000000 	.word	0x00000000
 80017d4:	4177d784 	.word	0x4177d784
 80017d8:	40b00000 	.word	0x40b00000
 80017dc:	3ff00000 	.word	0x3ff00000
 80017e0:	3fe00000 	.word	0x3fe00000
 80017e4:	200007d8 	.word	0x200007d8

080017e8 <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b088      	sub	sp, #32
 80017ec:	af04      	add	r7, sp, #16
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	460b      	mov	r3, r1
 80017f4:	80bb      	strh	r3, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	807b      	strh	r3, [r7, #2]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	3306      	adds	r3, #6
 8001802:	73fb      	strb	r3, [r7, #15]
	Message[0] = OnTime & 0xFF;
 8001804:	88bb      	ldrh	r3, [r7, #4]
 8001806:	b2db      	uxtb	r3, r3
 8001808:	723b      	strb	r3, [r7, #8]
	Message[1] = OnTime>>8;
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	b29b      	uxth	r3, r3
 8001810:	b2db      	uxtb	r3, r3
 8001812:	727b      	strb	r3, [r7, #9]
	Message[2] = OffTime & 0xFF;
 8001814:	887b      	ldrh	r3, [r7, #2]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	72bb      	strb	r3, [r7, #10]
	Message[3] = OffTime>>8;
 800181a:	887b      	ldrh	r3, [r7, #2]
 800181c:	0a1b      	lsrs	r3, r3, #8
 800181e:	b29b      	uxth	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	72fb      	strb	r3, [r7, #11]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10))
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <PCA9685_SetPwm+0x70>)
 8001826:	6818      	ldr	r0, [r3, #0]
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	b29a      	uxth	r2, r3
 800182c:	230a      	movs	r3, #10
 800182e:	9302      	str	r3, [sp, #8]
 8001830:	2304      	movs	r3, #4
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	f107 0308 	add.w	r3, r7, #8
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	2301      	movs	r3, #1
 800183c:	2180      	movs	r1, #128	; 0x80
 800183e:	f003 ff7b 	bl	8005738 <HAL_I2C_Mem_Write>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <PCA9685_SetPwm+0x64>
	{
		return PCA9685_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <PCA9685_SetPwm+0x66>
	}

	return PCA9685_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200007d8 	.word	0x200007d8

0800185c <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	460b      	mov	r3, r1
 8001868:	80bb      	strh	r3, [r7, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	71bb      	strb	r3, [r7, #6]
  if(Value > 4095) Value = 4095;
 800186e:	88bb      	ldrh	r3, [r7, #4]
 8001870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001874:	d302      	bcc.n	800187c <PCA9685_SetPin+0x20>
 8001876:	f640 73ff 	movw	r3, #4095	; 0xfff
 800187a:	80bb      	strh	r3, [r7, #4]

  if (Invert) {
 800187c:	79bb      	ldrb	r3, [r7, #6]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d025      	beq.n	80018ce <PCA9685_SetPin+0x72>
    if (Value == 0) {
 8001882:	88bb      	ldrh	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d108      	bne.n	800189a <PCA9685_SetPin+0x3e>
      // Special value for signal fully on.
      return PCA9685_SetPwm(Channel, 4096, 0);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ffa9 	bl	80017e8 <PCA9685_SetPwm>
 8001896:	4603      	mov	r3, r0
 8001898:	e03a      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 4095) {
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d108      	bne.n	80018b6 <PCA9685_SetPin+0x5a>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff9b 	bl	80017e8 <PCA9685_SetPwm>
 80018b2:	4603      	mov	r3, r0
 80018b4:	e02c      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, 4095-Value);
 80018b6:	88bb      	ldrh	r3, [r7, #4]
 80018b8:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80018bc:	330f      	adds	r3, #15
 80018be:	b29a      	uxth	r2, r3
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff8f 	bl	80017e8 <PCA9685_SetPwm>
 80018ca:	4603      	mov	r3, r0
 80018cc:	e020      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
  }
  else {
    if (Value == 4095) {
 80018ce:	88bb      	ldrh	r3, [r7, #4]
 80018d0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d108      	bne.n	80018ea <PCA9685_SetPin+0x8e>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(Channel, 4096, 0);
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff81 	bl	80017e8 <PCA9685_SetPwm>
 80018e6:	4603      	mov	r3, r0
 80018e8:	e012      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else if (Value == 0) {
 80018ea:	88bb      	ldrh	r3, [r7, #4]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d108      	bne.n	8001902 <PCA9685_SetPin+0xa6>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(Channel, 0, 4096);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018f6:	2100      	movs	r1, #0
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff75 	bl	80017e8 <PCA9685_SetPwm>
 80018fe:	4603      	mov	r3, r0
 8001900:	e006      	b.n	8001910 <PCA9685_SetPin+0xb4>
    }
    else {
    	return PCA9685_SetPwm(Channel, 0, Value);
 8001902:	88ba      	ldrh	r2, [r7, #4]
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	2100      	movs	r1, #0
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff6d 	bl	80017e8 <PCA9685_SetPwm>
 800190e:	4603      	mov	r3, r0
    }
  }
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(uint8_t Channel, float Angle)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	ed87 0a00 	vstr	s0, [r7]
 8001924:	71fb      	strb	r3, [r7, #7]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 8001926:	edd7 7a00 	vldr	s15, [r7]
 800192a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d502      	bpl.n	800193a <PCA9685_SetServoAngle+0x22>
 8001934:	f04f 0300 	mov.w	r3, #0
 8001938:	603b      	str	r3, [r7, #0]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 800193a:	edd7 7a00 	vldr	s15, [r7]
 800193e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80019c0 <PCA9685_SetServoAngle+0xa8>
 8001942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	dd01      	ble.n	8001950 <PCA9685_SetServoAngle+0x38>
 800194c:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <PCA9685_SetServoAngle+0xac>)
 800194e:	603b      	str	r3, [r7, #0]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8001950:	6838      	ldr	r0, [r7, #0]
 8001952:	f7fe fdf9 	bl	8000548 <__aeabi_f2d>
 8001956:	a318      	add	r3, pc, #96	; (adr r3, 80019b8 <PCA9685_SetServoAngle+0xa0>)
 8001958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195c:	f7fe fe4c 	bl	80005f8 <__aeabi_dmul>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <PCA9685_SetServoAngle+0xb0>)
 800196e:	f7fe ff6d 	bl	800084c <__aeabi_ddiv>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4610      	mov	r0, r2
 8001978:	4619      	mov	r1, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <PCA9685_SetServoAngle+0xb4>)
 8001980:	f7fe fc84 	bl	800028c <__adddf3>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	f7ff f92c 	bl	8000be8 <__aeabi_d2f>
 8001990:	4603      	mov	r3, r0
 8001992:	60fb      	str	r3, [r7, #12]

	return PCA9685_SetPin(Channel, (uint16_t)Value, 0);
 8001994:	edd7 7a03 	vldr	s15, [r7, #12]
 8001998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800199c:	ee17 3a90 	vmov	r3, s15
 80019a0:	b299      	uxth	r1, r3
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2200      	movs	r2, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff58 	bl	800185c <PCA9685_SetPin>
 80019ac:	4603      	mov	r3, r0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	00000000 	.word	0x00000000
 80019bc:	40786000 	.word	0x40786000
 80019c0:	43340000 	.word	0x43340000
 80019c4:	43340000 	.word	0x43340000
 80019c8:	40668000 	.word	0x40668000
 80019cc:	405b8000 	.word	0x405b8000

080019d0 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *hi2c)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	pca9685_i2c = hi2c;
 80019d8:	4a07      	ldr	r2, [pc, #28]	; (80019f8 <PCA9685_Init+0x28>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6013      	str	r3, [r2, #0]

	PCA9685_SoftwareReset();
 80019de:	f7ff fe3d 	bl	800165c <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(48);
 80019e2:	2030      	movs	r0, #48	; 0x30
 80019e4:	f7ff fe84 	bl	80016f0 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(1000);
#endif
	PCA9685_AutoIncrement(1);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fe71 	bl	80016d0 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200007d8 	.word	0x200007d8

080019fc <PID_Init>:
/*
 * PIDPIDPID
 */

//PID
void PID_Init(PID *pid) {
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	pid->SetPosi = 0;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	801a      	strh	r2, [r3, #0]
	pid->ActualPosi = 0;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	805a      	strh	r2, [r3, #2]
	pid->errorPosi[0] = 0;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	809a      	strh	r2, [r3, #4]
	pid->errorPosi[1] = 0;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	80da      	strh	r2, [r3, #6]
	pid->errorSpeed[0] = 0;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	811a      	strh	r2, [r3, #8]
	pid->errorSpeed[1] = 0;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	815a      	strh	r2, [r3, #10]
	pid->errorSpeed[2] = 0;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	819a      	strh	r2, [r3, #12]
	pid->Speed = 0;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	629a      	str	r2, [r3, #40]	; 0x28
	pid->angle = 95;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <PID_Init+0x88>)
 8001a3a:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->PosiIntegral = 0;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	631a      	str	r2, [r3, #48]	; 0x30
	pid->SpeedIntergral = 0;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	635a      	str	r2, [r3, #52]	; 0x34

	pid->PKp = 0.5;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001a52:	611a      	str	r2, [r3, #16]
	pid->PKi = 0;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	615a      	str	r2, [r3, #20]
	pid->PKd = 0;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
	pid->SKp = 160;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <PID_Init+0x8c>)
 8001a68:	61da      	str	r2, [r3, #28]
	pid->SKi = 0;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	621a      	str	r2, [r3, #32]
	pid->SKd = 100;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a05      	ldr	r2, [pc, #20]	; (8001a8c <PID_Init+0x90>)
 8001a76:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	42be0000 	.word	0x42be0000
 8001a88:	43200000 	.word	0x43200000
 8001a8c:	42c80000 	.word	0x42c80000

08001a90 <PID_Calc>:

//PID(X)
uint16_t PID_Calc(PID *pid, uint16_t Posi, float Speed) {
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a9e:	817b      	strh	r3, [r7, #10]
	float max_angle, min_angle;
	if (Speed <= 10 && Speed >= -10) {
 8001aa0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aa4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001aa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab0:	d80d      	bhi.n	8001ace <PID_Calc+0x3e>
 8001ab2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ab6:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8001aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac2:	db04      	blt.n	8001ace <PID_Calc+0x3e>
		max_angle = ANGLE_MAX1;
 8001ac4:	4b98      	ldr	r3, [pc, #608]	; (8001d28 <PID_Calc+0x298>)
 8001ac6:	617b      	str	r3, [r7, #20]
		min_angle = ANGLE_MIN1;
 8001ac8:	4b98      	ldr	r3, [pc, #608]	; (8001d2c <PID_Calc+0x29c>)
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	e031      	b.n	8001b32 <PID_Calc+0xa2>
	} else if (Speed <= 40 && Speed >= -40) {
 8001ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad2:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001d30 <PID_Calc+0x2a0>
 8001ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	d80d      	bhi.n	8001afc <PID_Calc+0x6c>
 8001ae0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ae4:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001d34 <PID_Calc+0x2a4>
 8001ae8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af0:	db04      	blt.n	8001afc <PID_Calc+0x6c>
		max_angle = ANGLE_MAX2;
 8001af2:	4b91      	ldr	r3, [pc, #580]	; (8001d38 <PID_Calc+0x2a8>)
 8001af4:	617b      	str	r3, [r7, #20]
		min_angle = ANGLE_MIN2;
 8001af6:	4b91      	ldr	r3, [pc, #580]	; (8001d3c <PID_Calc+0x2ac>)
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	e01a      	b.n	8001b32 <PID_Calc+0xa2>
	} else if (Speed <= 70 && Speed >= -70) {
 8001afc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b00:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001d40 <PID_Calc+0x2b0>
 8001b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0c:	d80d      	bhi.n	8001b2a <PID_Calc+0x9a>
 8001b0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b12:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001d44 <PID_Calc+0x2b4>
 8001b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1e:	db04      	blt.n	8001b2a <PID_Calc+0x9a>
		max_angle = ANGLE_MAX3;
 8001b20:	4b89      	ldr	r3, [pc, #548]	; (8001d48 <PID_Calc+0x2b8>)
 8001b22:	617b      	str	r3, [r7, #20]
		min_angle = ANGLE_MIN3;
 8001b24:	4b89      	ldr	r3, [pc, #548]	; (8001d4c <PID_Calc+0x2bc>)
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	e003      	b.n	8001b32 <PID_Calc+0xa2>
	} else {
		max_angle = ANGLE_MAX4;
 8001b2a:	4b89      	ldr	r3, [pc, #548]	; (8001d50 <PID_Calc+0x2c0>)
 8001b2c:	617b      	str	r3, [r7, #20]
		min_angle = ANGLE_MIN4;
 8001b2e:	4b89      	ldr	r3, [pc, #548]	; (8001d54 <PID_Calc+0x2c4>)
 8001b30:	613b      	str	r3, [r7, #16]
	}

	/******************************PID()d************************************/

	pid->ActualPosi = Posi;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	897a      	ldrh	r2, [r7, #10]
 8001b36:	805a      	strh	r2, [r3, #2]
	pid->errorPosi[0] = pid->SetPosi - pid->ActualPosi;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	881a      	ldrh	r2, [r3, #0]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	885b      	ldrh	r3, [r3, #2]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	b29b      	uxth	r3, r3
 8001b44:	b21a      	sxth	r2, r3
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	809a      	strh	r2, [r3, #4]

	/*  */
	if ((pid->errorPosi[0] >= -LOC_DEAD_ZONE)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b50:	f113 0f05 	cmn.w	r3, #5
 8001b54:	db0a      	blt.n	8001b6c <PID_Calc+0xdc>
			&& (pid->errorPosi[0] <= LOC_DEAD_ZONE)) {
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b5c:	2b05      	cmp	r3, #5
 8001b5e:	dc05      	bgt.n	8001b6c <PID_Calc+0xdc>
		pid->errorPosi[0] = 0;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	809a      	strh	r2, [r3, #4]
		pid->errorPosi[1] = 0;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	80da      	strh	r2, [r3, #6]
	}

	if (pid->errorPosi[0] >= LOCAL_MAX) {
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b72:	2b2c      	cmp	r3, #44	; 0x2c
 8001b74:	dd03      	ble.n	8001b7e <PID_Calc+0xee>
		pid->errorPosi[0] = LOCAL_MAX;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	222d      	movs	r2, #45	; 0x2d
 8001b7a:	809a      	strh	r2, [r3, #4]
 8001b7c:	e009      	b.n	8001b92 <PID_Calc+0x102>
	} else if (pid->errorPosi[0] <= -LOCAL_MAX) {
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b84:	f113 0f2c 	cmn.w	r3, #44	; 0x2c
 8001b88:	da03      	bge.n	8001b92 <PID_Calc+0x102>
		pid->errorPosi[0] = -LOCAL_MAX;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f64f 72d3 	movw	r2, #65491	; 0xffd3
 8001b90:	809a      	strh	r2, [r3, #4]
	}

	//
	if (pid->errorPosi[0] <= 45) {
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b98:	2b2d      	cmp	r3, #45	; 0x2d
 8001b9a:	dc0e      	bgt.n	8001bba <PID_Calc+0x12a>
		pid->PosiIntegral += pid->errorPosi[0];
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ba8:	ee07 3a90 	vmov	s15, r3
 8001bac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	}

	//PID
	pid->Speed = pid->PKp * pid->errorPosi[0] + pid->PKi * pid->PosiIntegral
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	ed93 7a04 	vldr	s14, [r3, #16]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	edd3 6a05 	vldr	s13, [r3, #20]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001bde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be2:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ pid->PKd * (pid->errorPosi[0] - pid->errorPosi[1]);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	edd3 6a06 	vldr	s13, [r3, #24]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	ee07 3a90 	vmov	s15, r3
 8001c00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c08:	ee77 7a27 	vadd.f32	s15, s14, s15
	pid->Speed = pid->PKp * pid->errorPosi[0] + pid->PKi * pid->PosiIntegral
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
//	printf("%hu\r\n%hu\r\n%hu\r\n%hu\r\n", (unsigned short int)pid->err, (unsigned short int)pid->integral,
//			(unsigned short int)(pid->err - pid->err_last), (unsigned short int)pid->ActualPosi);
	pid->errorPosi[1] = pid->errorPosi[0];
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	80da      	strh	r2, [r3, #6]

	/*********************************************************************************/

	/******************************PID()d************************************/

	pid->errorSpeed[0] = pid->Speed - Speed;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001c22:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c2e:	ee17 3a90 	vmov	r3, s15
 8001c32:	b21a      	sxth	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	811a      	strh	r2, [r3, #8]

	//
	if (pid->errorSpeed[0] <= 100) {
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001c3e:	2b64      	cmp	r3, #100	; 0x64
 8001c40:	dc0e      	bgt.n	8001c60 <PID_Calc+0x1d0>
		pid->SpeedIntergral += pid->errorSpeed[0];
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	}

	//PID
	pid->angle =
			pid->SKp * pid->errorPosi[0] + pid->SKi * pid->SpeedIntergral
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	ed93 7a07 	vldr	s14, [r3, #28]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c6c:	ee07 3a90 	vmov	s15, r3
 8001c70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	edd3 6a08 	vldr	s13, [r3, #32]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c88:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ pid->SKd
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
							* (pid->errorPosi[0] - pid->errorPosi[1]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ca0:	1ad3      	subs	r3, r2, r3
									+ pid->errorPosi[2]);
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001ca8:	4413      	add	r3, r2
							* (pid->errorPosi[0] - pid->errorPosi[1]
 8001caa:	ee07 3a90 	vmov	s15, r3
 8001cae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
					+ pid->SKd
 8001cb6:	ee77 7a27 	vadd.f32	s15, s14, s15
	pid->angle =
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	if (pid->angle >= max_angle) {
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001cc6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	d803      	bhi.n	8001cdc <PID_Calc+0x24c>
		pid->angle = max_angle;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cda:	e00c      	b.n	8001cf6 <PID_Calc+0x266>
	} else if (pid->angle <= min_angle) {
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001ce2:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ce6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cee:	db02      	blt.n	8001cf6 <PID_Calc+0x266>
		pid->angle = min_angle;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	pid->errorSpeed[2] = pid->errorSpeed[1];
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	819a      	strh	r2, [r3, #12]
	pid->errorSpeed[1] = pid->errorSpeed[0];
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	815a      	strh	r2, [r3, #10]

	return pid->angle;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001d10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d14:	ee17 3a90 	vmov	r3, s15
 8001d18:	b29b      	uxth	r3, r3

	/****************************************************************************************/
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	371c      	adds	r7, #28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	42dc0000 	.word	0x42dc0000
 8001d2c:	42a00000 	.word	0x42a00000
 8001d30:	42200000 	.word	0x42200000
 8001d34:	c2200000 	.word	0xc2200000
 8001d38:	42e60000 	.word	0x42e60000
 8001d3c:	42960000 	.word	0x42960000
 8001d40:	428c0000 	.word	0x428c0000
 8001d44:	c28c0000 	.word	0xc28c0000
 8001d48:	42fa0000 	.word	0x42fa0000
 8001d4c:	42820000 	.word	0x42820000
 8001d50:	43070000 	.word	0x43070000
 8001d54:	425c0000 	.word	0x425c0000

08001d58 <ChaSetPosi>:

//
void ChaSetPosi(PID *pid, uint16_t setPosi) {
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	807b      	strh	r3, [r7, #2]
	pid->SetPosi = setPosi;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	887a      	ldrh	r2, [r7, #2]
 8001d68:	801a      	strh	r2, [r3, #0]
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <PID_Reset>:

void PID_Reset(PID *pid) {
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	pid->PosiIntegral = 0;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	631a      	str	r2, [r3, #48]	; 0x30
	pid->SpeedIntergral = 0;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f04f 0200 	mov.w	r2, #0
 8001d8e:	635a      	str	r2, [r3, #52]	; 0x34
	pid->Speed = 0;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	; 0x28
	pid->angle = 95;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a0b      	ldr	r2, [pc, #44]	; (8001dc8 <PID_Reset+0x50>)
 8001d9c:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->errorPosi[0] = 0;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2200      	movs	r2, #0
 8001da2:	809a      	strh	r2, [r3, #4]
	pid->errorPosi[1] = 0;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	80da      	strh	r2, [r3, #6]
	pid->errorSpeed[0] = 0;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	811a      	strh	r2, [r3, #8]
	pid->errorSpeed[1] = 0;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	815a      	strh	r2, [r3, #10]
	pid->errorSpeed[2] = 0;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	819a      	strh	r2, [r3, #12]
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	42be0000 	.word	0x42be0000

08001dcc <HAL_TIM_PeriodElapsedCallback>:
uint8_t recFlag = 0;    //
char IRCodes[4] = {0};


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	upCount++;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	4a04      	ldr	r2, [pc, #16]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ddc:	6013      	str	r3, [r2, #0]
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000610 	.word	0x20000610

08001df0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	if(isUpCompare)   //
 8001df8:	4b67      	ldr	r3, [pc, #412]	; (8001f98 <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d01e      	beq.n	8001e3e <HAL_TIM_IC_CaptureCallback+0x4e>
	{
		valueUp = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001e00:	2100      	movs	r1, #0
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f006 f892 	bl	8007f2c <HAL_TIM_ReadCapturedValue>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	4b63      	ldr	r3, [pc, #396]	; (8001f9c <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8001e0e:	801a      	strh	r2, [r3, #0]
		isUpCompare = 0;
 8001e10:	4b61      	ldr	r3, [pc, #388]	; (8001f98 <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);   //
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6a1a      	ldr	r2, [r3, #32]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 020a 	bic.w	r2, r2, #10
 8001e24:	621a      	str	r2, [r3, #32]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6a1a      	ldr	r2, [r3, #32]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f042 0202 	orr.w	r2, r2, #2
 8001e34:	621a      	str	r2, [r3, #32]
		upCount = 0;
 8001e36:	4b5a      	ldr	r3, [pc, #360]	; (8001fa0 <HAL_TIM_IC_CaptureCallback+0x1b0>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	e056      	b.n	8001eec <HAL_TIM_IC_CaptureCallback+0xfc>
	}
	else
	{
		valueDown = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001e3e:	2100      	movs	r1, #0
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f006 f873 	bl	8007f2c <HAL_TIM_ReadCapturedValue>
 8001e46:	4603      	mov	r3, r0
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b56      	ldr	r3, [pc, #344]	; (8001fa4 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001e4c:	801a      	strh	r2, [r3, #0]
		isUpCompare = 1;
 8001e4e:	4b52      	ldr	r3, [pc, #328]	; (8001f98 <HAL_TIM_IC_CaptureCallback+0x1a8>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_1,TIM_ICPOLARITY_RISING);   //
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6a1a      	ldr	r2, [r3, #32]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 020a 	bic.w	r2, r2, #10
 8001e62:	621a      	str	r2, [r3, #32]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6a12      	ldr	r2, [r2, #32]
 8001e6e:	621a      	str	r2, [r3, #32]
		width = valueDown + upCount*65536 - valueUp;
 8001e70:	4b4c      	ldr	r3, [pc, #304]	; (8001fa4 <HAL_TIM_IC_CaptureCallback+0x1b4>)
 8001e72:	881a      	ldrh	r2, [r3, #0]
 8001e74:	4b49      	ldr	r3, [pc, #292]	; (8001f9c <HAL_TIM_IC_CaptureCallback+0x1ac>)
 8001e76:	881b      	ldrh	r3, [r3, #0]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	4b4a      	ldr	r3, [pc, #296]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001e7e:	801a      	strh	r2, [r3, #0]
		if(width > 4400 && width < 4600)    //
 8001e80:	4b49      	ldr	r3, [pc, #292]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	f241 1230 	movw	r2, #4400	; 0x1130
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d915      	bls.n	8001eb8 <HAL_TIM_IC_CaptureCallback+0xc8>
 8001e8c:	4b46      	ldr	r3, [pc, #280]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	f241 12f7 	movw	r2, #4599	; 0x11f7
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d80f      	bhi.n	8001eb8 <HAL_TIM_IC_CaptureCallback+0xc8>
		{
			bufferId = 0;
 8001e98:	4b44      	ldr	r3, [pc, #272]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	801a      	strh	r2, [r3, #0]
			buffer[bufferId++] = width;
 8001e9e:	4b43      	ldr	r3, [pc, #268]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	b291      	uxth	r1, r2
 8001ea6:	4a41      	ldr	r2, [pc, #260]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001ea8:	8011      	strh	r1, [r2, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	4b3e      	ldr	r3, [pc, #248]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001eae:	8819      	ldrh	r1, [r3, #0]
 8001eb0:	4b3f      	ldr	r3, [pc, #252]	; (8001fb0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001eb2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001eb6:	e019      	b.n	8001eec <HAL_TIM_IC_CaptureCallback+0xfc>
		}
		else if(bufferId > 0)
 8001eb8:	4b3c      	ldr	r3, [pc, #240]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d015      	beq.n	8001eec <HAL_TIM_IC_CaptureCallback+0xfc>
		{
			buffer[bufferId++] = width;
 8001ec0:	4b3a      	ldr	r3, [pc, #232]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	1c5a      	adds	r2, r3, #1
 8001ec6:	b291      	uxth	r1, r2
 8001ec8:	4a38      	ldr	r2, [pc, #224]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001eca:	8011      	strh	r1, [r2, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b36      	ldr	r3, [pc, #216]	; (8001fa8 <HAL_TIM_IC_CaptureCallback+0x1b8>)
 8001ed0:	8819      	ldrh	r1, [r3, #0]
 8001ed2:	4b37      	ldr	r3, [pc, #220]	; (8001fb0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001ed4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if(bufferId > 32)   //32
 8001ed8:	4b34      	ldr	r3, [pc, #208]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	2b20      	cmp	r3, #32
 8001ede:	d905      	bls.n	8001eec <HAL_TIM_IC_CaptureCallback+0xfc>
			{
				recFlag = 1;
 8001ee0:	4b34      	ldr	r3, [pc, #208]	; (8001fb4 <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]
				bufferId = 0;
 8001ee6:	4b31      	ldr	r3, [pc, #196]	; (8001fac <HAL_TIM_IC_CaptureCallback+0x1bc>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	801a      	strh	r2, [r3, #0]
			}

		}
	}
	for(int i=0;i<4;i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	e007      	b.n	8001f02 <HAL_TIM_IC_CaptureCallback+0x112>
		{
			IRCodes[i] = 0;
 8001ef2:	4a31      	ldr	r2, [pc, #196]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	2200      	movs	r2, #0
 8001efa:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<4;i++)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	3301      	adds	r3, #1
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	ddf4      	ble.n	8001ef2 <HAL_TIM_IC_CaptureCallback+0x102>
		}

		for(int i =0;i < 32; i++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	e03b      	b.n	8001f86 <HAL_TIM_IC_CaptureCallback+0x196>
		{
			if(buffer[i+1]<1000)
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	3301      	adds	r3, #1
 8001f12:	4a27      	ldr	r2, [pc, #156]	; (8001fb0 <HAL_TIM_IC_CaptureCallback+0x1c0>)
 8001f14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f1c:	d212      	bcs.n	8001f44 <HAL_TIM_IC_CaptureCallback+0x154>
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	da00      	bge.n	8001f26 <HAL_TIM_IC_CaptureCallback+0x136>
 8001f24:	3307      	adds	r3, #7
 8001f26:	10db      	asrs	r3, r3, #3
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b23      	ldr	r3, [pc, #140]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f2c:	5c9a      	ldrb	r2, [r3, r2]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	da00      	bge.n	8001f36 <HAL_TIM_IC_CaptureCallback+0x146>
 8001f34:	3307      	adds	r3, #7
 8001f36:	10db      	asrs	r3, r3, #3
 8001f38:	4619      	mov	r1, r3
 8001f3a:	0053      	lsls	r3, r2, #1
 8001f3c:	b2da      	uxtb	r2, r3
 8001f3e:	4b1e      	ldr	r3, [pc, #120]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f40:	545a      	strb	r2, [r3, r1]
 8001f42:	e01d      	b.n	8001f80 <HAL_TIM_IC_CaptureCallback+0x190>
			}
			else
			{
				IRCodes[i/8] = IRCodes[i/8]<<1;
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da00      	bge.n	8001f4c <HAL_TIM_IC_CaptureCallback+0x15c>
 8001f4a:	3307      	adds	r3, #7
 8001f4c:	10db      	asrs	r3, r3, #3
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f52:	5c9a      	ldrb	r2, [r3, r2]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	da00      	bge.n	8001f5c <HAL_TIM_IC_CaptureCallback+0x16c>
 8001f5a:	3307      	adds	r3, #7
 8001f5c:	10db      	asrs	r3, r3, #3
 8001f5e:	4619      	mov	r1, r3
 8001f60:	0053      	lsls	r3, r2, #1
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f66:	545a      	strb	r2, [r3, r1]
				IRCodes[i/8] |= 0x01;
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	da00      	bge.n	8001f70 <HAL_TIM_IC_CaptureCallback+0x180>
 8001f6e:	3307      	adds	r3, #7
 8001f70:	10db      	asrs	r3, r3, #3
 8001f72:	4a11      	ldr	r2, [pc, #68]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f74:	5cd2      	ldrb	r2, [r2, r3]
 8001f76:	f042 0201 	orr.w	r2, r2, #1
 8001f7a:	b2d1      	uxtb	r1, r2
 8001f7c:	4a0e      	ldr	r2, [pc, #56]	; (8001fb8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001f7e:	54d1      	strb	r1, [r2, r3]
		for(int i =0;i < 32; i++)
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	3301      	adds	r3, #1
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b1f      	cmp	r3, #31
 8001f8a:	ddc0      	ble.n	8001f0e <HAL_TIM_IC_CaptureCallback+0x11e>
			}
		}
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000008 	.word	0x20000008
 8001f9c:	20000614 	.word	0x20000614
 8001fa0:	20000610 	.word	0x20000610
 8001fa4:	20000616 	.word	0x20000616
 8001fa8:	200007dc 	.word	0x200007dc
 8001fac:	20000718 	.word	0x20000718
 8001fb0:	20000618 	.word	0x20000618
 8001fb4:	2000071a 	.word	0x2000071a
 8001fb8:	2000071c 	.word	0x2000071c

08001fbc <Remote_Scan>:

uint8_t Remote_Scan(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
	uint8_t key = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	71fb      	strb	r3, [r7, #7]
	if(recFlag)
 8001fc6:	4b17      	ldr	r3, [pc, #92]	; (8002024 <Remote_Scan+0x68>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d022      	beq.n	8002014 <Remote_Scan+0x58>
	{
		BEEP_On();
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fd4:	4814      	ldr	r0, [pc, #80]	; (8002028 <Remote_Scan+0x6c>)
 8001fd6:	f003 f92f 	bl	8005238 <HAL_GPIO_WritePin>
		recFlag = 0;    //if
 8001fda:	4b12      	ldr	r3, [pc, #72]	; (8002024 <Remote_Scan+0x68>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]
		if(IRCodes[2])
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <Remote_Scan+0x70>)
 8001fe2:	789b      	ldrb	r3, [r3, #2]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <Remote_Scan+0x34>
		{
			key = IRCodes[2];
 8001fe8:	4b10      	ldr	r3, [pc, #64]	; (800202c <Remote_Scan+0x70>)
 8001fea:	789b      	ldrb	r3, [r3, #2]
 8001fec:	71fb      	strb	r3, [r7, #7]
 8001fee:	e001      	b.n	8001ff4 <Remote_Scan+0x38>
		}else{
			key = NOPRES;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	71fb      	strb	r3, [r7, #7]
		}
		HAL_Delay(100);
 8001ff4:	2064      	movs	r0, #100	; 0x64
 8001ff6:	f002 fa33 	bl	8004460 <HAL_Delay>
		ShowMode(IRCodes[2], 0xff);
 8001ffa:	4b0c      	ldr	r3, [pc, #48]	; (800202c <Remote_Scan+0x70>)
 8001ffc:	789b      	ldrb	r3, [r3, #2]
 8001ffe:	21ff      	movs	r1, #255	; 0xff
 8002000:	4618      	mov	r0, r3
 8002002:	f000 fb4f 	bl	80026a4 <ShowMode>
		BEEP_Off();
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 7180 	mov.w	r1, #256	; 0x100
 800200c:	4806      	ldr	r0, [pc, #24]	; (8002028 <Remote_Scan+0x6c>)
 800200e:	f003 f913 	bl	8005238 <HAL_GPIO_WritePin>
 8002012:	e001      	b.n	8002018 <Remote_Scan+0x5c>
    }else{
    	key = NOPRES;
 8002014:	2300      	movs	r3, #0
 8002016:	71fb      	strb	r3, [r7, #7]
    }

	return key;
 8002018:	79fb      	ldrb	r3, [r7, #7]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000071a 	.word	0x2000071a
 8002028:	40021400 	.word	0x40021400
 800202c:	2000071c 	.word	0x2000071c

08002030 <USAR_UART_IDLECallback>:
uint16_t asc2int(uint8_t huns, uint8_t tens, uint8_t ones) {
	uint16_t number = (huns - 48) * 100 + (tens - 48) * 10 + (ones - 48);
	return number;
}

void USAR_UART_IDLECallback(UART_HandleTypeDef *huart) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	//abcd(x,y)ef
	uint8_t start = 0, end = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	73fb      	strb	r3, [r7, #15]
 800203c:	2300      	movs	r3, #0
 800203e:	733b      	strb	r3, [r7, #12]
	uint8_t isStart = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	73bb      	strb	r3, [r7, #14]
	// DMA
	static uint8_t k = 0;
	k++;
 8002044:	4b5a      	ldr	r3, [pc, #360]	; (80021b0 <USAR_UART_IDLECallback+0x180>)
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	b2da      	uxtb	r2, r3
 800204c:	4b58      	ldr	r3, [pc, #352]	; (80021b0 <USAR_UART_IDLECallback+0x180>)
 800204e:	701a      	strb	r2, [r3, #0]
	if (k >= 3) {
 8002050:	4b57      	ldr	r3, [pc, #348]	; (80021b0 <USAR_UART_IDLECallback+0x180>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d91a      	bls.n	800208e <USAR_UART_IDLECallback+0x5e>
		HAL_TIM_Base_Stop(&htim3); //
 8002058:	4856      	ldr	r0, [pc, #344]	; (80021b4 <USAR_UART_IDLECallback+0x184>)
 800205a:	f005 fa27 	bl	80074ac <HAL_TIM_Base_Stop>
		tim = __HAL_TIM_GET_COUNTER(&htim3) * 1.0 / 10000;
 800205e:	4b55      	ldr	r3, [pc, #340]	; (80021b4 <USAR_UART_IDLECallback+0x184>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe fa4d 	bl	8000504 <__aeabi_ui2d>
 800206a:	a34f      	add	r3, pc, #316	; (adr r3, 80021a8 <USAR_UART_IDLECallback+0x178>)
 800206c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002070:	f7fe fbec 	bl	800084c <__aeabi_ddiv>
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	4610      	mov	r0, r2
 800207a:	4619      	mov	r1, r3
 800207c:	f7fe fdb4 	bl	8000be8 <__aeabi_d2f>
 8002080:	4603      	mov	r3, r0
 8002082:	4a4d      	ldr	r2, [pc, #308]	; (80021b8 <USAR_UART_IDLECallback+0x188>)
 8002084:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COUNTER(&htim3, 0);  //
 8002086:	4b4b      	ldr	r3, [pc, #300]	; (80021b4 <USAR_UART_IDLECallback+0x184>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2200      	movs	r2, #0
 800208c:	625a      	str	r2, [r3, #36]	; 0x24
//		printf("%.2f\r\n", tim);
	}

	HAL_UART_DMAStop(&huart1);
 800208e:	484b      	ldr	r0, [pc, #300]	; (80021bc <USAR_UART_IDLECallback+0x18c>)
 8002090:	f006 fb45 	bl	800871e <HAL_UART_DMAStop>
	// 
	uint8_t data_length = BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8002094:	4b4a      	ldr	r3, [pc, #296]	; (80021c0 <USAR_UART_IDLECallback+0x190>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	f1c3 0320 	rsb	r3, r3, #32
 80020a0:	72fb      	strb	r3, [r7, #11]
//		} else {
//			printf("%x ", receive_buff[j]);
//		}
//	}

	for (uint8_t j = 0; j < 32; j++) {
 80020a2:	2300      	movs	r3, #0
 80020a4:	737b      	strb	r3, [r7, #13]
 80020a6:	e029      	b.n	80020fc <USAR_UART_IDLECallback+0xcc>
		if (isStart == 0 && receive_buff[j] == 0x2c) {
 80020a8:	7bbb      	ldrb	r3, [r7, #14]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d116      	bne.n	80020dc <USAR_UART_IDLECallback+0xac>
 80020ae:	7b7b      	ldrb	r3, [r7, #13]
 80020b0:	4a44      	ldr	r2, [pc, #272]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 80020b2:	5cd3      	ldrb	r3, [r2, r3]
 80020b4:	2b2c      	cmp	r3, #44	; 0x2c
 80020b6:	d111      	bne.n	80020dc <USAR_UART_IDLECallback+0xac>
			if (receive_buff[j] == 0x2c && receive_buff[j + 1] == 0x12) {
 80020b8:	7b7b      	ldrb	r3, [r7, #13]
 80020ba:	4a42      	ldr	r2, [pc, #264]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 80020bc:	5cd3      	ldrb	r3, [r2, r3]
 80020be:	2b2c      	cmp	r3, #44	; 0x2c
 80020c0:	d10c      	bne.n	80020dc <USAR_UART_IDLECallback+0xac>
 80020c2:	7b7b      	ldrb	r3, [r7, #13]
 80020c4:	3301      	adds	r3, #1
 80020c6:	4a3f      	ldr	r2, [pc, #252]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 80020c8:	5cd3      	ldrb	r3, [r2, r3]
 80020ca:	2b12      	cmp	r3, #18
 80020cc:	d106      	bne.n	80020dc <USAR_UART_IDLECallback+0xac>

				j += 2;
 80020ce:	7b7b      	ldrb	r3, [r7, #13]
 80020d0:	3302      	adds	r3, #2
 80020d2:	737b      	strb	r3, [r7, #13]
				start = j;
 80020d4:	7b7b      	ldrb	r3, [r7, #13]
 80020d6:	73fb      	strb	r3, [r7, #15]
				isStart = 1;
 80020d8:	2301      	movs	r3, #1
 80020da:	73bb      	strb	r3, [r7, #14]
			}
		}
		if (isStart == 1 && receive_buff[j] == 0x5b) {
 80020dc:	7bbb      	ldrb	r3, [r7, #14]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d109      	bne.n	80020f6 <USAR_UART_IDLECallback+0xc6>
 80020e2:	7b7b      	ldrb	r3, [r7, #13]
 80020e4:	4a37      	ldr	r2, [pc, #220]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	2b5b      	cmp	r3, #91	; 0x5b
 80020ea:	d104      	bne.n	80020f6 <USAR_UART_IDLECallback+0xc6>
			end = j - 1;
 80020ec:	7b7b      	ldrb	r3, [r7, #13]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	733b      	strb	r3, [r7, #12]
			isStart = 2;
 80020f2:	2302      	movs	r3, #2
 80020f4:	73bb      	strb	r3, [r7, #14]
	for (uint8_t j = 0; j < 32; j++) {
 80020f6:	7b7b      	ldrb	r3, [r7, #13]
 80020f8:	3301      	adds	r3, #1
 80020fa:	737b      	strb	r3, [r7, #13]
 80020fc:	7b7b      	ldrb	r3, [r7, #13]
 80020fe:	2b1f      	cmp	r3, #31
 8002100:	d9d2      	bls.n	80020a8 <USAR_UART_IDLECallback+0x78>
		}
	}
	if (isStart == 2) {
 8002102:	7bbb      	ldrb	r3, [r7, #14]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d133      	bne.n	8002170 <USAR_UART_IDLECallback+0x140>
//			} else {
//				printf("%x ", receive_buff[j]);
//			}
//		}

		i++;
 8002108:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	b2da      	uxtb	r2, r3
 8002110:	4b2d      	ldr	r3, [pc, #180]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 8002112:	701a      	strb	r2, [r3, #0]
		if (i >= 31) {
 8002114:	4b2c      	ldr	r3, [pc, #176]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	2b1e      	cmp	r3, #30
 800211a:	d902      	bls.n	8002122 <USAR_UART_IDLECallback+0xf2>
			i = 0;
 800211c:	4b2a      	ldr	r3, [pc, #168]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 800211e:	2200      	movs	r2, #0
 8002120:	701a      	strb	r2, [r3, #0]
		}
		coordinate_XY[i][0] = receive_buff[start];
 8002122:	7bfb      	ldrb	r3, [r7, #15]
 8002124:	4a27      	ldr	r2, [pc, #156]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 8002126:	5cd1      	ldrb	r1, [r2, r3]
 8002128:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	b289      	uxth	r1, r1
 8002130:	4b26      	ldr	r3, [pc, #152]	; (80021cc <USAR_UART_IDLECallback+0x19c>)
 8002132:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
		coordinate_XY[i][1] = receive_buff[start + 2];
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	3302      	adds	r3, #2
 800213a:	4a22      	ldr	r2, [pc, #136]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 800213c:	5cd2      	ldrb	r2, [r2, r3]
 800213e:	4b22      	ldr	r3, [pc, #136]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	b291      	uxth	r1, r2
 8002144:	4a21      	ldr	r2, [pc, #132]	; (80021cc <USAR_UART_IDLECallback+0x19c>)
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	460a      	mov	r2, r1
 800214c:	805a      	strh	r2, [r3, #2]

		printf("%d %d\r\n", coordinate_XY[i][0], coordinate_XY[i][1]);
 800214e:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <USAR_UART_IDLECallback+0x19c>)
 8002156:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800215a:	4619      	mov	r1, r3
 800215c:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <USAR_UART_IDLECallback+0x198>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	4a1a      	ldr	r2, [pc, #104]	; (80021cc <USAR_UART_IDLECallback+0x19c>)
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	885b      	ldrh	r3, [r3, #2]
 8002168:	461a      	mov	r2, r3
 800216a:	4819      	ldr	r0, [pc, #100]	; (80021d0 <USAR_UART_IDLECallback+0x1a0>)
 800216c:	f007 fdee 	bl	8009d4c <iprintf>

	}

// 
	memset(receive_buff, 0, data_length);
 8002170:	7afb      	ldrb	r3, [r7, #11]
 8002172:	461a      	mov	r2, r3
 8002174:	2100      	movs	r1, #0
 8002176:	4813      	ldr	r0, [pc, #76]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 8002178:	f007 f976 	bl	8009468 <memset>
	data_length = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	72fb      	strb	r3, [r7, #11]

	HAL_TIM_Base_Start(&htim3); //
 8002180:	480c      	ldr	r0, [pc, #48]	; (80021b4 <USAR_UART_IDLECallback+0x184>)
 8002182:	f005 f92b 	bl	80073dc <HAL_TIM_Base_Start>
// DMA 255
	if (k >= 3) {
 8002186:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <USAR_UART_IDLECallback+0x180>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d902      	bls.n	8002194 <USAR_UART_IDLECallback+0x164>
		k = 0;
 800218e:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <USAR_UART_IDLECallback+0x180>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_DMA(&huart1, (uint8_t*) receive_buff, 32);
 8002194:	2220      	movs	r2, #32
 8002196:	490b      	ldr	r1, [pc, #44]	; (80021c4 <USAR_UART_IDLECallback+0x194>)
 8002198:	4808      	ldr	r0, [pc, #32]	; (80021bc <USAR_UART_IDLECallback+0x18c>)
 800219a:	f006 fa90 	bl	80086be <HAL_UART_Receive_DMA>
}
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	00000000 	.word	0x00000000
 80021ac:	40c38800 	.word	0x40c38800
 80021b0:	20000720 	.word	0x20000720
 80021b4:	200009c4 	.word	0x200009c4
 80021b8:	200007e0 	.word	0x200007e0
 80021bc:	20000afc 	.word	0x20000afc
 80021c0:	20000a9c 	.word	0x20000a9c
 80021c4:	20000724 	.word	0x20000724
 80021c8:	200007ca 	.word	0x200007ca
 80021cc:	20000744 	.word	0x20000744
 80021d0:	0800d5f8 	.word	0x0800d5f8

080021d4 <USER_UART_IRQHandler>:
void USER_UART_IRQHandler(UART_HandleTypeDef *huart) {	// 1
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
//	printf("\r\n.....\r\n");
	if (USART1 == huart->Instance) {	// 
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0d      	ldr	r2, [pc, #52]	; (8002218 <USER_UART_IRQHandler+0x44>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d114      	bne.n	8002210 <USER_UART_IRQHandler+0x3c>
		if (RESET != __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE)) {// 
 80021e6:	4b0d      	ldr	r3, [pc, #52]	; (800221c <USER_UART_IRQHandler+0x48>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0310 	and.w	r3, r3, #16
 80021f0:	2b10      	cmp	r3, #16
 80021f2:	d10d      	bne.n	8002210 <USER_UART_IRQHandler+0x3c>
			__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80021f4:	2300      	movs	r3, #0
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	4b08      	ldr	r3, [pc, #32]	; (800221c <USER_UART_IRQHandler+0x48>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <USER_UART_IRQHandler+0x48>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
			// 
			USAR_UART_IDLECallback(huart);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff ff10 	bl	8002030 <USAR_UART_IDLECallback>
		}
	}
}
 8002210:	bf00      	nop
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40011000 	.word	0x40011000
 800221c:	20000afc 	.word	0x20000afc

08002220 <ballSpeed>:
uint8_t i = 0; //

float tim;

//
void ballSpeed() {
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
	float distanceX, distanceY, distanceIns; //XY
	uint8_t j = 0;
 8002226:	2300      	movs	r3, #0
 8002228:	73fb      	strb	r3, [r7, #15]
	j = (i - 3) ? (i >= 3) : (i - 3 + LEN);  //10
 800222a:	4b5d      	ldr	r3, [pc, #372]	; (80023a0 <ballSpeed+0x180>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b03      	cmp	r3, #3
 8002230:	d007      	beq.n	8002242 <ballSpeed+0x22>
 8002232:	4b5b      	ldr	r3, [pc, #364]	; (80023a0 <ballSpeed+0x180>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b02      	cmp	r3, #2
 8002238:	bf8c      	ite	hi
 800223a:	2301      	movhi	r3, #1
 800223c:	2300      	movls	r3, #0
 800223e:	b2db      	uxtb	r3, r3
 8002240:	e003      	b.n	800224a <ballSpeed+0x2a>
 8002242:	4b57      	ldr	r3, [pc, #348]	; (80023a0 <ballSpeed+0x180>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	331d      	adds	r3, #29
 8002248:	b2db      	uxtb	r3, r3
 800224a:	73fb      	strb	r3, [r7, #15]
	//XY
	distanceX = (coordinate_XY[i][0] - coordinate_XY[j][0]) / RESOLUTION;
 800224c:	4b54      	ldr	r3, [pc, #336]	; (80023a0 <ballSpeed+0x180>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	461a      	mov	r2, r3
 8002252:	4b54      	ldr	r3, [pc, #336]	; (80023a4 <ballSpeed+0x184>)
 8002254:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002258:	4619      	mov	r1, r3
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	4a51      	ldr	r2, [pc, #324]	; (80023a4 <ballSpeed+0x184>)
 800225e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002262:	1acb      	subs	r3, r1, r3
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f95d 	bl	8000524 <__aeabi_i2d>
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	4b4e      	ldr	r3, [pc, #312]	; (80023a8 <ballSpeed+0x188>)
 8002270:	f7fe faec 	bl	800084c <__aeabi_ddiv>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	4610      	mov	r0, r2
 800227a:	4619      	mov	r1, r3
 800227c:	f7fe fcb4 	bl	8000be8 <__aeabi_d2f>
 8002280:	4603      	mov	r3, r0
 8002282:	60bb      	str	r3, [r7, #8]
	distanceY = (coordinate_XY[i][1] - coordinate_XY[j][1]) / RESOLUTION;
 8002284:	4b46      	ldr	r3, [pc, #280]	; (80023a0 <ballSpeed+0x180>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4a46      	ldr	r2, [pc, #280]	; (80023a4 <ballSpeed+0x184>)
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	885b      	ldrh	r3, [r3, #2]
 8002290:	4619      	mov	r1, r3
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	4a43      	ldr	r2, [pc, #268]	; (80023a4 <ballSpeed+0x184>)
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	885b      	ldrh	r3, [r3, #2]
 800229c:	1acb      	subs	r3, r1, r3
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f940 	bl	8000524 <__aeabi_i2d>
 80022a4:	f04f 0200 	mov.w	r2, #0
 80022a8:	4b3f      	ldr	r3, [pc, #252]	; (80023a8 <ballSpeed+0x188>)
 80022aa:	f7fe facf 	bl	800084c <__aeabi_ddiv>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	f7fe fc97 	bl	8000be8 <__aeabi_d2f>
 80022ba:	4603      	mov	r3, r0
 80022bc:	607b      	str	r3, [r7, #4]
	distanceIns = sqrtf(distanceX * distanceX + distanceY * distanceY);
 80022be:	edd7 7a02 	vldr	s15, [r7, #8]
 80022c2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80022c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80022ca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80022ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d2:	eeb0 0a67 	vmov.f32	s0, s15
 80022d6:	f00a f947 	bl	800c568 <sqrtf>
 80022da:	ed87 0a00 	vstr	s0, [r7]

	//
	distance = sqrt(
			(coordinate_XY[i][0] - SetPosi[0])
 80022de:	4b30      	ldr	r3, [pc, #192]	; (80023a0 <ballSpeed+0x180>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	461a      	mov	r2, r3
 80022e4:	4b2f      	ldr	r3, [pc, #188]	; (80023a4 <ballSpeed+0x184>)
 80022e6:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80022ea:	461a      	mov	r2, r3
 80022ec:	4b2f      	ldr	r3, [pc, #188]	; (80023ac <ballSpeed+0x18c>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	1ad3      	subs	r3, r2, r3
					* (coordinate_XY[i][0] - SetPosi[0])
 80022f2:	4a2b      	ldr	r2, [pc, #172]	; (80023a0 <ballSpeed+0x180>)
 80022f4:	7812      	ldrb	r2, [r2, #0]
 80022f6:	4611      	mov	r1, r2
 80022f8:	4a2a      	ldr	r2, [pc, #168]	; (80023a4 <ballSpeed+0x184>)
 80022fa:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
 80022fe:	4611      	mov	r1, r2
 8002300:	4a2a      	ldr	r2, [pc, #168]	; (80023ac <ballSpeed+0x18c>)
 8002302:	8812      	ldrh	r2, [r2, #0]
 8002304:	1a8a      	subs	r2, r1, r2
 8002306:	fb02 f203 	mul.w	r2, r2, r3
					+ (coordinate_XY[i][1] - SetPosi[1])
 800230a:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <ballSpeed+0x180>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	4925      	ldr	r1, [pc, #148]	; (80023a4 <ballSpeed+0x184>)
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	885b      	ldrh	r3, [r3, #2]
 8002316:	4619      	mov	r1, r3
 8002318:	4b24      	ldr	r3, [pc, #144]	; (80023ac <ballSpeed+0x18c>)
 800231a:	885b      	ldrh	r3, [r3, #2]
 800231c:	1ac9      	subs	r1, r1, r3
							* (coordinate_XY[i][1] - SetPosi[1]));
 800231e:	4b20      	ldr	r3, [pc, #128]	; (80023a0 <ballSpeed+0x180>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	4820      	ldr	r0, [pc, #128]	; (80023a4 <ballSpeed+0x184>)
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4403      	add	r3, r0
 8002328:	885b      	ldrh	r3, [r3, #2]
 800232a:	4618      	mov	r0, r3
 800232c:	4b1f      	ldr	r3, [pc, #124]	; (80023ac <ballSpeed+0x18c>)
 800232e:	885b      	ldrh	r3, [r3, #2]
 8002330:	1ac3      	subs	r3, r0, r3
 8002332:	fb03 f301 	mul.w	r3, r3, r1
					+ (coordinate_XY[i][1] - SetPosi[1])
 8002336:	4413      	add	r3, r2
	distance = sqrt(
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f8f3 	bl	8000524 <__aeabi_i2d>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	ec43 2b10 	vmov	d0, r2, r3
 8002346:	f00a f8db 	bl	800c500 <sqrt>
 800234a:	ec53 2b10 	vmov	r2, r3, d0
 800234e:	4610      	mov	r0, r2
 8002350:	4619      	mov	r1, r3
 8002352:	f7fe fc49 	bl	8000be8 <__aeabi_d2f>
 8002356:	4603      	mov	r3, r0
 8002358:	4a15      	ldr	r2, [pc, #84]	; (80023b0 <ballSpeed+0x190>)
 800235a:	6013      	str	r3, [r2, #0]
	/*
	 * 
	 * dt = 1 / FRAME * 10 (FRAME)
	 * speed = distance / dt = distance * FRAME / 10
	 */
	speedX = distanceX / tim;
 800235c:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <ballSpeed+0x194>)
 800235e:	ed93 7a00 	vldr	s14, [r3]
 8002362:	edd7 6a02 	vldr	s13, [r7, #8]
 8002366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <ballSpeed+0x198>)
 800236c:	edc3 7a00 	vstr	s15, [r3]
	speedY = distanceY / tim;
 8002370:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <ballSpeed+0x194>)
 8002372:	ed93 7a00 	vldr	s14, [r3]
 8002376:	edd7 6a01 	vldr	s13, [r7, #4]
 800237a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800237e:	4b0f      	ldr	r3, [pc, #60]	; (80023bc <ballSpeed+0x19c>)
 8002380:	edc3 7a00 	vstr	s15, [r3]
	speed = distanceIns / tim;
 8002384:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <ballSpeed+0x194>)
 8002386:	ed93 7a00 	vldr	s14, [r3]
 800238a:	edd7 6a00 	vldr	s13, [r7]
 800238e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002392:	4b0b      	ldr	r3, [pc, #44]	; (80023c0 <ballSpeed+0x1a0>)
 8002394:	edc3 7a00 	vstr	s15, [r3]
//	printf("%.2f\r\n", speed);
}
 8002398:	bf00      	nop
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	200007ca 	.word	0x200007ca
 80023a4:	20000744 	.word	0x20000744
 80023a8:	40060000 	.word	0x40060000
 80023ac:	2000081c 	.word	0x2000081c
 80023b0:	20000824 	.word	0x20000824
 80023b4:	200007e0 	.word	0x200007e0
 80023b8:	20000820 	.word	0x20000820
 80023bc:	200008cc 	.word	0x200008cc
 80023c0:	20000828 	.word	0x20000828

080023c4 <GetSetPosi>:

//9
//400
void GetSetPosi(uint16_t *SetPosi, uint8_t number) {
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	70fb      	strb	r3, [r7, #3]
	switch (number) {
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	2be2      	cmp	r3, #226	; 0xe2
 80023d4:	d02e      	beq.n	8002434 <GetSetPosi+0x70>
 80023d6:	2be2      	cmp	r3, #226	; 0xe2
 80023d8:	dc64      	bgt.n	80024a4 <GetSetPosi+0xe0>
 80023da:	2be0      	cmp	r3, #224	; 0xe0
 80023dc:	d04a      	beq.n	8002474 <GetSetPosi+0xb0>
 80023de:	2be0      	cmp	r3, #224	; 0xe0
 80023e0:	dc60      	bgt.n	80024a4 <GetSetPosi+0xe0>
 80023e2:	2bc2      	cmp	r3, #194	; 0xc2
 80023e4:	d03e      	beq.n	8002464 <GetSetPosi+0xa0>
 80023e6:	2bc2      	cmp	r3, #194	; 0xc2
 80023e8:	dc5c      	bgt.n	80024a4 <GetSetPosi+0xe0>
 80023ea:	2ba8      	cmp	r3, #168	; 0xa8
 80023ec:	d04a      	beq.n	8002484 <GetSetPosi+0xc0>
 80023ee:	2ba8      	cmp	r3, #168	; 0xa8
 80023f0:	dc58      	bgt.n	80024a4 <GetSetPosi+0xe0>
 80023f2:	2ba2      	cmp	r3, #162	; 0xa2
 80023f4:	d00e      	beq.n	8002414 <GetSetPosi+0x50>
 80023f6:	2ba2      	cmp	r3, #162	; 0xa2
 80023f8:	dc54      	bgt.n	80024a4 <GetSetPosi+0xe0>
 80023fa:	2b90      	cmp	r3, #144	; 0x90
 80023fc:	d04a      	beq.n	8002494 <GetSetPosi+0xd0>
 80023fe:	2b90      	cmp	r3, #144	; 0x90
 8002400:	dc50      	bgt.n	80024a4 <GetSetPosi+0xe0>
 8002402:	2b62      	cmp	r3, #98	; 0x62
 8002404:	d00e      	beq.n	8002424 <GetSetPosi+0x60>
 8002406:	2b62      	cmp	r3, #98	; 0x62
 8002408:	dc4c      	bgt.n	80024a4 <GetSetPosi+0xe0>
 800240a:	2b02      	cmp	r3, #2
 800240c:	d022      	beq.n	8002454 <GetSetPosi+0x90>
 800240e:	2b22      	cmp	r3, #34	; 0x22
 8002410:	d018      	beq.n	8002444 <GetSetPosi+0x80>
	case NINE:
		SetPosi[0] = 88;
		SetPosi[1] = 88;
		break;
	}
}
 8002412:	e047      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2216      	movs	r2, #22
 8002418:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3302      	adds	r3, #2
 800241e:	2216      	movs	r2, #22
 8002420:	801a      	strh	r2, [r3, #0]
		break;
 8002422:	e03f      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2237      	movs	r2, #55	; 0x37
 8002428:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	3302      	adds	r3, #2
 800242e:	2216      	movs	r2, #22
 8002430:	801a      	strh	r2, [r3, #0]
		break;
 8002432:	e037      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2258      	movs	r2, #88	; 0x58
 8002438:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 22;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3302      	adds	r3, #2
 800243e:	2216      	movs	r2, #22
 8002440:	801a      	strh	r2, [r3, #0]
		break;
 8002442:	e02f      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2216      	movs	r2, #22
 8002448:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3302      	adds	r3, #2
 800244e:	2237      	movs	r2, #55	; 0x37
 8002450:	801a      	strh	r2, [r3, #0]
		break;
 8002452:	e027      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2237      	movs	r2, #55	; 0x37
 8002458:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3302      	adds	r3, #2
 800245e:	2237      	movs	r2, #55	; 0x37
 8002460:	801a      	strh	r2, [r3, #0]
		break;
 8002462:	e01f      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2258      	movs	r2, #88	; 0x58
 8002468:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 55;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3302      	adds	r3, #2
 800246e:	2237      	movs	r2, #55	; 0x37
 8002470:	801a      	strh	r2, [r3, #0]
		break;
 8002472:	e017      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 22;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2216      	movs	r2, #22
 8002478:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3302      	adds	r3, #2
 800247e:	2258      	movs	r2, #88	; 0x58
 8002480:	801a      	strh	r2, [r3, #0]
		break;
 8002482:	e00f      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 55;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2237      	movs	r2, #55	; 0x37
 8002488:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3302      	adds	r3, #2
 800248e:	2258      	movs	r2, #88	; 0x58
 8002490:	801a      	strh	r2, [r3, #0]
		break;
 8002492:	e007      	b.n	80024a4 <GetSetPosi+0xe0>
		SetPosi[0] = 88;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2258      	movs	r2, #88	; 0x58
 8002498:	801a      	strh	r2, [r3, #0]
		SetPosi[1] = 88;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3302      	adds	r3, #2
 800249e:	2258      	movs	r2, #88	; 0x58
 80024a0:	801a      	strh	r2, [r3, #0]
		break;
 80024a2:	bf00      	nop
}
 80024a4:	bf00      	nop
 80024a6:	370c      	adds	r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <ShowString>:

//LCDisInit=1
void ShowString() {
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	; 0x28
 80024b4:	af02      	add	r7, sp, #8
	char Buffer[32]; //

	ssd1306_DrawRectangle(85, 21, 125, 31, White);
 80024b6:	2301      	movs	r3, #1
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	231f      	movs	r3, #31
 80024bc:	227d      	movs	r2, #125	; 0x7d
 80024be:	2115      	movs	r1, #21
 80024c0:	2055      	movs	r0, #85	; 0x55
 80024c2:	f7ff f809 	bl	80014d8 <ssd1306_DrawRectangle>
	ssd1306_DrawRectangle(85, 32, 125, 52, White);
 80024c6:	2301      	movs	r3, #1
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2334      	movs	r3, #52	; 0x34
 80024cc:	227d      	movs	r2, #125	; 0x7d
 80024ce:	2120      	movs	r1, #32
 80024d0:	2055      	movs	r0, #85	; 0x55
 80024d2:	f7ff f801 	bl	80014d8 <ssd1306_DrawRectangle>
	//OLED()
	sprintf(Buffer, "Set_XY:(%3d,%3d)", SetPosi[0], SetPosi[1]);
 80024d6:	4b62      	ldr	r3, [pc, #392]	; (8002660 <ShowString+0x1b0>)
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	461a      	mov	r2, r3
 80024dc:	4b60      	ldr	r3, [pc, #384]	; (8002660 <ShowString+0x1b0>)
 80024de:	885b      	ldrh	r3, [r3, #2]
 80024e0:	4638      	mov	r0, r7
 80024e2:	4960      	ldr	r1, [pc, #384]	; (8002664 <ShowString+0x1b4>)
 80024e4:	f007 fcc0 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 5);
 80024e8:	2105      	movs	r1, #5
 80024ea:	2005      	movs	r0, #5
 80024ec:	f7fe ff70 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 80024f0:	4a5d      	ldr	r2, [pc, #372]	; (8002668 <ShowString+0x1b8>)
 80024f2:	4638      	mov	r0, r7
 80024f4:	2301      	movs	r3, #1
 80024f6:	ca06      	ldmia	r2, {r1, r2}
 80024f8:	f7fe ff44 	bl	8001384 <ssd1306_WriteString>
	//OLED
	sprintf(Buffer, "Act_XY:(%3d,%3d)", coordinate_XY[i][0],
 80024fc:	4b5b      	ldr	r3, [pc, #364]	; (800266c <ShowString+0x1bc>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	4b5b      	ldr	r3, [pc, #364]	; (8002670 <ShowString+0x1c0>)
 8002504:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002508:	4619      	mov	r1, r3
			coordinate_XY[i][1]);
 800250a:	4b58      	ldr	r3, [pc, #352]	; (800266c <ShowString+0x1bc>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	4a58      	ldr	r2, [pc, #352]	; (8002670 <ShowString+0x1c0>)
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	885b      	ldrh	r3, [r3, #2]
	sprintf(Buffer, "Act_XY:(%3d,%3d)", coordinate_XY[i][0],
 8002516:	4638      	mov	r0, r7
 8002518:	460a      	mov	r2, r1
 800251a:	4956      	ldr	r1, [pc, #344]	; (8002674 <ShowString+0x1c4>)
 800251c:	f007 fca4 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 13);
 8002520:	210d      	movs	r1, #13
 8002522:	2005      	movs	r0, #5
 8002524:	f7fe ff54 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002528:	4a4f      	ldr	r2, [pc, #316]	; (8002668 <ShowString+0x1b8>)
 800252a:	4638      	mov	r0, r7
 800252c:	2301      	movs	r3, #1
 800252e:	ca06      	ldmia	r2, {r1, r2}
 8002530:	f7fe ff28 	bl	8001384 <ssd1306_WriteString>

	sprintf(Buffer, "Dis:%6.2f", distance);
 8002534:	4b50      	ldr	r3, [pc, #320]	; (8002678 <ShowString+0x1c8>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe f805 	bl	8000548 <__aeabi_f2d>
 800253e:	4602      	mov	r2, r0
 8002540:	460b      	mov	r3, r1
 8002542:	4638      	mov	r0, r7
 8002544:	494d      	ldr	r1, [pc, #308]	; (800267c <ShowString+0x1cc>)
 8002546:	f007 fc8f 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 21);
 800254a:	2115      	movs	r1, #21
 800254c:	2005      	movs	r0, #5
 800254e:	f7fe ff3f 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002552:	4a45      	ldr	r2, [pc, #276]	; (8002668 <ShowString+0x1b8>)
 8002554:	4638      	mov	r0, r7
 8002556:	2301      	movs	r3, #1
 8002558:	ca06      	ldmia	r2, {r1, r2}
 800255a:	f7fe ff13 	bl	8001384 <ssd1306_WriteString>

	//OLED()
	sprintf(Buffer, "Exp_Sp:%5.2f",
			sqrtf(pid_X.Speed * pid_X.Speed + pid_Y.Speed * pid_Y.Speed));
 800255e:	4b48      	ldr	r3, [pc, #288]	; (8002680 <ShowString+0x1d0>)
 8002560:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002564:	4b46      	ldr	r3, [pc, #280]	; (8002680 <ShowString+0x1d0>)
 8002566:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800256a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800256e:	4b45      	ldr	r3, [pc, #276]	; (8002684 <ShowString+0x1d4>)
 8002570:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002574:	4b43      	ldr	r3, [pc, #268]	; (8002684 <ShowString+0x1d4>)
 8002576:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800257a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800257e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002582:	eeb0 0a67 	vmov.f32	s0, s15
 8002586:	f009 ffef 	bl	800c568 <sqrtf>
 800258a:	ee10 3a10 	vmov	r3, s0
	sprintf(Buffer, "Exp_Sp:%5.2f",
 800258e:	4618      	mov	r0, r3
 8002590:	f7fd ffda 	bl	8000548 <__aeabi_f2d>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4638      	mov	r0, r7
 800259a:	493b      	ldr	r1, [pc, #236]	; (8002688 <ShowString+0x1d8>)
 800259c:	f007 fc64 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 29);
 80025a0:	211d      	movs	r1, #29
 80025a2:	2005      	movs	r0, #5
 80025a4:	f7fe ff14 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 80025a8:	4a2f      	ldr	r2, [pc, #188]	; (8002668 <ShowString+0x1b8>)
 80025aa:	4638      	mov	r0, r7
 80025ac:	2301      	movs	r3, #1
 80025ae:	ca06      	ldmia	r2, {r1, r2}
 80025b0:	f7fe fee8 	bl	8001384 <ssd1306_WriteString>
	//OLED
	sprintf(Buffer, "Act_Sp:%5.2f", speed);
 80025b4:	4b35      	ldr	r3, [pc, #212]	; (800268c <ShowString+0x1dc>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd ffc5 	bl	8000548 <__aeabi_f2d>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4638      	mov	r0, r7
 80025c4:	4932      	ldr	r1, [pc, #200]	; (8002690 <ShowString+0x1e0>)
 80025c6:	f007 fc4f 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 37);
 80025ca:	2125      	movs	r1, #37	; 0x25
 80025cc:	2005      	movs	r0, #5
 80025ce:	f7fe feff 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 80025d2:	4a25      	ldr	r2, [pc, #148]	; (8002668 <ShowString+0x1b8>)
 80025d4:	4638      	mov	r0, r7
 80025d6:	2301      	movs	r3, #1
 80025d8:	ca06      	ldmia	r2, {r1, r2}
 80025da:	f7fe fed3 	bl	8001384 <ssd1306_WriteString>
//	printf("Exp_Sp:%5.2f\r\n", sqrtf(pid_X.Speed * pid_X.Speed + pid_Y.Speed * pid_Y.Speed));
//	printf("Act_Sp:%5.2f\r\n", speed);

	//OLED
	sprintf(Buffer, "Tot_Ti:%5.2f",
	__HAL_TIM_GET_COUNTER(&htim5) * 1.0 / 10000);
 80025de:	4b2d      	ldr	r3, [pc, #180]	; (8002694 <ShowString+0x1e4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd ff8d 	bl	8000504 <__aeabi_ui2d>
	sprintf(Buffer, "Tot_Ti:%5.2f",
 80025ea:	a31b      	add	r3, pc, #108	; (adr r3, 8002658 <ShowString+0x1a8>)
 80025ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f0:	f7fe f92c 	bl	800084c <__aeabi_ddiv>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4638      	mov	r0, r7
 80025fa:	4927      	ldr	r1, [pc, #156]	; (8002698 <ShowString+0x1e8>)
 80025fc:	f007 fc34 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 45);
 8002600:	212d      	movs	r1, #45	; 0x2d
 8002602:	2005      	movs	r0, #5
 8002604:	f7fe fee4 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 8002608:	4a17      	ldr	r2, [pc, #92]	; (8002668 <ShowString+0x1b8>)
 800260a:	4638      	mov	r0, r7
 800260c:	2301      	movs	r3, #1
 800260e:	ca06      	ldmia	r2, {r1, r2}
 8002610:	f7fe feb8 	bl	8001384 <ssd1306_WriteString>
	sprintf(Buffer, "Sta_Ti:%5.2f",
	__HAL_TIM_GET_COUNTER(&htim2) * 1.0 / 10000);
 8002614:	4b21      	ldr	r3, [pc, #132]	; (800269c <ShowString+0x1ec>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	4618      	mov	r0, r3
 800261c:	f7fd ff72 	bl	8000504 <__aeabi_ui2d>
	sprintf(Buffer, "Sta_Ti:%5.2f",
 8002620:	a30d      	add	r3, pc, #52	; (adr r3, 8002658 <ShowString+0x1a8>)
 8002622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002626:	f7fe f911 	bl	800084c <__aeabi_ddiv>
 800262a:	4602      	mov	r2, r0
 800262c:	460b      	mov	r3, r1
 800262e:	4638      	mov	r0, r7
 8002630:	491b      	ldr	r1, [pc, #108]	; (80026a0 <ShowString+0x1f0>)
 8002632:	f007 fc19 	bl	8009e68 <siprintf>
	ssd1306_SetCursor(5, 53);
 8002636:	2135      	movs	r1, #53	; 0x35
 8002638:	2005      	movs	r0, #5
 800263a:	f7fe fec9 	bl	80013d0 <ssd1306_SetCursor>
	ssd1306_WriteString(Buffer, Font_6x8, White);
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <ShowString+0x1b8>)
 8002640:	4638      	mov	r0, r7
 8002642:	2301      	movs	r3, #1
 8002644:	ca06      	ldmia	r2, {r1, r2}
 8002646:	f7fe fe9d 	bl	8001384 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800264a:	f7fe fd8b 	bl	8001164 <ssd1306_UpdateScreen>
}
 800264e:	bf00      	nop
 8002650:	3720      	adds	r7, #32
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	00000000 	.word	0x00000000
 800265c:	40c38800 	.word	0x40c38800
 8002660:	2000081c 	.word	0x2000081c
 8002664:	0800d600 	.word	0x0800d600
 8002668:	20000000 	.word	0x20000000
 800266c:	200007ca 	.word	0x200007ca
 8002670:	20000744 	.word	0x20000744
 8002674:	0800d614 	.word	0x0800d614
 8002678:	20000824 	.word	0x20000824
 800267c:	0800d628 	.word	0x0800d628
 8002680:	2000082c 	.word	0x2000082c
 8002684:	200007e4 	.word	0x200007e4
 8002688:	0800d634 	.word	0x0800d634
 800268c:	20000828 	.word	0x20000828
 8002690:	0800d644 	.word	0x0800d644
 8002694:	2000097c 	.word	0x2000097c
 8002698:	0800d654 	.word	0x0800d654
 800269c:	20000a54 	.word	0x20000a54
 80026a0:	0800d664 	.word	0x0800d664

080026a4 <ShowMode>:

//LCD
void ShowMode(uint8_t key, uint8_t i) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	460a      	mov	r2, r1
 80026ae:	71fb      	strb	r3, [r7, #7]
 80026b0:	4613      	mov	r3, r2
 80026b2:	71bb      	strb	r3, [r7, #6]

	//LCD
	//i == 0xff
	if (i == 0xff) {
 80026b4:	79bb      	ldrb	r3, [r7, #6]
 80026b6:	2bff      	cmp	r3, #255	; 0xff
 80026b8:	f040 8141 	bne.w	800293e <ShowMode+0x29a>

		ssd1306_SetCursor(88, 23);
 80026bc:	2117      	movs	r1, #23
 80026be:	2058      	movs	r0, #88	; 0x58
 80026c0:	f7fe fe86 	bl	80013d0 <ssd1306_SetCursor>
		switch (key) {
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	2be2      	cmp	r3, #226	; 0xe2
 80026c8:	f000 80e5 	beq.w	8002896 <ShowMode+0x1f2>
 80026cc:	2be2      	cmp	r3, #226	; 0xe2
 80026ce:	f300 8223 	bgt.w	8002b18 <ShowMode+0x474>
 80026d2:	2be0      	cmp	r3, #224	; 0xe0
 80026d4:	f000 80fb 	beq.w	80028ce <ShowMode+0x22a>
 80026d8:	2be0      	cmp	r3, #224	; 0xe0
 80026da:	f300 821d 	bgt.w	8002b18 <ShowMode+0x474>
 80026de:	2bc2      	cmp	r3, #194	; 0xc2
 80026e0:	f000 80ee 	beq.w	80028c0 <ShowMode+0x21c>
 80026e4:	2bc2      	cmp	r3, #194	; 0xc2
 80026e6:	f300 8217 	bgt.w	8002b18 <ShowMode+0x474>
 80026ea:	2bb0      	cmp	r3, #176	; 0xb0
 80026ec:	f300 8214 	bgt.w	8002b18 <ShowMode+0x474>
 80026f0:	2b90      	cmp	r3, #144	; 0x90
 80026f2:	da1d      	bge.n	8002730 <ShowMode+0x8c>
 80026f4:	2b68      	cmp	r3, #104	; 0x68
 80026f6:	f300 820f 	bgt.w	8002b18 <ShowMode+0x474>
 80026fa:	2b4a      	cmp	r3, #74	; 0x4a
 80026fc:	da62      	bge.n	80027c4 <ShowMode+0x120>
 80026fe:	2b38      	cmp	r3, #56	; 0x38
 8002700:	f000 8101 	beq.w	8002906 <ShowMode+0x262>
 8002704:	2b38      	cmp	r3, #56	; 0x38
 8002706:	f300 8207 	bgt.w	8002b18 <ShowMode+0x474>
 800270a:	2b22      	cmp	r3, #34	; 0x22
 800270c:	f000 80ca 	beq.w	80028a4 <ShowMode+0x200>
 8002710:	2b22      	cmp	r3, #34	; 0x22
 8002712:	f300 8201 	bgt.w	8002b18 <ShowMode+0x474>
 8002716:	2b18      	cmp	r3, #24
 8002718:	f000 810a 	beq.w	8002930 <ShowMode+0x28c>
 800271c:	2b18      	cmp	r3, #24
 800271e:	f300 81fb 	bgt.w	8002b18 <ShowMode+0x474>
 8002722:	2b02      	cmp	r3, #2
 8002724:	f000 80c5 	beq.w	80028b2 <ShowMode+0x20e>
 8002728:	2b10      	cmp	r3, #16
 800272a:	f000 8091 	beq.w	8002850 <ShowMode+0x1ac>
 800272e:	e1f3      	b.n	8002b18 <ShowMode+0x474>
 8002730:	3b90      	subs	r3, #144	; 0x90
 8002732:	2b20      	cmp	r3, #32
 8002734:	f200 81f0 	bhi.w	8002b18 <ShowMode+0x474>
 8002738:	a201      	add	r2, pc, #4	; (adr r2, 8002740 <ShowMode+0x9c>)
 800273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273e:	bf00      	nop
 8002740:	080028eb 	.word	0x080028eb
 8002744:	08002b19 	.word	0x08002b19
 8002748:	08002b19 	.word	0x08002b19
 800274c:	08002b19 	.word	0x08002b19
 8002750:	08002b19 	.word	0x08002b19
 8002754:	08002b19 	.word	0x08002b19
 8002758:	08002b19 	.word	0x08002b19
 800275c:	08002b19 	.word	0x08002b19
 8002760:	080028f9 	.word	0x080028f9
 8002764:	08002b19 	.word	0x08002b19
 8002768:	08002b19 	.word	0x08002b19
 800276c:	08002b19 	.word	0x08002b19
 8002770:	08002b19 	.word	0x08002b19
 8002774:	08002b19 	.word	0x08002b19
 8002778:	08002b19 	.word	0x08002b19
 800277c:	08002b19 	.word	0x08002b19
 8002780:	08002b19 	.word	0x08002b19
 8002784:	08002b19 	.word	0x08002b19
 8002788:	0800287b 	.word	0x0800287b
 800278c:	08002b19 	.word	0x08002b19
 8002790:	08002b19 	.word	0x08002b19
 8002794:	08002b19 	.word	0x08002b19
 8002798:	08002b19 	.word	0x08002b19
 800279c:	08002b19 	.word	0x08002b19
 80027a0:	080028dd 	.word	0x080028dd
 80027a4:	08002b19 	.word	0x08002b19
 80027a8:	08002b19 	.word	0x08002b19
 80027ac:	08002b19 	.word	0x08002b19
 80027b0:	08002b19 	.word	0x08002b19
 80027b4:	08002b19 	.word	0x08002b19
 80027b8:	08002b19 	.word	0x08002b19
 80027bc:	08002b19 	.word	0x08002b19
 80027c0:	08002923 	.word	0x08002923
 80027c4:	3b4a      	subs	r3, #74	; 0x4a
 80027c6:	2b1e      	cmp	r3, #30
 80027c8:	f200 81a6 	bhi.w	8002b18 <ShowMode+0x474>
 80027cc:	a201      	add	r2, pc, #4	; (adr r2, 80027d4 <ShowMode+0x130>)
 80027ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d2:	bf00      	nop
 80027d4:	0800285f 	.word	0x0800285f
 80027d8:	08002b19 	.word	0x08002b19
 80027dc:	08002b19 	.word	0x08002b19
 80027e0:	08002b19 	.word	0x08002b19
 80027e4:	08002b19 	.word	0x08002b19
 80027e8:	08002b19 	.word	0x08002b19
 80027ec:	08002b19 	.word	0x08002b19
 80027f0:	08002b19 	.word	0x08002b19
 80027f4:	08002b19 	.word	0x08002b19
 80027f8:	08002b19 	.word	0x08002b19
 80027fc:	08002b19 	.word	0x08002b19
 8002800:	08002b19 	.word	0x08002b19
 8002804:	08002b19 	.word	0x08002b19
 8002808:	08002b19 	.word	0x08002b19
 800280c:	08002b19 	.word	0x08002b19
 8002810:	08002b19 	.word	0x08002b19
 8002814:	0800286d 	.word	0x0800286d
 8002818:	08002b19 	.word	0x08002b19
 800281c:	08002b19 	.word	0x08002b19
 8002820:	08002b19 	.word	0x08002b19
 8002824:	08002b19 	.word	0x08002b19
 8002828:	08002b19 	.word	0x08002b19
 800282c:	08002b19 	.word	0x08002b19
 8002830:	08002b19 	.word	0x08002b19
 8002834:	08002889 	.word	0x08002889
 8002838:	08002b19 	.word	0x08002b19
 800283c:	08002b19 	.word	0x08002b19
 8002840:	08002b19 	.word	0x08002b19
 8002844:	08002b19 	.word	0x08002b19
 8002848:	08002b19 	.word	0x08002b19
 800284c:	08002915 	.word	0x08002915
		case STABLE:
			ssd1306_WriteString("STABLE", Font_6x8, White);
 8002850:	4ab4      	ldr	r2, [pc, #720]	; (8002b24 <ShowMode+0x480>)
 8002852:	2301      	movs	r3, #1
 8002854:	ca06      	ldmia	r2, {r1, r2}
 8002856:	48b4      	ldr	r0, [pc, #720]	; (8002b28 <ShowMode+0x484>)
 8002858:	f7fe fd94 	bl	8001384 <ssd1306_WriteString>
			break;
 800285c:	e15c      	b.n	8002b18 <ShowMode+0x474>
		case MOVE:
			ssd1306_WriteString("MOVE  ", Font_6x8, White);
 800285e:	4ab1      	ldr	r2, [pc, #708]	; (8002b24 <ShowMode+0x480>)
 8002860:	2301      	movs	r3, #1
 8002862:	ca06      	ldmia	r2, {r1, r2}
 8002864:	48b1      	ldr	r0, [pc, #708]	; (8002b2c <ShowMode+0x488>)
 8002866:	f7fe fd8d 	bl	8001384 <ssd1306_WriteString>
			break;
 800286a:	e155      	b.n	8002b18 <ShowMode+0x474>
		case ROUND:
			ssd1306_WriteString("ROUND ", Font_6x8, White);
 800286c:	4aad      	ldr	r2, [pc, #692]	; (8002b24 <ShowMode+0x480>)
 800286e:	2301      	movs	r3, #1
 8002870:	ca06      	ldmia	r2, {r1, r2}
 8002872:	48af      	ldr	r0, [pc, #700]	; (8002b30 <ShowMode+0x48c>)
 8002874:	f7fe fd86 	bl	8001384 <ssd1306_WriteString>
			break;
 8002878:	e14e      	b.n	8002b18 <ShowMode+0x474>
		case ONE:
			ssd1306_WriteString("ONE   ", Font_6x8, White);
 800287a:	4aaa      	ldr	r2, [pc, #680]	; (8002b24 <ShowMode+0x480>)
 800287c:	2301      	movs	r3, #1
 800287e:	ca06      	ldmia	r2, {r1, r2}
 8002880:	48ac      	ldr	r0, [pc, #688]	; (8002b34 <ShowMode+0x490>)
 8002882:	f7fe fd7f 	bl	8001384 <ssd1306_WriteString>
			break;
 8002886:	e147      	b.n	8002b18 <ShowMode+0x474>
		case TWO:
			ssd1306_WriteString("TWO   ", Font_6x8, White);
 8002888:	4aa6      	ldr	r2, [pc, #664]	; (8002b24 <ShowMode+0x480>)
 800288a:	2301      	movs	r3, #1
 800288c:	ca06      	ldmia	r2, {r1, r2}
 800288e:	48aa      	ldr	r0, [pc, #680]	; (8002b38 <ShowMode+0x494>)
 8002890:	f7fe fd78 	bl	8001384 <ssd1306_WriteString>
			break;
 8002894:	e140      	b.n	8002b18 <ShowMode+0x474>
		case THREE:
			ssd1306_WriteString("THREE ", Font_6x8, White);
 8002896:	4aa3      	ldr	r2, [pc, #652]	; (8002b24 <ShowMode+0x480>)
 8002898:	2301      	movs	r3, #1
 800289a:	ca06      	ldmia	r2, {r1, r2}
 800289c:	48a7      	ldr	r0, [pc, #668]	; (8002b3c <ShowMode+0x498>)
 800289e:	f7fe fd71 	bl	8001384 <ssd1306_WriteString>
			break;
 80028a2:	e139      	b.n	8002b18 <ShowMode+0x474>
		case FOUR:
			ssd1306_WriteString("FOUR  ", Font_6x8, White);
 80028a4:	4a9f      	ldr	r2, [pc, #636]	; (8002b24 <ShowMode+0x480>)
 80028a6:	2301      	movs	r3, #1
 80028a8:	ca06      	ldmia	r2, {r1, r2}
 80028aa:	48a5      	ldr	r0, [pc, #660]	; (8002b40 <ShowMode+0x49c>)
 80028ac:	f7fe fd6a 	bl	8001384 <ssd1306_WriteString>
			break;
 80028b0:	e132      	b.n	8002b18 <ShowMode+0x474>
		case FIVE:
			ssd1306_WriteString("FIVE  ", Font_6x8, White);
 80028b2:	4a9c      	ldr	r2, [pc, #624]	; (8002b24 <ShowMode+0x480>)
 80028b4:	2301      	movs	r3, #1
 80028b6:	ca06      	ldmia	r2, {r1, r2}
 80028b8:	48a2      	ldr	r0, [pc, #648]	; (8002b44 <ShowMode+0x4a0>)
 80028ba:	f7fe fd63 	bl	8001384 <ssd1306_WriteString>
			break;
 80028be:	e12b      	b.n	8002b18 <ShowMode+0x474>
		case SIX:
			ssd1306_WriteString("SIX   ", Font_6x8, White);
 80028c0:	4a98      	ldr	r2, [pc, #608]	; (8002b24 <ShowMode+0x480>)
 80028c2:	2301      	movs	r3, #1
 80028c4:	ca06      	ldmia	r2, {r1, r2}
 80028c6:	48a0      	ldr	r0, [pc, #640]	; (8002b48 <ShowMode+0x4a4>)
 80028c8:	f7fe fd5c 	bl	8001384 <ssd1306_WriteString>
			break;
 80028cc:	e124      	b.n	8002b18 <ShowMode+0x474>
		case SEVEN:
			ssd1306_WriteString("SEVEN ", Font_6x8, White);
 80028ce:	4a95      	ldr	r2, [pc, #596]	; (8002b24 <ShowMode+0x480>)
 80028d0:	2301      	movs	r3, #1
 80028d2:	ca06      	ldmia	r2, {r1, r2}
 80028d4:	489d      	ldr	r0, [pc, #628]	; (8002b4c <ShowMode+0x4a8>)
 80028d6:	f7fe fd55 	bl	8001384 <ssd1306_WriteString>
			break;
 80028da:	e11d      	b.n	8002b18 <ShowMode+0x474>
		case EIGHT:
			ssd1306_WriteString("EIGHT ", Font_6x8, White);
 80028dc:	4a91      	ldr	r2, [pc, #580]	; (8002b24 <ShowMode+0x480>)
 80028de:	2301      	movs	r3, #1
 80028e0:	ca06      	ldmia	r2, {r1, r2}
 80028e2:	489b      	ldr	r0, [pc, #620]	; (8002b50 <ShowMode+0x4ac>)
 80028e4:	f7fe fd4e 	bl	8001384 <ssd1306_WriteString>
			break;
 80028e8:	e116      	b.n	8002b18 <ShowMode+0x474>
		case NINE:
			ssd1306_WriteString("NINE  ", Font_6x8, White);
 80028ea:	4a8e      	ldr	r2, [pc, #568]	; (8002b24 <ShowMode+0x480>)
 80028ec:	2301      	movs	r3, #1
 80028ee:	ca06      	ldmia	r2, {r1, r2}
 80028f0:	4898      	ldr	r0, [pc, #608]	; (8002b54 <ShowMode+0x4b0>)
 80028f2:	f7fe fd47 	bl	8001384 <ssd1306_WriteString>
			break;
 80028f6:	e10f      	b.n	8002b18 <ShowMode+0x474>
		case ZERO:
			ssd1306_WriteString("ZERO  ", Font_6x8, White);
 80028f8:	4a8a      	ldr	r2, [pc, #552]	; (8002b24 <ShowMode+0x480>)
 80028fa:	2301      	movs	r3, #1
 80028fc:	ca06      	ldmia	r2, {r1, r2}
 80028fe:	4896      	ldr	r0, [pc, #600]	; (8002b58 <ShowMode+0x4b4>)
 8002900:	f7fe fd40 	bl	8001384 <ssd1306_WriteString>
			break;
 8002904:	e108      	b.n	8002b18 <ShowMode+0x474>
		case DETER:
			ssd1306_WriteString("DETER ", Font_6x8, White);
 8002906:	4a87      	ldr	r2, [pc, #540]	; (8002b24 <ShowMode+0x480>)
 8002908:	2301      	movs	r3, #1
 800290a:	ca06      	ldmia	r2, {r1, r2}
 800290c:	4893      	ldr	r0, [pc, #588]	; (8002b5c <ShowMode+0x4b8>)
 800290e:	f7fe fd39 	bl	8001384 <ssd1306_WriteString>
			break;
 8002912:	e101      	b.n	8002b18 <ShowMode+0x474>
		case REPLACE:
			ssd1306_WriteString("REPLACE ", Font_6x8, White);
 8002914:	4a83      	ldr	r2, [pc, #524]	; (8002b24 <ShowMode+0x480>)
 8002916:	2301      	movs	r3, #1
 8002918:	ca06      	ldmia	r2, {r1, r2}
 800291a:	4891      	ldr	r0, [pc, #580]	; (8002b60 <ShowMode+0x4bc>)
 800291c:	f7fe fd32 	bl	8001384 <ssd1306_WriteString>
			break;
 8002920:	e0fa      	b.n	8002b18 <ShowMode+0x474>
		case CANCEL:
			ssd1306_WriteString("CANCEL", Font_6x8, White);
 8002922:	4a80      	ldr	r2, [pc, #512]	; (8002b24 <ShowMode+0x480>)
 8002924:	2301      	movs	r3, #1
 8002926:	ca06      	ldmia	r2, {r1, r2}
 8002928:	488e      	ldr	r0, [pc, #568]	; (8002b64 <ShowMode+0x4c0>)
 800292a:	f7fe fd2b 	bl	8001384 <ssd1306_WriteString>
			break;
 800292e:	e0f3      	b.n	8002b18 <ShowMode+0x474>
		case INIT:
			ssd1306_WriteString("INIT  ", Font_6x8, White);
 8002930:	4a7c      	ldr	r2, [pc, #496]	; (8002b24 <ShowMode+0x480>)
 8002932:	2301      	movs	r3, #1
 8002934:	ca06      	ldmia	r2, {r1, r2}
 8002936:	488c      	ldr	r0, [pc, #560]	; (8002b68 <ShowMode+0x4c4>)
 8002938:	f7fe fd24 	bl	8001384 <ssd1306_WriteString>
 800293c:	e0ec      	b.n	8002b18 <ShowMode+0x474>
		}
	} else {
		//i0xffMode
		switch (key) {
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	2be2      	cmp	r3, #226	; 0xe2
 8002942:	d079      	beq.n	8002a38 <ShowMode+0x394>
 8002944:	2be2      	cmp	r3, #226	; 0xe2
 8002946:	f300 80e7 	bgt.w	8002b18 <ShowMode+0x474>
 800294a:	2be0      	cmp	r3, #224	; 0xe0
 800294c:	f000 80b4 	beq.w	8002ab8 <ShowMode+0x414>
 8002950:	2be0      	cmp	r3, #224	; 0xe0
 8002952:	f300 80e1 	bgt.w	8002b18 <ShowMode+0x474>
 8002956:	2bc2      	cmp	r3, #194	; 0xc2
 8002958:	f000 809e 	beq.w	8002a98 <ShowMode+0x3f4>
 800295c:	2bc2      	cmp	r3, #194	; 0xc2
 800295e:	f300 80db 	bgt.w	8002b18 <ShowMode+0x474>
 8002962:	2ba8      	cmp	r3, #168	; 0xa8
 8002964:	f000 80b8 	beq.w	8002ad8 <ShowMode+0x434>
 8002968:	2ba8      	cmp	r3, #168	; 0xa8
 800296a:	f300 80d5 	bgt.w	8002b18 <ShowMode+0x474>
 800296e:	2ba2      	cmp	r3, #162	; 0xa2
 8002970:	d042      	beq.n	80029f8 <ShowMode+0x354>
 8002972:	2ba2      	cmp	r3, #162	; 0xa2
 8002974:	f300 80d0 	bgt.w	8002b18 <ShowMode+0x474>
 8002978:	2b90      	cmp	r3, #144	; 0x90
 800297a:	f000 80bd 	beq.w	8002af8 <ShowMode+0x454>
 800297e:	2b90      	cmp	r3, #144	; 0x90
 8002980:	f300 80ca 	bgt.w	8002b18 <ShowMode+0x474>
 8002984:	2b62      	cmp	r3, #98	; 0x62
 8002986:	d047      	beq.n	8002a18 <ShowMode+0x374>
 8002988:	2b62      	cmp	r3, #98	; 0x62
 800298a:	f300 80c5 	bgt.w	8002b18 <ShowMode+0x474>
 800298e:	2b5a      	cmp	r3, #90	; 0x5a
 8002990:	d027      	beq.n	80029e2 <ShowMode+0x33e>
 8002992:	2b5a      	cmp	r3, #90	; 0x5a
 8002994:	f300 80c0 	bgt.w	8002b18 <ShowMode+0x474>
 8002998:	2b4a      	cmp	r3, #74	; 0x4a
 800299a:	d017      	beq.n	80029cc <ShowMode+0x328>
 800299c:	2b4a      	cmp	r3, #74	; 0x4a
 800299e:	f300 80bb 	bgt.w	8002b18 <ShowMode+0x474>
 80029a2:	2b22      	cmp	r3, #34	; 0x22
 80029a4:	d058      	beq.n	8002a58 <ShowMode+0x3b4>
 80029a6:	2b22      	cmp	r3, #34	; 0x22
 80029a8:	f300 80b6 	bgt.w	8002b18 <ShowMode+0x474>
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d063      	beq.n	8002a78 <ShowMode+0x3d4>
 80029b0:	2b10      	cmp	r3, #16
 80029b2:	f040 80b1 	bne.w	8002b18 <ShowMode+0x474>
		case STABLE:

			ssd1306_SetCursor(88, 35);
 80029b6:	2123      	movs	r1, #35	; 0x23
 80029b8:	2058      	movs	r0, #88	; 0x58
 80029ba:	f7fe fd09 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("STABLE", Font_6x8, White);
 80029be:	4a59      	ldr	r2, [pc, #356]	; (8002b24 <ShowMode+0x480>)
 80029c0:	2301      	movs	r3, #1
 80029c2:	ca06      	ldmia	r2, {r1, r2}
 80029c4:	4858      	ldr	r0, [pc, #352]	; (8002b28 <ShowMode+0x484>)
 80029c6:	f7fe fcdd 	bl	8001384 <ssd1306_WriteString>
			break;
 80029ca:	e0a5      	b.n	8002b18 <ShowMode+0x474>
		case MOVE:
			ssd1306_SetCursor(88, 35);
 80029cc:	2123      	movs	r1, #35	; 0x23
 80029ce:	2058      	movs	r0, #88	; 0x58
 80029d0:	f7fe fcfe 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("MOVE  ", Font_6x8, White);
 80029d4:	4a53      	ldr	r2, [pc, #332]	; (8002b24 <ShowMode+0x480>)
 80029d6:	2301      	movs	r3, #1
 80029d8:	ca06      	ldmia	r2, {r1, r2}
 80029da:	4854      	ldr	r0, [pc, #336]	; (8002b2c <ShowMode+0x488>)
 80029dc:	f7fe fcd2 	bl	8001384 <ssd1306_WriteString>
			break;
 80029e0:	e09a      	b.n	8002b18 <ShowMode+0x474>
		case ROUND:
			ssd1306_SetCursor(88, 35);
 80029e2:	2123      	movs	r1, #35	; 0x23
 80029e4:	2058      	movs	r0, #88	; 0x58
 80029e6:	f7fe fcf3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("ROUND ", Font_6x8, White);
 80029ea:	4a4e      	ldr	r2, [pc, #312]	; (8002b24 <ShowMode+0x480>)
 80029ec:	2301      	movs	r3, #1
 80029ee:	ca06      	ldmia	r2, {r1, r2}
 80029f0:	484f      	ldr	r0, [pc, #316]	; (8002b30 <ShowMode+0x48c>)
 80029f2:	f7fe fcc7 	bl	8001384 <ssd1306_WriteString>
			break;
 80029f6:	e08f      	b.n	8002b18 <ShowMode+0x474>
		case ONE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 80029f8:	79bb      	ldrb	r3, [r7, #6]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3353      	adds	r3, #83	; 0x53
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	212c      	movs	r1, #44	; 0x2c
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fce3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("1", Font_6x8, White);
 8002a0a:	4a46      	ldr	r2, [pc, #280]	; (8002b24 <ShowMode+0x480>)
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	ca06      	ldmia	r2, {r1, r2}
 8002a10:	4856      	ldr	r0, [pc, #344]	; (8002b6c <ShowMode+0x4c8>)
 8002a12:	f7fe fcb7 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a16:	e07f      	b.n	8002b18 <ShowMode+0x474>
		case TWO:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a18:	79bb      	ldrb	r3, [r7, #6]
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	3353      	adds	r3, #83	; 0x53
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	212c      	movs	r1, #44	; 0x2c
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe fcd3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("2", Font_6x8, White);
 8002a2a:	4a3e      	ldr	r2, [pc, #248]	; (8002b24 <ShowMode+0x480>)
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	ca06      	ldmia	r2, {r1, r2}
 8002a30:	484f      	ldr	r0, [pc, #316]	; (8002b70 <ShowMode+0x4cc>)
 8002a32:	f7fe fca7 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a36:	e06f      	b.n	8002b18 <ShowMode+0x474>
		case THREE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a38:	79bb      	ldrb	r3, [r7, #6]
 8002a3a:	00db      	lsls	r3, r3, #3
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	3353      	adds	r3, #83	; 0x53
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	212c      	movs	r1, #44	; 0x2c
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fe fcc3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("3", Font_6x8, White);
 8002a4a:	4a36      	ldr	r2, [pc, #216]	; (8002b24 <ShowMode+0x480>)
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	ca06      	ldmia	r2, {r1, r2}
 8002a50:	4848      	ldr	r0, [pc, #288]	; (8002b74 <ShowMode+0x4d0>)
 8002a52:	f7fe fc97 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a56:	e05f      	b.n	8002b18 <ShowMode+0x474>
		case FOUR:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a58:	79bb      	ldrb	r3, [r7, #6]
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	3353      	adds	r3, #83	; 0x53
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	212c      	movs	r1, #44	; 0x2c
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe fcb3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("4", Font_6x8, White);
 8002a6a:	4a2e      	ldr	r2, [pc, #184]	; (8002b24 <ShowMode+0x480>)
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	ca06      	ldmia	r2, {r1, r2}
 8002a70:	4841      	ldr	r0, [pc, #260]	; (8002b78 <ShowMode+0x4d4>)
 8002a72:	f7fe fc87 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a76:	e04f      	b.n	8002b18 <ShowMode+0x474>
		case FIVE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a78:	79bb      	ldrb	r3, [r7, #6]
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	3353      	adds	r3, #83	; 0x53
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	212c      	movs	r1, #44	; 0x2c
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe fca3 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("5", Font_6x8, White);
 8002a8a:	4a26      	ldr	r2, [pc, #152]	; (8002b24 <ShowMode+0x480>)
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	ca06      	ldmia	r2, {r1, r2}
 8002a90:	483a      	ldr	r0, [pc, #232]	; (8002b7c <ShowMode+0x4d8>)
 8002a92:	f7fe fc77 	bl	8001384 <ssd1306_WriteString>
			break;
 8002a96:	e03f      	b.n	8002b18 <ShowMode+0x474>
		case SIX:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002a98:	79bb      	ldrb	r3, [r7, #6]
 8002a9a:	00db      	lsls	r3, r3, #3
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	3353      	adds	r3, #83	; 0x53
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	212c      	movs	r1, #44	; 0x2c
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fe fc93 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("6", Font_6x8, White);
 8002aaa:	4a1e      	ldr	r2, [pc, #120]	; (8002b24 <ShowMode+0x480>)
 8002aac:	2301      	movs	r3, #1
 8002aae:	ca06      	ldmia	r2, {r1, r2}
 8002ab0:	4833      	ldr	r0, [pc, #204]	; (8002b80 <ShowMode+0x4dc>)
 8002ab2:	f7fe fc67 	bl	8001384 <ssd1306_WriteString>
			break;
 8002ab6:	e02f      	b.n	8002b18 <ShowMode+0x474>
		case SEVEN:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002ab8:	79bb      	ldrb	r3, [r7, #6]
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	3353      	adds	r3, #83	; 0x53
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	212c      	movs	r1, #44	; 0x2c
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe fc83 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("7", Font_6x8, White);
 8002aca:	4a16      	ldr	r2, [pc, #88]	; (8002b24 <ShowMode+0x480>)
 8002acc:	2301      	movs	r3, #1
 8002ace:	ca06      	ldmia	r2, {r1, r2}
 8002ad0:	482c      	ldr	r0, [pc, #176]	; (8002b84 <ShowMode+0x4e0>)
 8002ad2:	f7fe fc57 	bl	8001384 <ssd1306_WriteString>
			break;
 8002ad6:	e01f      	b.n	8002b18 <ShowMode+0x474>
		case EIGHT:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002ad8:	79bb      	ldrb	r3, [r7, #6]
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	3353      	adds	r3, #83	; 0x53
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	212c      	movs	r1, #44	; 0x2c
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7fe fc73 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("8", Font_6x8, White);
 8002aea:	4a0e      	ldr	r2, [pc, #56]	; (8002b24 <ShowMode+0x480>)
 8002aec:	2301      	movs	r3, #1
 8002aee:	ca06      	ldmia	r2, {r1, r2}
 8002af0:	4825      	ldr	r0, [pc, #148]	; (8002b88 <ShowMode+0x4e4>)
 8002af2:	f7fe fc47 	bl	8001384 <ssd1306_WriteString>
			break;
 8002af6:	e00f      	b.n	8002b18 <ShowMode+0x474>
		case NINE:
			ssd1306_SetCursor(83 + 8 * i, 44);
 8002af8:	79bb      	ldrb	r3, [r7, #6]
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	3353      	adds	r3, #83	; 0x53
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	212c      	movs	r1, #44	; 0x2c
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fe fc63 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("9", Font_6x8, White);
 8002b0a:	4a06      	ldr	r2, [pc, #24]	; (8002b24 <ShowMode+0x480>)
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	ca06      	ldmia	r2, {r1, r2}
 8002b10:	481e      	ldr	r0, [pc, #120]	; (8002b8c <ShowMode+0x4e8>)
 8002b12:	f7fe fc37 	bl	8001384 <ssd1306_WriteString>
			break;
 8002b16:	bf00      	nop
		}
	}
	ssd1306_UpdateScreen();
 8002b18:	f7fe fb24 	bl	8001164 <ssd1306_UpdateScreen>
}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000000 	.word	0x20000000
 8002b28:	0800d674 	.word	0x0800d674
 8002b2c:	0800d67c 	.word	0x0800d67c
 8002b30:	0800d684 	.word	0x0800d684
 8002b34:	0800d68c 	.word	0x0800d68c
 8002b38:	0800d694 	.word	0x0800d694
 8002b3c:	0800d69c 	.word	0x0800d69c
 8002b40:	0800d6a4 	.word	0x0800d6a4
 8002b44:	0800d6ac 	.word	0x0800d6ac
 8002b48:	0800d6b4 	.word	0x0800d6b4
 8002b4c:	0800d6bc 	.word	0x0800d6bc
 8002b50:	0800d6c4 	.word	0x0800d6c4
 8002b54:	0800d6cc 	.word	0x0800d6cc
 8002b58:	0800d6d4 	.word	0x0800d6d4
 8002b5c:	0800d6dc 	.word	0x0800d6dc
 8002b60:	0800d6e4 	.word	0x0800d6e4
 8002b64:	0800d6f0 	.word	0x0800d6f0
 8002b68:	0800d6f8 	.word	0x0800d6f8
 8002b6c:	0800d700 	.word	0x0800d700
 8002b70:	0800d704 	.word	0x0800d704
 8002b74:	0800d708 	.word	0x0800d708
 8002b78:	0800d70c 	.word	0x0800d70c
 8002b7c:	0800d710 	.word	0x0800d710
 8002b80:	0800d714 	.word	0x0800d714
 8002b84:	0800d718 	.word	0x0800d718
 8002b88:	0800d71c 	.word	0x0800d71c
 8002b8c:	0800d720 	.word	0x0800d720

08002b90 <ModeStable>:

//1
void ModeStable(void) {
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	//
	GetSetPosi(SetPosi, Mode[1]);
 8002b94:	4b22      	ldr	r3, [pc, #136]	; (8002c20 <ModeStable+0x90>)
 8002b96:	785b      	ldrb	r3, [r3, #1]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4822      	ldr	r0, [pc, #136]	; (8002c24 <ModeStable+0x94>)
 8002b9c:	f7ff fc12 	bl	80023c4 <GetSetPosi>
	//PID
	ChaSetPosi(&pid_X, SetPosi[0]);
 8002ba0:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <ModeStable+0x94>)
 8002ba2:	881b      	ldrh	r3, [r3, #0]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4820      	ldr	r0, [pc, #128]	; (8002c28 <ModeStable+0x98>)
 8002ba8:	f7ff f8d6 	bl	8001d58 <ChaSetPosi>
	ChaSetPosi(&pid_Y, SetPosi[1]);
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <ModeStable+0x94>)
 8002bae:	885b      	ldrh	r3, [r3, #2]
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	481e      	ldr	r0, [pc, #120]	; (8002c2c <ModeStable+0x9c>)
 8002bb4:	f7ff f8d0 	bl	8001d58 <ChaSetPosi>

	//,
	ballSpeed();
 8002bb8:	f7ff fb32 	bl	8002220 <ballSpeed>
	//pidX,Y
	//0X,1Y
	PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	; (8002c30 <ModeStable+0xa0>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4b1c      	ldr	r3, [pc, #112]	; (8002c34 <ModeStable+0xa4>)
 8002bc4:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002bc8:	4a1b      	ldr	r2, [pc, #108]	; (8002c38 <ModeStable+0xa8>)
 8002bca:	edd2 7a00 	vldr	s15, [r2]
 8002bce:	eeb0 0a67 	vmov.f32	s0, s15
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4814      	ldr	r0, [pc, #80]	; (8002c28 <ModeStable+0x98>)
 8002bd6:	f7fe ff5b 	bl	8001a90 <PID_Calc>
	PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002bda:	4b15      	ldr	r3, [pc, #84]	; (8002c30 <ModeStable+0xa0>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	4a15      	ldr	r2, [pc, #84]	; (8002c34 <ModeStable+0xa4>)
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	885b      	ldrh	r3, [r3, #2]
 8002be6:	4a15      	ldr	r2, [pc, #84]	; (8002c3c <ModeStable+0xac>)
 8002be8:	edd2 7a00 	vldr	s15, [r2]
 8002bec:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	480e      	ldr	r0, [pc, #56]	; (8002c2c <ModeStable+0x9c>)
 8002bf4:	f7fe ff4c 	bl	8001a90 <PID_Calc>
	PCA9685_SetServoAngle(0, pid_X.angle);
 8002bf8:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <ModeStable+0x98>)
 8002bfa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8002c02:	2000      	movs	r0, #0
 8002c04:	f7fe fe88 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, pid_Y.angle);
 8002c08:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <ModeStable+0x9c>)
 8002c0a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c12:	2001      	movs	r0, #1
 8002c14:	f7fe fe80 	bl	8001918 <PCA9685_SetServoAngle>

	//LCD
	ShowString();
 8002c18:	f7ff fc4a 	bl	80024b0 <ShowString>
}
 8002c1c:	bf00      	nop
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	200007c4 	.word	0x200007c4
 8002c24:	2000081c 	.word	0x2000081c
 8002c28:	2000082c 	.word	0x2000082c
 8002c2c:	200007e4 	.word	0x200007e4
 8002c30:	200007ca 	.word	0x200007ca
 8002c34:	20000744 	.word	0x20000744
 8002c38:	20000820 	.word	0x20000820
 8002c3c:	200008cc 	.word	0x200008cc

08002c40 <ModeMove>:

//2
void ModeMove(void) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
	uint8_t count = 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	71fb      	strb	r3, [r7, #7]
	static uint8_t isTim = 0;  //isTim1
	while (Mode[count] != 0) {
 8002c4a:	e002      	b.n	8002c52 <ModeMove+0x12>
		count++;
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	71fb      	strb	r3, [r7, #7]
	while (Mode[count] != 0) {
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	4a6d      	ldr	r2, [pc, #436]	; (8002e0c <ModeMove+0x1cc>)
 8002c56:	5cd3      	ldrb	r3, [r2, r3]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f7      	bne.n	8002c4c <ModeMove+0xc>
	}

	for (uint8_t i = 1; i < count;) {
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	71bb      	strb	r3, [r7, #6]
 8002c60:	e0c9      	b.n	8002df6 <ModeMove+0x1b6>

		//
		GetSetPosi(SetPosi, Mode[i]);
 8002c62:	79bb      	ldrb	r3, [r7, #6]
 8002c64:	4a69      	ldr	r2, [pc, #420]	; (8002e0c <ModeMove+0x1cc>)
 8002c66:	5cd3      	ldrb	r3, [r2, r3]
 8002c68:	4619      	mov	r1, r3
 8002c6a:	4869      	ldr	r0, [pc, #420]	; (8002e10 <ModeMove+0x1d0>)
 8002c6c:	f7ff fbaa 	bl	80023c4 <GetSetPosi>
		ChaSetPosi(&pid_X, SetPosi[0]);
 8002c70:	4b67      	ldr	r3, [pc, #412]	; (8002e10 <ModeMove+0x1d0>)
 8002c72:	881b      	ldrh	r3, [r3, #0]
 8002c74:	4619      	mov	r1, r3
 8002c76:	4867      	ldr	r0, [pc, #412]	; (8002e14 <ModeMove+0x1d4>)
 8002c78:	f7ff f86e 	bl	8001d58 <ChaSetPosi>
		ChaSetPosi(&pid_Y, SetPosi[1]);
 8002c7c:	4b64      	ldr	r3, [pc, #400]	; (8002e10 <ModeMove+0x1d0>)
 8002c7e:	885b      	ldrh	r3, [r3, #2]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4865      	ldr	r0, [pc, #404]	; (8002e18 <ModeMove+0x1d8>)
 8002c84:	f7ff f868 	bl	8001d58 <ChaSetPosi>

		//,
		ballSpeed();
 8002c88:	f7ff faca 	bl	8002220 <ballSpeed>
		//i==12s
		if (i == 1) {
 8002c8c:	79bb      	ldrb	r3, [r7, #6]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d13e      	bne.n	8002d10 <ModeMove+0xd0>
			if (isTim == 0) { //isTim1
 8002c92:	4b62      	ldr	r3, [pc, #392]	; (8002e1c <ModeMove+0x1dc>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d110      	bne.n	8002cbc <ModeMove+0x7c>
				if (distance <= 30) {  //30
 8002c9a:	4b61      	ldr	r3, [pc, #388]	; (8002e20 <ModeMove+0x1e0>)
 8002c9c:	edd3 7a00 	vldr	s15, [r3]
 8002ca0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002ca4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cac:	d876      	bhi.n	8002d9c <ModeMove+0x15c>
					HAL_TIM_Base_Start(&htim2);
 8002cae:	485d      	ldr	r0, [pc, #372]	; (8002e24 <ModeMove+0x1e4>)
 8002cb0:	f004 fb94 	bl	80073dc <HAL_TIM_Base_Start>
					isTim = 1; //isTim1
 8002cb4:	4b59      	ldr	r3, [pc, #356]	; (8002e1c <ModeMove+0x1dc>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e06f      	b.n	8002d9c <ModeMove+0x15c>
				}
			} else {
				if (distance > 30) {  //30
 8002cbc:	4b58      	ldr	r3, [pc, #352]	; (8002e20 <ModeMove+0x1e0>)
 8002cbe:	edd3 7a00 	vldr	s15, [r3]
 8002cc2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002cc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cce:	dd0a      	ble.n	8002ce6 <ModeMove+0xa6>
					isTim = 0;
 8002cd0:	4b52      	ldr	r3, [pc, #328]	; (8002e1c <ModeMove+0x1dc>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002cd6:	4853      	ldr	r0, [pc, #332]	; (8002e24 <ModeMove+0x1e4>)
 8002cd8:	f004 fbe8 	bl	80074ac <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);  //
 8002cdc:	4b51      	ldr	r3, [pc, #324]	; (8002e24 <ModeMove+0x1e4>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	625a      	str	r2, [r3, #36]	; 0x24
 8002ce4:	e05a      	b.n	8002d9c <ModeMove+0x15c>
				} else if (__HAL_TIM_GET_COUNTER(&htim2) >= 30000) { //303s
 8002ce6:	4b4f      	ldr	r3, [pc, #316]	; (8002e24 <ModeMove+0x1e4>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cec:	f247 522f 	movw	r2, #29999	; 0x752f
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d953      	bls.n	8002d9c <ModeMove+0x15c>
					i++;	//i
 8002cf4:	79bb      	ldrb	r3, [r7, #6]
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	71bb      	strb	r3, [r7, #6]
					isTim = 0;
 8002cfa:	4b48      	ldr	r3, [pc, #288]	; (8002e1c <ModeMove+0x1dc>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002d00:	4848      	ldr	r0, [pc, #288]	; (8002e24 <ModeMove+0x1e4>)
 8002d02:	f004 fbd3 	bl	80074ac <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002d06:	4b47      	ldr	r3, [pc, #284]	; (8002e24 <ModeMove+0x1e4>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	625a      	str	r2, [r3, #36]	; 0x24
 8002d0e:	e045      	b.n	8002d9c <ModeMove+0x15c>
				}
			}
		} else if (i > 1 || i < count - 1) { //0.5s
 8002d10:	79bb      	ldrb	r3, [r7, #6]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d804      	bhi.n	8002d20 <ModeMove+0xe0>
 8002d16:	79ba      	ldrb	r2, [r7, #6]
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	da3d      	bge.n	8002d9c <ModeMove+0x15c>
			if (isTim == 0) {  //
 8002d20:	4b3e      	ldr	r3, [pc, #248]	; (8002e1c <ModeMove+0x1dc>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d110      	bne.n	8002d4a <ModeMove+0x10a>
				if (distance <= 30) {
 8002d28:	4b3d      	ldr	r3, [pc, #244]	; (8002e20 <ModeMove+0x1e0>)
 8002d2a:	edd3 7a00 	vldr	s15, [r3]
 8002d2e:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002d32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3a:	d82f      	bhi.n	8002d9c <ModeMove+0x15c>
					HAL_TIM_Base_Start(&htim2);
 8002d3c:	4839      	ldr	r0, [pc, #228]	; (8002e24 <ModeMove+0x1e4>)
 8002d3e:	f004 fb4d 	bl	80073dc <HAL_TIM_Base_Start>
					isTim = 1;
 8002d42:	4b36      	ldr	r3, [pc, #216]	; (8002e1c <ModeMove+0x1dc>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]
 8002d48:	e028      	b.n	8002d9c <ModeMove+0x15c>
				}
			} else {
				if (distance > 30) {
 8002d4a:	4b35      	ldr	r3, [pc, #212]	; (8002e20 <ModeMove+0x1e0>)
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002d54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5c:	dd0a      	ble.n	8002d74 <ModeMove+0x134>
					isTim = 1;
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	; (8002e1c <ModeMove+0x1dc>)
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002d64:	482f      	ldr	r0, [pc, #188]	; (8002e24 <ModeMove+0x1e4>)
 8002d66:	f004 fba1 	bl	80074ac <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002d6a:	4b2e      	ldr	r3, [pc, #184]	; (8002e24 <ModeMove+0x1e4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24
 8002d72:	e013      	b.n	8002d9c <ModeMove+0x15c>
				} else if (__HAL_TIM_GET_COUNTER(&htim2) >= 5000) {
 8002d74:	4b2b      	ldr	r3, [pc, #172]	; (8002e24 <ModeMove+0x1e4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7a:	f241 3287 	movw	r2, #4999	; 0x1387
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d90c      	bls.n	8002d9c <ModeMove+0x15c>
					i++;
 8002d82:	79bb      	ldrb	r3, [r7, #6]
 8002d84:	3301      	adds	r3, #1
 8002d86:	71bb      	strb	r3, [r7, #6]
					isTim = 1;
 8002d88:	4b24      	ldr	r3, [pc, #144]	; (8002e1c <ModeMove+0x1dc>)
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Stop(&htim2);
 8002d8e:	4825      	ldr	r0, [pc, #148]	; (8002e24 <ModeMove+0x1e4>)
 8002d90:	f004 fb8c 	bl	80074ac <HAL_TIM_Base_Stop>
					__HAL_TIM_SET_COUNTER(&htim2, 0);
 8002d94:	4b23      	ldr	r3, [pc, #140]	; (8002e24 <ModeMove+0x1e4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	625a      	str	r2, [r3, #36]	; 0x24
			}
		}

		//pidX,Y
		//0X,1Y
		PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002d9c:	79bb      	ldrb	r3, [r7, #6]
 8002d9e:	4a22      	ldr	r2, [pc, #136]	; (8002e28 <ModeMove+0x1e8>)
 8002da0:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8002da4:	4a21      	ldr	r2, [pc, #132]	; (8002e2c <ModeMove+0x1ec>)
 8002da6:	edd2 7a00 	vldr	s15, [r2]
 8002daa:	eeb0 0a67 	vmov.f32	s0, s15
 8002dae:	4619      	mov	r1, r3
 8002db0:	4818      	ldr	r0, [pc, #96]	; (8002e14 <ModeMove+0x1d4>)
 8002db2:	f7fe fe6d 	bl	8001a90 <PID_Calc>
		PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002db6:	79bb      	ldrb	r3, [r7, #6]
 8002db8:	4a1b      	ldr	r2, [pc, #108]	; (8002e28 <ModeMove+0x1e8>)
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	885b      	ldrh	r3, [r3, #2]
 8002dc0:	4a1b      	ldr	r2, [pc, #108]	; (8002e30 <ModeMove+0x1f0>)
 8002dc2:	edd2 7a00 	vldr	s15, [r2]
 8002dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4812      	ldr	r0, [pc, #72]	; (8002e18 <ModeMove+0x1d8>)
 8002dce:	f7fe fe5f 	bl	8001a90 <PID_Calc>
		PCA9685_SetServoAngle(0, pid_X.angle);
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <ModeMove+0x1d4>)
 8002dd4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f7fe fd9b 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, pid_Y.angle);
 8002de2:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <ModeMove+0x1d8>)
 8002de4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002de8:	eeb0 0a67 	vmov.f32	s0, s15
 8002dec:	2001      	movs	r0, #1
 8002dee:	f7fe fd93 	bl	8001918 <PCA9685_SetServoAngle>

		ShowString();
 8002df2:	f7ff fb5d 	bl	80024b0 <ShowString>
	for (uint8_t i = 1; i < count;) {
 8002df6:	79ba      	ldrb	r2, [r7, #6]
 8002df8:	79fb      	ldrb	r3, [r7, #7]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	f4ff af31 	bcc.w	8002c62 <ModeMove+0x22>
	}
}
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200007c4 	.word	0x200007c4
 8002e10:	2000081c 	.word	0x2000081c
 8002e14:	2000082c 	.word	0x2000082c
 8002e18:	200007e4 	.word	0x200007e4
 8002e1c:	200007cb 	.word	0x200007cb
 8002e20:	20000824 	.word	0x20000824
 8002e24:	20000a54 	.word	0x20000a54
 8002e28:	20000744 	.word	0x20000744
 8002e2c:	20000820 	.word	0x20000820
 8002e30:	200008cc 	.word	0x200008cc

08002e34 <ModeRound>:

//3
void ModeRound(void) {
 8002e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
	//
	uint16_t radius = 100;   //100
 8002e3a:	2364      	movs	r3, #100	; 0x64
 8002e3c:	80bb      	strh	r3, [r7, #4]
	uint8_t zita = 0;      //0
 8002e3e:	2300      	movs	r3, #0
 8002e40:	71fb      	strb	r3, [r7, #7]

	while (1) {
		//
		GetSetPosi(SetPosi, Mode[1]);
 8002e42:	4b4d      	ldr	r3, [pc, #308]	; (8002f78 <ModeRound+0x144>)
 8002e44:	785b      	ldrb	r3, [r3, #1]
 8002e46:	4619      	mov	r1, r3
 8002e48:	484c      	ldr	r0, [pc, #304]	; (8002f7c <ModeRound+0x148>)
 8002e4a:	f7ff fabb 	bl	80023c4 <GetSetPosi>
		//
		SetPosi[0] += (uint16_t) (radius * cos(zita));
 8002e4e:	4b4b      	ldr	r3, [pc, #300]	; (8002f7c <ModeRound+0x148>)
 8002e50:	881e      	ldrh	r6, [r3, #0]
 8002e52:	88bb      	ldrh	r3, [r7, #4]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7fd fb65 	bl	8000524 <__aeabi_i2d>
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	460d      	mov	r5, r1
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb4f 	bl	8000504 <__aeabi_ui2d>
 8002e66:	4602      	mov	r2, r0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	ec43 2b10 	vmov	d0, r2, r3
 8002e6e:	f009 fa17 	bl	800c2a0 <cos>
 8002e72:	ec53 2b10 	vmov	r2, r3, d0
 8002e76:	4620      	mov	r0, r4
 8002e78:	4629      	mov	r1, r5
 8002e7a:	f7fd fbbd 	bl	80005f8 <__aeabi_dmul>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	460b      	mov	r3, r1
 8002e82:	4610      	mov	r0, r2
 8002e84:	4619      	mov	r1, r3
 8002e86:	f7fd fe8f 	bl	8000ba8 <__aeabi_d2uiz>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	4433      	add	r3, r6
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	4b3a      	ldr	r3, [pc, #232]	; (8002f7c <ModeRound+0x148>)
 8002e94:	801a      	strh	r2, [r3, #0]
		SetPosi[1] += (uint16_t) (radius * sin(zita));
 8002e96:	4b39      	ldr	r3, [pc, #228]	; (8002f7c <ModeRound+0x148>)
 8002e98:	885e      	ldrh	r6, [r3, #2]
 8002e9a:	88bb      	ldrh	r3, [r7, #4]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fd fb41 	bl	8000524 <__aeabi_i2d>
 8002ea2:	4604      	mov	r4, r0
 8002ea4:	460d      	mov	r5, r1
 8002ea6:	79fb      	ldrb	r3, [r7, #7]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fd fb2b 	bl	8000504 <__aeabi_ui2d>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	ec43 2b10 	vmov	d0, r2, r3
 8002eb6:	f009 facf 	bl	800c458 <sin>
 8002eba:	ec53 2b10 	vmov	r2, r3, d0
 8002ebe:	4620      	mov	r0, r4
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	f7fd fb99 	bl	80005f8 <__aeabi_dmul>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	460b      	mov	r3, r1
 8002eca:	4610      	mov	r0, r2
 8002ecc:	4619      	mov	r1, r3
 8002ece:	f7fd fe6b 	bl	8000ba8 <__aeabi_d2uiz>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	4433      	add	r3, r6
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <ModeRound+0x148>)
 8002edc:	805a      	strh	r2, [r3, #2]

		//PID
		ChaSetPosi(&pid_X, SetPosi[0]);
 8002ede:	4b27      	ldr	r3, [pc, #156]	; (8002f7c <ModeRound+0x148>)
 8002ee0:	881b      	ldrh	r3, [r3, #0]
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	4826      	ldr	r0, [pc, #152]	; (8002f80 <ModeRound+0x14c>)
 8002ee6:	f7fe ff37 	bl	8001d58 <ChaSetPosi>
		ChaSetPosi(&pid_Y, SetPosi[1]);
 8002eea:	4b24      	ldr	r3, [pc, #144]	; (8002f7c <ModeRound+0x148>)
 8002eec:	885b      	ldrh	r3, [r3, #2]
 8002eee:	4619      	mov	r1, r3
 8002ef0:	4824      	ldr	r0, [pc, #144]	; (8002f84 <ModeRound+0x150>)
 8002ef2:	f7fe ff31 	bl	8001d58 <ChaSetPosi>

		//,
		ballSpeed();
 8002ef6:	f7ff f993 	bl	8002220 <ballSpeed>

		//2010
		if (distance <= 20) {
 8002efa:	4b23      	ldr	r3, [pc, #140]	; (8002f88 <ModeRound+0x154>)
 8002efc:	edd3 7a00 	vldr	s15, [r3]
 8002f00:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	d802      	bhi.n	8002f14 <ModeRound+0xe0>
			zita += 10;
 8002f0e:	79fb      	ldrb	r3, [r7, #7]
 8002f10:	330a      	adds	r3, #10
 8002f12:	71fb      	strb	r3, [r7, #7]
		}

		//pidX,Y
		//0X,1Y
		PID_Calc(&pid_X, coordinate_XY[i][0], speedX);
 8002f14:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <ModeRound+0x158>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <ModeRound+0x15c>)
 8002f1c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002f20:	4a1c      	ldr	r2, [pc, #112]	; (8002f94 <ModeRound+0x160>)
 8002f22:	edd2 7a00 	vldr	s15, [r2]
 8002f26:	eeb0 0a67 	vmov.f32	s0, s15
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	4814      	ldr	r0, [pc, #80]	; (8002f80 <ModeRound+0x14c>)
 8002f2e:	f7fe fdaf 	bl	8001a90 <PID_Calc>
		PID_Calc(&pid_Y, coordinate_XY[i][1], speedY);
 8002f32:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <ModeRound+0x158>)
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	4a16      	ldr	r2, [pc, #88]	; (8002f90 <ModeRound+0x15c>)
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	885b      	ldrh	r3, [r3, #2]
 8002f3e:	4a16      	ldr	r2, [pc, #88]	; (8002f98 <ModeRound+0x164>)
 8002f40:	edd2 7a00 	vldr	s15, [r2]
 8002f44:	eeb0 0a67 	vmov.f32	s0, s15
 8002f48:	4619      	mov	r1, r3
 8002f4a:	480e      	ldr	r0, [pc, #56]	; (8002f84 <ModeRound+0x150>)
 8002f4c:	f7fe fda0 	bl	8001a90 <PID_Calc>
		PCA9685_SetServoAngle(0, pid_X.angle);
 8002f50:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <ModeRound+0x14c>)
 8002f52:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002f56:	eeb0 0a67 	vmov.f32	s0, s15
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f7fe fcdc 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, pid_Y.angle);
 8002f60:	4b08      	ldr	r3, [pc, #32]	; (8002f84 <ModeRound+0x150>)
 8002f62:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002f66:	eeb0 0a67 	vmov.f32	s0, s15
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	f7fe fcd4 	bl	8001918 <PCA9685_SetServoAngle>

		//3600
		if (zita == 360) {
			zita = 0;
		}
		ShowString();
 8002f70:	f7ff fa9e 	bl	80024b0 <ShowString>
		GetSetPosi(SetPosi, Mode[1]);
 8002f74:	e765      	b.n	8002e42 <ModeRound+0xe>
 8002f76:	bf00      	nop
 8002f78:	200007c4 	.word	0x200007c4
 8002f7c:	2000081c 	.word	0x2000081c
 8002f80:	2000082c 	.word	0x2000082c
 8002f84:	200007e4 	.word	0x200007e4
 8002f88:	20000824 	.word	0x20000824
 8002f8c:	200007ca 	.word	0x200007ca
 8002f90:	20000744 	.word	0x20000744
 8002f94:	20000820 	.word	0x20000820
 8002f98:	200008cc 	.word	0x200008cc

08002f9c <SelfInspection>:
	}
}

void SelfInspection(void) {
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
	PCA9685_SetServoAngle(0, 90);
 8002fa0:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80030c4 <SelfInspection+0x128>
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f7fe fcb7 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 90);
 8002faa:	ed9f 0a46 	vldr	s0, [pc, #280]	; 80030c4 <SelfInspection+0x128>
 8002fae:	2001      	movs	r0, #1
 8002fb0:	f7fe fcb2 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8002fb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fb8:	f001 fa52 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 40);
 8002fbc:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80030c8 <SelfInspection+0x12c>
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f7fe fca9 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 40);
 8002fc6:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80030c8 <SelfInspection+0x12c>
 8002fca:	2001      	movs	r0, #1
 8002fcc:	f7fe fca4 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002fd0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002fd4:	f001 fa44 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 140);
 8002fd8:	ed9f 0a3c 	vldr	s0, [pc, #240]	; 80030cc <SelfInspection+0x130>
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f7fe fc9b 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 140);
 8002fe2:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80030cc <SelfInspection+0x130>
 8002fe6:	2001      	movs	r0, #1
 8002fe8:	f7fe fc96 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8002fec:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002ff0:	f001 fa36 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 40);
 8002ff4:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80030c8 <SelfInspection+0x12c>
 8002ff8:	2000      	movs	r0, #0
 8002ffa:	f7fe fc8d 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 140);
 8002ffe:	ed9f 0a33 	vldr	s0, [pc, #204]	; 80030cc <SelfInspection+0x130>
 8003002:	2001      	movs	r0, #1
 8003004:	f7fe fc88 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8003008:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800300c:	f001 fa28 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 140);
 8003010:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 80030cc <SelfInspection+0x130>
 8003014:	2000      	movs	r0, #0
 8003016:	f7fe fc7f 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 40);
 800301a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80030c8 <SelfInspection+0x12c>
 800301e:	2001      	movs	r0, #1
 8003020:	f7fe fc7a 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8003024:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003028:	f001 fa1a 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 70);
 800302c:	ed9f 0a28 	vldr	s0, [pc, #160]	; 80030d0 <SelfInspection+0x134>
 8003030:	2000      	movs	r0, #0
 8003032:	f7fe fc71 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 70);
 8003036:	ed9f 0a26 	vldr	s0, [pc, #152]	; 80030d0 <SelfInspection+0x134>
 800303a:	2001      	movs	r0, #1
 800303c:	f7fe fc6c 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8003040:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003044:	f001 fa0c 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 110);
 8003048:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80030d4 <SelfInspection+0x138>
 800304c:	2000      	movs	r0, #0
 800304e:	f7fe fc63 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 110);
 8003052:	ed9f 0a20 	vldr	s0, [pc, #128]	; 80030d4 <SelfInspection+0x138>
 8003056:	2001      	movs	r0, #1
 8003058:	f7fe fc5e 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 800305c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003060:	f001 f9fe 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 70);
 8003064:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80030d0 <SelfInspection+0x134>
 8003068:	2000      	movs	r0, #0
 800306a:	f7fe fc55 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 110);
 800306e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80030d4 <SelfInspection+0x138>
 8003072:	2001      	movs	r0, #1
 8003074:	f7fe fc50 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(400);
 8003078:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800307c:	f001 f9f0 	bl	8004460 <HAL_Delay>

	PCA9685_SetServoAngle(0, 110);
 8003080:	ed9f 0a14 	vldr	s0, [pc, #80]	; 80030d4 <SelfInspection+0x138>
 8003084:	2000      	movs	r0, #0
 8003086:	f7fe fc47 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 70);
 800308a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80030d0 <SelfInspection+0x134>
 800308e:	2001      	movs	r0, #1
 8003090:	f7fe fc42 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 8003094:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003098:	f001 f9e2 	bl	8004460 <HAL_Delay>

	HAL_Delay(1000);
 800309c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030a0:	f001 f9de 	bl	8004460 <HAL_Delay>
	PCA9685_SetServoAngle(0, 90);
 80030a4:	ed9f 0a07 	vldr	s0, [pc, #28]	; 80030c4 <SelfInspection+0x128>
 80030a8:	2000      	movs	r0, #0
 80030aa:	f7fe fc35 	bl	8001918 <PCA9685_SetServoAngle>
	PCA9685_SetServoAngle(1, 90);
 80030ae:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80030c4 <SelfInspection+0x128>
 80030b2:	2001      	movs	r0, #1
 80030b4:	f7fe fc30 	bl	8001918 <PCA9685_SetServoAngle>
	HAL_Delay(1000);
 80030b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030bc:	f001 f9d0 	bl	8004460 <HAL_Delay>
}
 80030c0:	bf00      	nop
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	42b40000 	.word	0x42b40000
 80030c8:	42200000 	.word	0x42200000
 80030cc:	430c0000 	.word	0x430c0000
 80030d0:	428c0000 	.word	0x428c0000
 80030d4:	42dc0000 	.word	0x42dc0000

080030d8 <SelecMode>:

//,isInit=1
void SelecMode(uint8_t isInit) {
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af02      	add	r7, sp, #8
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]
	uint8_t key;
	uint8_t ModeBuffer[6];  //
	for (uint8_t i = 0; i < 6; i++) { //
 80030e2:	2300      	movs	r3, #0
 80030e4:	75fb      	strb	r3, [r7, #23]
 80030e6:	e00f      	b.n	8003108 <SelecMode+0x30>
		ModeBuffer[i] = Mode[i];
 80030e8:	7dfa      	ldrb	r2, [r7, #23]
 80030ea:	7dfb      	ldrb	r3, [r7, #23]
 80030ec:	49a9      	ldr	r1, [pc, #676]	; (8003394 <SelecMode+0x2bc>)
 80030ee:	5c8a      	ldrb	r2, [r1, r2]
 80030f0:	f107 0118 	add.w	r1, r7, #24
 80030f4:	440b      	add	r3, r1
 80030f6:	f803 2c10 	strb.w	r2, [r3, #-16]
		Mode[i] = 0;
 80030fa:	7dfb      	ldrb	r3, [r7, #23]
 80030fc:	4aa5      	ldr	r2, [pc, #660]	; (8003394 <SelecMode+0x2bc>)
 80030fe:	2100      	movs	r1, #0
 8003100:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 6; i++) { //
 8003102:	7dfb      	ldrb	r3, [r7, #23]
 8003104:	3301      	adds	r3, #1
 8003106:	75fb      	strb	r3, [r7, #23]
 8003108:	7dfb      	ldrb	r3, [r7, #23]
 800310a:	2b05      	cmp	r3, #5
 800310c:	d9ec      	bls.n	80030e8 <SelecMode+0x10>
	}

	HAL_TIM_Base_Start_IT(&htim1);     //
 800310e:	48a2      	ldr	r0, [pc, #648]	; (8003398 <SelecMode+0x2c0>)
 8003110:	f004 f9f4 	bl	80074fc <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);    //
 8003114:	2100      	movs	r1, #0
 8003116:	48a0      	ldr	r0, [pc, #640]	; (8003398 <SelecMode+0x2c0>)
 8003118:	f004 fade 	bl	80076d8 <HAL_TIM_IC_Start_IT>

	printf(":(+)\r\n1236 ---------- +1+2+3+6\r\n");
 800311c:	489f      	ldr	r0, [pc, #636]	; (800339c <SelecMode+0x2c4>)
 800311e:	f006 fe9b 	bl	8009e58 <puts>
	for (int i = 0; i < 6; i++) {
 8003122:	2300      	movs	r3, #0
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	e172      	b.n	800340e <SelecMode+0x336>
		while ((key = Remote_Scan()) == NOPRES)
 8003128:	bf00      	nop
 800312a:	f7fe ff47 	bl	8001fbc <Remote_Scan>
 800312e:	4603      	mov	r3, r0
 8003130:	73bb      	strb	r3, [r7, #14]
 8003132:	7bbb      	ldrb	r3, [r7, #14]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f8      	beq.n	800312a <SelecMode+0x52>
			//
			;

		if (key == ZERO) {
 8003138:	7bbb      	ldrb	r3, [r7, #14]
 800313a:	2b98      	cmp	r3, #152	; 0x98
 800313c:	d105      	bne.n	800314a <SelecMode+0x72>
			SelfInspection();
 800313e:	f7ff ff2d 	bl	8002f9c <SelfInspection>
			i -= 1;
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	3b01      	subs	r3, #1
 8003146:	613b      	str	r3, [r7, #16]
			continue;
 8003148:	e15e      	b.n	8003408 <SelecMode+0x330>
		} else if (key == INIT) {
 800314a:	7bbb      	ldrb	r3, [r7, #14]
 800314c:	2b18      	cmp	r3, #24
 800314e:	d10d      	bne.n	800316c <SelecMode+0x94>
			PCA9685_SetServoAngle(0, 95);
 8003150:	ed9f 0a93 	vldr	s0, [pc, #588]	; 80033a0 <SelecMode+0x2c8>
 8003154:	2000      	movs	r0, #0
 8003156:	f7fe fbdf 	bl	8001918 <PCA9685_SetServoAngle>
			PCA9685_SetServoAngle(1, 95);
 800315a:	ed9f 0a91 	vldr	s0, [pc, #580]	; 80033a0 <SelecMode+0x2c8>
 800315e:	2001      	movs	r0, #1
 8003160:	f7fe fbda 	bl	8001918 <PCA9685_SetServoAngle>
			i -= 1;
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	3b01      	subs	r3, #1
 8003168:	613b      	str	r3, [r7, #16]
			continue;
 800316a:	e14d      	b.n	8003408 <SelecMode+0x330>
		/*
		 * 
		 * 
		 * 
		 */
		if (i == 5) { //
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	2b05      	cmp	r3, #5
 8003170:	d113      	bne.n	800319a <SelecMode+0xc2>
			if (key == DETER) {
 8003172:	7bbb      	ldrb	r3, [r7, #14]
 8003174:	2b38      	cmp	r3, #56	; 0x38
 8003176:	d109      	bne.n	800318c <SelecMode+0xb4>
				HAL_TIM_Base_Start(&htim5); //
 8003178:	488a      	ldr	r0, [pc, #552]	; (80033a4 <SelecMode+0x2cc>)
 800317a:	f004 f92f 	bl	80073dc <HAL_TIM_Base_Start>
				PID_Reset(&pid_X); 		   //PID
 800317e:	488a      	ldr	r0, [pc, #552]	; (80033a8 <SelecMode+0x2d0>)
 8003180:	f7fe fdfa 	bl	8001d78 <PID_Reset>
				PID_Reset(&pid_Y);
 8003184:	4889      	ldr	r0, [pc, #548]	; (80033ac <SelecMode+0x2d4>)
 8003186:	f7fe fdf7 	bl	8001d78 <PID_Reset>
				return; 		   //
 800318a:	e14b      	b.n	8003424 <SelecMode+0x34c>
			} else {
				printf("!\r\n");
 800318c:	4888      	ldr	r0, [pc, #544]	; (80033b0 <SelecMode+0x2d8>)
 800318e:	f006 fe63 	bl	8009e58 <puts>
				i -= 1; //
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	3b01      	subs	r3, #1
 8003196:	613b      	str	r3, [r7, #16]
				continue;
 8003198:	e136      	b.n	8003408 <SelecMode+0x330>
			}
		} else if (i == 0 && key != STABLE && key != MOVE && key != ROUND) {
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10f      	bne.n	80031c0 <SelecMode+0xe8>
 80031a0:	7bbb      	ldrb	r3, [r7, #14]
 80031a2:	2b10      	cmp	r3, #16
 80031a4:	d00c      	beq.n	80031c0 <SelecMode+0xe8>
 80031a6:	7bbb      	ldrb	r3, [r7, #14]
 80031a8:	2b4a      	cmp	r3, #74	; 0x4a
 80031aa:	d009      	beq.n	80031c0 <SelecMode+0xe8>
 80031ac:	7bbb      	ldrb	r3, [r7, #14]
 80031ae:	2b5a      	cmp	r3, #90	; 0x5a
 80031b0:	d006      	beq.n	80031c0 <SelecMode+0xe8>
			printf("!\r\n");
 80031b2:	4880      	ldr	r0, [pc, #512]	; (80033b4 <SelecMode+0x2dc>)
 80031b4:	f006 fe50 	bl	8009e58 <puts>
			i = -1; //
 80031b8:	f04f 33ff 	mov.w	r3, #4294967295
 80031bc:	613b      	str	r3, [r7, #16]
			continue;
 80031be:	e123      	b.n	8003408 <SelecMode+0x330>
		} else if (i == 0 && (key == STABLE || key == MOVE || key == ROUND)) {
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d12a      	bne.n	800321c <SelecMode+0x144>
 80031c6:	7bbb      	ldrb	r3, [r7, #14]
 80031c8:	2b10      	cmp	r3, #16
 80031ca:	d005      	beq.n	80031d8 <SelecMode+0x100>
 80031cc:	7bbb      	ldrb	r3, [r7, #14]
 80031ce:	2b4a      	cmp	r3, #74	; 0x4a
 80031d0:	d002      	beq.n	80031d8 <SelecMode+0x100>
 80031d2:	7bbb      	ldrb	r3, [r7, #14]
 80031d4:	2b5a      	cmp	r3, #90	; 0x5a
 80031d6:	d121      	bne.n	800321c <SelecMode+0x144>
			Mode[i] = key; //
 80031d8:	4a6e      	ldr	r2, [pc, #440]	; (8003394 <SelecMode+0x2bc>)
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	4413      	add	r3, r2
 80031de:	7bba      	ldrb	r2, [r7, #14]
 80031e0:	701a      	strb	r2, [r3, #0]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 80031e2:	4b6c      	ldr	r3, [pc, #432]	; (8003394 <SelecMode+0x2bc>)
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	4b6a      	ldr	r3, [pc, #424]	; (8003394 <SelecMode+0x2bc>)
 80031ea:	785b      	ldrb	r3, [r3, #1]
 80031ec:	4618      	mov	r0, r3
 80031ee:	4b69      	ldr	r3, [pc, #420]	; (8003394 <SelecMode+0x2bc>)
 80031f0:	789b      	ldrb	r3, [r3, #2]
 80031f2:	461c      	mov	r4, r3
 80031f4:	4b67      	ldr	r3, [pc, #412]	; (8003394 <SelecMode+0x2bc>)
 80031f6:	78db      	ldrb	r3, [r3, #3]
 80031f8:	461a      	mov	r2, r3
					Mode[4]);
 80031fa:	4b66      	ldr	r3, [pc, #408]	; (8003394 <SelecMode+0x2bc>)
 80031fc:	791b      	ldrb	r3, [r3, #4]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 80031fe:	9301      	str	r3, [sp, #4]
 8003200:	9200      	str	r2, [sp, #0]
 8003202:	4623      	mov	r3, r4
 8003204:	4602      	mov	r2, r0
 8003206:	486c      	ldr	r0, [pc, #432]	; (80033b8 <SelecMode+0x2e0>)
 8003208:	f006 fda0 	bl	8009d4c <iprintf>

			//LCD
			ShowMode(key, i);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	b2da      	uxtb	r2, r3
 8003210:	7bbb      	ldrb	r3, [r7, #14]
 8003212:	4611      	mov	r1, r2
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff fa45 	bl	80026a4 <ShowMode>

			continue;
 800321a:	e0f5      	b.n	8003408 <SelecMode+0x330>
		} else if (key == DETER) {
 800321c:	7bbb      	ldrb	r3, [r7, #14]
 800321e:	2b38      	cmp	r3, #56	; 0x38
 8003220:	d109      	bne.n	8003236 <SelecMode+0x15e>
			HAL_TIM_Base_Start(&htim5); //
 8003222:	4860      	ldr	r0, [pc, #384]	; (80033a4 <SelecMode+0x2cc>)
 8003224:	f004 f8da 	bl	80073dc <HAL_TIM_Base_Start>
			PID_Reset(&pid_X);		   //PID
 8003228:	485f      	ldr	r0, [pc, #380]	; (80033a8 <SelecMode+0x2d0>)
 800322a:	f7fe fda5 	bl	8001d78 <PID_Reset>
			PID_Reset(&pid_Y);
 800322e:	485f      	ldr	r0, [pc, #380]	; (80033ac <SelecMode+0x2d4>)
 8003230:	f7fe fda2 	bl	8001d78 <PID_Reset>
			break;
 8003234:	e0ef      	b.n	8003416 <SelecMode+0x33e>
		} else if (key == REPLACE) {
 8003236:	7bbb      	ldrb	r3, [r7, #14]
 8003238:	2b68      	cmp	r3, #104	; 0x68
 800323a:	d12a      	bne.n	8003292 <SelecMode+0x1ba>
			for (i = 0; i <= 4; i++) { //
 800323c:	2300      	movs	r3, #0
 800323e:	613b      	str	r3, [r7, #16]
 8003240:	e007      	b.n	8003252 <SelecMode+0x17a>
				Mode[i] = 0;
 8003242:	4a54      	ldr	r2, [pc, #336]	; (8003394 <SelecMode+0x2bc>)
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	4413      	add	r3, r2
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i <= 4; i++) { //
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	3301      	adds	r3, #1
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b04      	cmp	r3, #4
 8003256:	ddf4      	ble.n	8003242 <SelecMode+0x16a>
			}
			ssd1306_SetCursor(88, 35);
 8003258:	2123      	movs	r1, #35	; 0x23
 800325a:	2058      	movs	r0, #88	; 0x58
 800325c:	f7fe f8b8 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 8003260:	4a56      	ldr	r2, [pc, #344]	; (80033bc <SelecMode+0x2e4>)
 8003262:	2301      	movs	r3, #1
 8003264:	ca06      	ldmia	r2, {r1, r2}
 8003266:	4856      	ldr	r0, [pc, #344]	; (80033c0 <SelecMode+0x2e8>)
 8003268:	f7fe f88c 	bl	8001384 <ssd1306_WriteString>
			ssd1306_SetCursor(88, 44);
 800326c:	212c      	movs	r1, #44	; 0x2c
 800326e:	2058      	movs	r0, #88	; 0x58
 8003270:	f7fe f8ae 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 8003274:	4a51      	ldr	r2, [pc, #324]	; (80033bc <SelecMode+0x2e4>)
 8003276:	2301      	movs	r3, #1
 8003278:	ca06      	ldmia	r2, {r1, r2}
 800327a:	4851      	ldr	r0, [pc, #324]	; (80033c0 <SelecMode+0x2e8>)
 800327c:	f7fe f882 	bl	8001384 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8003280:	f7fd ff70 	bl	8001164 <ssd1306_UpdateScreen>
			i = -1; //i=-1,0
 8003284:	f04f 33ff 	mov.w	r3, #4294967295
 8003288:	613b      	str	r3, [r7, #16]
			printf("\r\n");
 800328a:	484e      	ldr	r0, [pc, #312]	; (80033c4 <SelecMode+0x2ec>)
 800328c:	f006 fde4 	bl	8009e58 <puts>
			continue;
 8003290:	e0ba      	b.n	8003408 <SelecMode+0x330>
		}

		//
		if (key == ONE || key == TWO || key == THREE || key == FOUR
 8003292:	7bbb      	ldrb	r3, [r7, #14]
 8003294:	2ba2      	cmp	r3, #162	; 0xa2
 8003296:	d017      	beq.n	80032c8 <SelecMode+0x1f0>
 8003298:	7bbb      	ldrb	r3, [r7, #14]
 800329a:	2b62      	cmp	r3, #98	; 0x62
 800329c:	d014      	beq.n	80032c8 <SelecMode+0x1f0>
 800329e:	7bbb      	ldrb	r3, [r7, #14]
 80032a0:	2be2      	cmp	r3, #226	; 0xe2
 80032a2:	d011      	beq.n	80032c8 <SelecMode+0x1f0>
 80032a4:	7bbb      	ldrb	r3, [r7, #14]
 80032a6:	2b22      	cmp	r3, #34	; 0x22
 80032a8:	d00e      	beq.n	80032c8 <SelecMode+0x1f0>
				|| key == FIVE || key == SIX || key == SEVEN || key == EIGHT
 80032aa:	7bbb      	ldrb	r3, [r7, #14]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d00b      	beq.n	80032c8 <SelecMode+0x1f0>
 80032b0:	7bbb      	ldrb	r3, [r7, #14]
 80032b2:	2bc2      	cmp	r3, #194	; 0xc2
 80032b4:	d008      	beq.n	80032c8 <SelecMode+0x1f0>
 80032b6:	7bbb      	ldrb	r3, [r7, #14]
 80032b8:	2be0      	cmp	r3, #224	; 0xe0
 80032ba:	d005      	beq.n	80032c8 <SelecMode+0x1f0>
 80032bc:	7bbb      	ldrb	r3, [r7, #14]
 80032be:	2ba8      	cmp	r3, #168	; 0xa8
 80032c0:	d002      	beq.n	80032c8 <SelecMode+0x1f0>
				|| key == NINE) {
 80032c2:	7bbb      	ldrb	r3, [r7, #14]
 80032c4:	2b90      	cmp	r3, #144	; 0x90
 80032c6:	d121      	bne.n	800330c <SelecMode+0x234>
			Mode[i] = key; //
 80032c8:	4a32      	ldr	r2, [pc, #200]	; (8003394 <SelecMode+0x2bc>)
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	7bba      	ldrb	r2, [r7, #14]
 80032d0:	701a      	strb	r2, [r3, #0]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 80032d2:	4b30      	ldr	r3, [pc, #192]	; (8003394 <SelecMode+0x2bc>)
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	4619      	mov	r1, r3
 80032d8:	4b2e      	ldr	r3, [pc, #184]	; (8003394 <SelecMode+0x2bc>)
 80032da:	785b      	ldrb	r3, [r3, #1]
 80032dc:	4618      	mov	r0, r3
 80032de:	4b2d      	ldr	r3, [pc, #180]	; (8003394 <SelecMode+0x2bc>)
 80032e0:	789b      	ldrb	r3, [r3, #2]
 80032e2:	461c      	mov	r4, r3
 80032e4:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <SelecMode+0x2bc>)
 80032e6:	78db      	ldrb	r3, [r3, #3]
 80032e8:	461a      	mov	r2, r3
					Mode[4]);
 80032ea:	4b2a      	ldr	r3, [pc, #168]	; (8003394 <SelecMode+0x2bc>)
 80032ec:	791b      	ldrb	r3, [r3, #4]
			printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 80032ee:	9301      	str	r3, [sp, #4]
 80032f0:	9200      	str	r2, [sp, #0]
 80032f2:	4623      	mov	r3, r4
 80032f4:	4602      	mov	r2, r0
 80032f6:	4830      	ldr	r0, [pc, #192]	; (80033b8 <SelecMode+0x2e0>)
 80032f8:	f006 fd28 	bl	8009d4c <iprintf>

			//LCD
			ShowMode(key, i);
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	b2da      	uxtb	r2, r3
 8003300:	7bbb      	ldrb	r3, [r7, #14]
 8003302:	4611      	mov	r1, r2
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff f9cd 	bl	80026a4 <ShowMode>

			continue;
 800330a:	e07d      	b.n	8003408 <SelecMode+0x330>
		} else if (key == DETER) {
 800330c:	7bbb      	ldrb	r3, [r7, #14]
 800330e:	2b38      	cmp	r3, #56	; 0x38
 8003310:	d109      	bne.n	8003326 <SelecMode+0x24e>
			HAL_TIM_Base_Start(&htim5); //
 8003312:	4824      	ldr	r0, [pc, #144]	; (80033a4 <SelecMode+0x2cc>)
 8003314:	f004 f862 	bl	80073dc <HAL_TIM_Base_Start>
			PID_Reset(&pid_X);		   //PID
 8003318:	4823      	ldr	r0, [pc, #140]	; (80033a8 <SelecMode+0x2d0>)
 800331a:	f7fe fd2d 	bl	8001d78 <PID_Reset>
			PID_Reset(&pid_Y);
 800331e:	4823      	ldr	r0, [pc, #140]	; (80033ac <SelecMode+0x2d4>)
 8003320:	f7fe fd2a 	bl	8001d78 <PID_Reset>
			break;
 8003324:	e077      	b.n	8003416 <SelecMode+0x33e>
		} else if (key == REPLACE) {
 8003326:	7bbb      	ldrb	r3, [r7, #14]
 8003328:	2b68      	cmp	r3, #104	; 0x68
 800332a:	d12a      	bne.n	8003382 <SelecMode+0x2aa>
			for (i = 0; i <= 4; i++) {		   //
 800332c:	2300      	movs	r3, #0
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	e007      	b.n	8003342 <SelecMode+0x26a>
				Mode[i] = 0;
 8003332:	4a18      	ldr	r2, [pc, #96]	; (8003394 <SelecMode+0x2bc>)
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	4413      	add	r3, r2
 8003338:	2200      	movs	r2, #0
 800333a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i <= 4; i++) {		   //
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	3301      	adds	r3, #1
 8003340:	613b      	str	r3, [r7, #16]
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	2b04      	cmp	r3, #4
 8003346:	ddf4      	ble.n	8003332 <SelecMode+0x25a>
			}
			ssd1306_SetCursor(88, 35);
 8003348:	2123      	movs	r1, #35	; 0x23
 800334a:	2058      	movs	r0, #88	; 0x58
 800334c:	f7fe f840 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 8003350:	4a1a      	ldr	r2, [pc, #104]	; (80033bc <SelecMode+0x2e4>)
 8003352:	2301      	movs	r3, #1
 8003354:	ca06      	ldmia	r2, {r1, r2}
 8003356:	481a      	ldr	r0, [pc, #104]	; (80033c0 <SelecMode+0x2e8>)
 8003358:	f7fe f814 	bl	8001384 <ssd1306_WriteString>
			ssd1306_SetCursor(88, 44);
 800335c:	212c      	movs	r1, #44	; 0x2c
 800335e:	2058      	movs	r0, #88	; 0x58
 8003360:	f7fe f836 	bl	80013d0 <ssd1306_SetCursor>
			ssd1306_WriteString("      ", Font_6x8, White);
 8003364:	4a15      	ldr	r2, [pc, #84]	; (80033bc <SelecMode+0x2e4>)
 8003366:	2301      	movs	r3, #1
 8003368:	ca06      	ldmia	r2, {r1, r2}
 800336a:	4815      	ldr	r0, [pc, #84]	; (80033c0 <SelecMode+0x2e8>)
 800336c:	f7fe f80a 	bl	8001384 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8003370:	f7fd fef8 	bl	8001164 <ssd1306_UpdateScreen>
			i = -1;		   //i=-1,0
 8003374:	f04f 33ff 	mov.w	r3, #4294967295
 8003378:	613b      	str	r3, [r7, #16]
			printf("\r\n");
 800337a:	4812      	ldr	r0, [pc, #72]	; (80033c4 <SelecMode+0x2ec>)
 800337c:	f006 fd6c 	bl	8009e58 <puts>
			continue;
 8003380:	e042      	b.n	8003408 <SelecMode+0x330>
		}

		//CANCEL
		if (key == CANCEL) {
 8003382:	7bbb      	ldrb	r3, [r7, #14]
 8003384:	2bb0      	cmp	r3, #176	; 0xb0
 8003386:	d139      	bne.n	80033fc <SelecMode+0x324>
			if (isInit == 0) {
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d12f      	bne.n	80033ee <SelecMode+0x316>
				for (uint8_t i = 0; i < 6; i++) { //
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
 8003392:	e025      	b.n	80033e0 <SelecMode+0x308>
 8003394:	200007c4 	.word	0x200007c4
 8003398:	20000a0c 	.word	0x20000a0c
 800339c:	0800d724 	.word	0x0800d724
 80033a0:	42be0000 	.word	0x42be0000
 80033a4:	2000097c 	.word	0x2000097c
 80033a8:	2000082c 	.word	0x2000082c
 80033ac:	200007e4 	.word	0x200007e4
 80033b0:	0800d77c 	.word	0x0800d77c
 80033b4:	0800d7b8 	.word	0x0800d7b8
 80033b8:	0800d7f0 	.word	0x0800d7f0
 80033bc:	20000000 	.word	0x20000000
 80033c0:	0800d808 	.word	0x0800d808
 80033c4:	0800d810 	.word	0x0800d810
					Mode[i] = ModeBuffer[i];
 80033c8:	7bfa      	ldrb	r2, [r7, #15]
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	f107 0118 	add.w	r1, r7, #24
 80033d0:	440a      	add	r2, r1
 80033d2:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 80033d6:	4a15      	ldr	r2, [pc, #84]	; (800342c <SelecMode+0x354>)
 80033d8:	54d1      	strb	r1, [r2, r3]
				for (uint8_t i = 0; i < 6; i++) { //
 80033da:	7bfb      	ldrb	r3, [r7, #15]
 80033dc:	3301      	adds	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	2b05      	cmp	r3, #5
 80033e4:	d9f0      	bls.n	80033c8 <SelecMode+0x2f0>
				}
				HAL_TIM_Base_Start(&htim5); //
 80033e6:	4812      	ldr	r0, [pc, #72]	; (8003430 <SelecMode+0x358>)
 80033e8:	f003 fff8 	bl	80073dc <HAL_TIM_Base_Start>
				return;
 80033ec:	e01a      	b.n	8003424 <SelecMode+0x34c>
			} else {
				printf("!\r\n");
 80033ee:	4811      	ldr	r0, [pc, #68]	; (8003434 <SelecMode+0x35c>)
 80033f0:	f006 fd32 	bl	8009e58 <puts>
				i -= 1; //
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	3b01      	subs	r3, #1
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	e005      	b.n	8003408 <SelecMode+0x330>
			}
		} else {
			printf("!\r\n");
 80033fc:	480e      	ldr	r0, [pc, #56]	; (8003438 <SelecMode+0x360>)
 80033fe:	f006 fd2b 	bl	8009e58 <puts>
			i -= 1;
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	3b01      	subs	r3, #1
 8003406:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 6; i++) {
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	3301      	adds	r3, #1
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	2b05      	cmp	r3, #5
 8003412:	f77f ae89 	ble.w	8003128 <SelecMode+0x50>
		}
	}
	HAL_TIM_Base_Stop_IT(&htim1);     //
 8003416:	4809      	ldr	r0, [pc, #36]	; (800343c <SelecMode+0x364>)
 8003418:	f004 f8e0 	bl	80075dc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_1);    //
 800341c:	2100      	movs	r1, #0
 800341e:	4807      	ldr	r0, [pc, #28]	; (800343c <SelecMode+0x364>)
 8003420:	f004 fa7c 	bl	800791c <HAL_TIM_IC_Stop_IT>
}
 8003424:	371c      	adds	r7, #28
 8003426:	46bd      	mov	sp, r7
 8003428:	bd90      	pop	{r4, r7, pc}
 800342a:	bf00      	nop
 800342c:	200007c4 	.word	0x200007c4
 8003430:	2000097c 	.word	0x2000097c
 8003434:	0800d818 	.word	0x0800d818
 8003438:	0800d86c 	.word	0x0800d86c
 800343c:	20000a0c 	.word	0x20000a0c

08003440 <app_main_init>:

//
void app_main_init(void) {
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	//OLED
	ssd1306_Init();
 8003444:	f7fd fe00 	bl	8001048 <ssd1306_Init>
	ssd1306_Fill(Black);
 8003448:	2000      	movs	r0, #0
 800344a:	f7fd fe67 	bl	800111c <ssd1306_Fill>

	//PCA9685,()
	PCA9685_Init(&hi2c1);
 800344e:	480a      	ldr	r0, [pc, #40]	; (8003478 <app_main_init+0x38>)
 8003450:	f7fe fabe 	bl	80019d0 <PCA9685_Init>

	//
	ShowString();
 8003454:	f7ff f82c 	bl	80024b0 <ShowString>
	//
	SelecMode(1);
 8003458:	2001      	movs	r0, #1
 800345a:	f7ff fe3d 	bl	80030d8 <SelecMode>

	//PID, 
	PID_Init(&pid_X);
 800345e:	4807      	ldr	r0, [pc, #28]	; (800347c <app_main_init+0x3c>)
 8003460:	f7fe facc 	bl	80019fc <PID_Init>
	PID_Init(&pid_Y);
 8003464:	4806      	ldr	r0, [pc, #24]	; (8003480 <app_main_init+0x40>)
 8003466:	f7fe fac9 	bl	80019fc <PID_Init>

	HAL_Delay(500);   //0.5s
 800346a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800346e:	f000 fff7 	bl	8004460 <HAL_Delay>
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	200008d0 	.word	0x200008d0
 800347c:	2000082c 	.word	0x2000082c
 8003480:	200007e4 	.word	0x200007e4

08003484 <app_main>:

//
void app_main(void) {
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
	if (Mode[0] == STABLE) {
 8003488:	4b0a      	ldr	r3, [pc, #40]	; (80034b4 <app_main+0x30>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	2b10      	cmp	r3, #16
 800348e:	d102      	bne.n	8003496 <app_main+0x12>
		ModeStable();
 8003490:	f7ff fb7e 	bl	8002b90 <ModeStable>
	} else if (Mode[0] == MOVE) {
		ModeMove();
	} else if (Mode[0] == ROUND) {
		ModeRound();
	}
}
 8003494:	e00c      	b.n	80034b0 <app_main+0x2c>
	} else if (Mode[0] == MOVE) {
 8003496:	4b07      	ldr	r3, [pc, #28]	; (80034b4 <app_main+0x30>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b4a      	cmp	r3, #74	; 0x4a
 800349c:	d102      	bne.n	80034a4 <app_main+0x20>
		ModeMove();
 800349e:	f7ff fbcf 	bl	8002c40 <ModeMove>
}
 80034a2:	e005      	b.n	80034b0 <app_main+0x2c>
	} else if (Mode[0] == ROUND) {
 80034a4:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <app_main+0x30>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b5a      	cmp	r3, #90	; 0x5a
 80034aa:	d101      	bne.n	80034b0 <app_main+0x2c>
		ModeRound();
 80034ac:	f7ff fcc2 	bl	8002e34 <ModeRound>
}
 80034b0:	bf00      	nop
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	200007c4 	.word	0x200007c4

080034b8 <__io_putchar>:
//_sys_exit()
void _sys_exit(int x) {
	x = x;
}
//fputc
PUTCHAR_PROTOTYPE {
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
	// huart2
	// HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
	while ((USART1->SR & 0X40) == 0) {
 80034c0:	bf00      	nop
 80034c2:	4b08      	ldr	r3, [pc, #32]	; (80034e4 <__io_putchar+0x2c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0f9      	beq.n	80034c2 <__io_putchar+0xa>
	}; //,
	USART1->DR = (uint8_t) ch;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4b04      	ldr	r3, [pc, #16]	; (80034e4 <__io_putchar+0x2c>)
 80034d4:	605a      	str	r2, [r3, #4]

	//  while ((USART2->SR & 0X40) == 0) {
	//  }; //,
	//  USART2->DR = (uint8_t) ch;

	return ch;
 80034d6:	687b      	ldr	r3, [r7, #4]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	40011000 	.word	0x40011000

080034e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	607b      	str	r3, [r7, #4]
 80034f2:	4b0c      	ldr	r3, [pc, #48]	; (8003524 <MX_DMA_Init+0x3c>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	4a0b      	ldr	r2, [pc, #44]	; (8003524 <MX_DMA_Init+0x3c>)
 80034f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034fc:	6313      	str	r3, [r2, #48]	; 0x30
 80034fe:	4b09      	ldr	r3, [pc, #36]	; (8003524 <MX_DMA_Init+0x3c>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003506:	607b      	str	r3, [r7, #4]
 8003508:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800350a:	2200      	movs	r2, #0
 800350c:	2100      	movs	r1, #0
 800350e:	203a      	movs	r0, #58	; 0x3a
 8003510:	f001 f8a5 	bl	800465e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003514:	203a      	movs	r0, #58	; 0x3a
 8003516:	f001 f8be 	bl	8004696 <HAL_NVIC_EnableIRQ>

}
 800351a:	bf00      	nop
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023800 	.word	0x40023800

08003528 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b08c      	sub	sp, #48	; 0x30
 800352c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800352e:	f107 031c 	add.w	r3, r7, #28
 8003532:	2200      	movs	r2, #0
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	605a      	str	r2, [r3, #4]
 8003538:	609a      	str	r2, [r3, #8]
 800353a:	60da      	str	r2, [r3, #12]
 800353c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	4b6a      	ldr	r3, [pc, #424]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	4a69      	ldr	r2, [pc, #420]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003548:	f043 0310 	orr.w	r3, r3, #16
 800354c:	6313      	str	r3, [r2, #48]	; 0x30
 800354e:	4b67      	ldr	r3, [pc, #412]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	f003 0310 	and.w	r3, r3, #16
 8003556:	61bb      	str	r3, [r7, #24]
 8003558:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
 800355e:	4b63      	ldr	r3, [pc, #396]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003562:	4a62      	ldr	r2, [pc, #392]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003564:	f043 0320 	orr.w	r3, r3, #32
 8003568:	6313      	str	r3, [r2, #48]	; 0x30
 800356a:	4b60      	ldr	r3, [pc, #384]	; (80036ec <MX_GPIO_Init+0x1c4>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	617b      	str	r3, [r7, #20]
 8003574:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	4b5c      	ldr	r3, [pc, #368]	; (80036ec <MX_GPIO_Init+0x1c4>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	4a5b      	ldr	r2, [pc, #364]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003584:	6313      	str	r3, [r2, #48]	; 0x30
 8003586:	4b59      	ldr	r3, [pc, #356]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800358e:	613b      	str	r3, [r7, #16]
 8003590:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	4b55      	ldr	r3, [pc, #340]	; (80036ec <MX_GPIO_Init+0x1c4>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	4a54      	ldr	r2, [pc, #336]	; (80036ec <MX_GPIO_Init+0x1c4>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6313      	str	r3, [r2, #48]	; 0x30
 80035a2:	4b52      	ldr	r3, [pc, #328]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	4b4e      	ldr	r3, [pc, #312]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	4a4d      	ldr	r2, [pc, #308]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035bc:	6313      	str	r3, [r2, #48]	; 0x30
 80035be:	4b4b      	ldr	r3, [pc, #300]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	4b47      	ldr	r3, [pc, #284]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	4a46      	ldr	r2, [pc, #280]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035d4:	f043 0302 	orr.w	r3, r3, #2
 80035d8:	6313      	str	r3, [r2, #48]	; 0x30
 80035da:	4b44      	ldr	r3, [pc, #272]	; (80036ec <MX_GPIO_Init+0x1c4>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_Res_GPIO_Port, OLED_Res_Pin, GPIO_PIN_SET);
 80035e6:	2201      	movs	r2, #1
 80035e8:	2104      	movs	r1, #4
 80035ea:	4841      	ldr	r0, [pc, #260]	; (80036f0 <MX_GPIO_Init+0x1c8>)
 80035ec:	f001 fe24 	bl	8005238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_DC_Pin|OLED_CS_Pin, GPIO_PIN_RESET);
 80035f0:	2200      	movs	r2, #0
 80035f2:	2118      	movs	r1, #24
 80035f4:	483e      	ldr	r0, [pc, #248]	; (80036f0 <MX_GPIO_Init+0x1c8>)
 80035f6:	f001 fe1f 	bl	8005238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80035fa:	2200      	movs	r2, #0
 80035fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003600:	483c      	ldr	r0, [pc, #240]	; (80036f4 <MX_GPIO_Init+0x1cc>)
 8003602:	f001 fe19 	bl	8005238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Column1_Pin|Column2_Pin|Column3_Pin|Column4_Pin, GPIO_PIN_RESET);
 8003606:	2200      	movs	r2, #0
 8003608:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800360c:	483a      	ldr	r0, [pc, #232]	; (80036f8 <MX_GPIO_Init+0x1d0>)
 800360e:	f001 fe13 	bl	8005238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_Res_Pin;
 8003612:	2304      	movs	r3, #4
 8003614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003616:	2301      	movs	r3, #1
 8003618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800361a:	2301      	movs	r3, #1
 800361c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800361e:	2300      	movs	r3, #0
 8003620:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_Res_GPIO_Port, &GPIO_InitStruct);
 8003622:	f107 031c 	add.w	r3, r7, #28
 8003626:	4619      	mov	r1, r3
 8003628:	4831      	ldr	r0, [pc, #196]	; (80036f0 <MX_GPIO_Init+0x1c8>)
 800362a:	f001 fc51 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 800362e:	2308      	movs	r3, #8
 8003630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003632:	2301      	movs	r3, #1
 8003634:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363a:	2300      	movs	r3, #0
 800363c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 800363e:	f107 031c 	add.w	r3, r7, #28
 8003642:	4619      	mov	r1, r3
 8003644:	482a      	ldr	r0, [pc, #168]	; (80036f0 <MX_GPIO_Init+0x1c8>)
 8003646:	f001 fc43 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 800364a:	2310      	movs	r3, #16
 800364c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800364e:	2301      	movs	r3, #1
 8003650:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003652:	2302      	movs	r3, #2
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003656:	2300      	movs	r3, #0
 8003658:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 800365a:	f107 031c 	add.w	r3, r7, #28
 800365e:	4619      	mov	r1, r3
 8003660:	4823      	ldr	r0, [pc, #140]	; (80036f0 <MX_GPIO_Init+0x1c8>)
 8003662:	f001 fc35 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 8003666:	f44f 7380 	mov.w	r3, #256	; 0x100
 800366a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800366c:	2301      	movs	r3, #1
 800366e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003670:	2302      	movs	r3, #2
 8003672:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003674:	2302      	movs	r3, #2
 8003676:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8003678:	f107 031c 	add.w	r3, r7, #28
 800367c:	4619      	mov	r1, r3
 800367e:	481d      	ldr	r0, [pc, #116]	; (80036f4 <MX_GPIO_Init+0x1cc>)
 8003680:	f001 fc26 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KY_UP_Pin;
 8003684:	2301      	movs	r3, #1
 8003686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003688:	4b1c      	ldr	r3, [pc, #112]	; (80036fc <MX_GPIO_Init+0x1d4>)
 800368a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800368c:	2302      	movs	r3, #2
 800368e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(KY_UP_GPIO_Port, &GPIO_InitStruct);
 8003690:	f107 031c 	add.w	r3, r7, #28
 8003694:	4619      	mov	r1, r3
 8003696:	481a      	ldr	r0, [pc, #104]	; (8003700 <MX_GPIO_Init+0x1d8>)
 8003698:	f001 fc1a 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Row4_Pin|Row3_Pin|Row2_Pin|Row1_Pin;
 800369c:	233c      	movs	r3, #60	; 0x3c
 800369e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036a0:	2300      	movs	r3, #0
 80036a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036a4:	2301      	movs	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80036a8:	f107 031c 	add.w	r3, r7, #28
 80036ac:	4619      	mov	r1, r3
 80036ae:	4812      	ldr	r0, [pc, #72]	; (80036f8 <MX_GPIO_Init+0x1d0>)
 80036b0:	f001 fc0e 	bl	8004ed0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = Column1_Pin|Column2_Pin|Column3_Pin|Column4_Pin;
 80036b4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80036b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ba:	2301      	movs	r3, #1
 80036bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036be:	2302      	movs	r3, #2
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036c2:	2302      	movs	r3, #2
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80036c6:	f107 031c 	add.w	r3, r7, #28
 80036ca:	4619      	mov	r1, r3
 80036cc:	480a      	ldr	r0, [pc, #40]	; (80036f8 <MX_GPIO_Init+0x1d0>)
 80036ce:	f001 fbff 	bl	8004ed0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 80036d2:	2200      	movs	r2, #0
 80036d4:	2102      	movs	r1, #2
 80036d6:	2006      	movs	r0, #6
 80036d8:	f000 ffc1 	bl	800465e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80036dc:	2006      	movs	r0, #6
 80036de:	f000 ffda 	bl	8004696 <HAL_NVIC_EnableIRQ>

}
 80036e2:	bf00      	nop
 80036e4:	3730      	adds	r7, #48	; 0x30
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	40023800 	.word	0x40023800
 80036f0:	40021000 	.word	0x40021000
 80036f4:	40021400 	.word	0x40021400
 80036f8:	40021800 	.word	0x40021800
 80036fc:	10110000 	.word	0x10110000
 8003700:	40020000 	.word	0x40020000

08003704 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003708:	4b12      	ldr	r3, [pc, #72]	; (8003754 <MX_I2C1_Init+0x50>)
 800370a:	4a13      	ldr	r2, [pc, #76]	; (8003758 <MX_I2C1_Init+0x54>)
 800370c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800370e:	4b11      	ldr	r3, [pc, #68]	; (8003754 <MX_I2C1_Init+0x50>)
 8003710:	4a12      	ldr	r2, [pc, #72]	; (800375c <MX_I2C1_Init+0x58>)
 8003712:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003714:	4b0f      	ldr	r3, [pc, #60]	; (8003754 <MX_I2C1_Init+0x50>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800371a:	4b0e      	ldr	r3, [pc, #56]	; (8003754 <MX_I2C1_Init+0x50>)
 800371c:	2200      	movs	r2, #0
 800371e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003720:	4b0c      	ldr	r3, [pc, #48]	; (8003754 <MX_I2C1_Init+0x50>)
 8003722:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003726:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003728:	4b0a      	ldr	r3, [pc, #40]	; (8003754 <MX_I2C1_Init+0x50>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800372e:	4b09      	ldr	r3, [pc, #36]	; (8003754 <MX_I2C1_Init+0x50>)
 8003730:	2200      	movs	r2, #0
 8003732:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 8003734:	4b07      	ldr	r3, [pc, #28]	; (8003754 <MX_I2C1_Init+0x50>)
 8003736:	2240      	movs	r2, #64	; 0x40
 8003738:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800373a:	4b06      	ldr	r3, [pc, #24]	; (8003754 <MX_I2C1_Init+0x50>)
 800373c:	2200      	movs	r2, #0
 800373e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003740:	4804      	ldr	r0, [pc, #16]	; (8003754 <MX_I2C1_Init+0x50>)
 8003742:	f001 fdb7 	bl	80052b4 <HAL_I2C_Init>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800374c:	f000 f8d8 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003750:	bf00      	nop
 8003752:	bd80      	pop	{r7, pc}
 8003754:	200008d0 	.word	0x200008d0
 8003758:	40005400 	.word	0x40005400
 800375c:	00061a80 	.word	0x00061a80

08003760 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08a      	sub	sp, #40	; 0x28
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003768:	f107 0314 	add.w	r3, r7, #20
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	60da      	str	r2, [r3, #12]
 8003776:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a19      	ldr	r2, [pc, #100]	; (80037e4 <HAL_I2C_MspInit+0x84>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d12c      	bne.n	80037dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	4b18      	ldr	r3, [pc, #96]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 8003788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378a:	4a17      	ldr	r2, [pc, #92]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 800378c:	f043 0302 	orr.w	r3, r3, #2
 8003790:	6313      	str	r3, [r2, #48]	; 0x30
 8003792:	4b15      	ldr	r3, [pc, #84]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	613b      	str	r3, [r7, #16]
 800379c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800379e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80037a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037a4:	2312      	movs	r3, #18
 80037a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037a8:	2301      	movs	r3, #1
 80037aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ac:	2303      	movs	r3, #3
 80037ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037b0:	2304      	movs	r3, #4
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b4:	f107 0314 	add.w	r3, r7, #20
 80037b8:	4619      	mov	r1, r3
 80037ba:	480c      	ldr	r0, [pc, #48]	; (80037ec <HAL_I2C_MspInit+0x8c>)
 80037bc:	f001 fb88 	bl	8004ed0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 80037c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c8:	4a07      	ldr	r2, [pc, #28]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 80037ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037ce:	6413      	str	r3, [r2, #64]	; 0x40
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <HAL_I2C_MspInit+0x88>)
 80037d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80037dc:	bf00      	nop
 80037de:	3728      	adds	r7, #40	; 0x28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40005400 	.word	0x40005400
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40020400 	.word	0x40020400

080037f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80037f4:	f000 fdc2 	bl	800437c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80037f8:	f000 f818 	bl	800382c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80037fc:	f7ff fe94 	bl	8003528 <MX_GPIO_Init>
  MX_DMA_Init();
 8003800:	f7ff fe72 	bl	80034e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003804:	f000 fcd4 	bl	80041b0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003808:	f7ff ff7c 	bl	8003704 <MX_I2C1_Init>
  MX_TIM2_Init();
 800380c:	f000 fb3c 	bl	8003e88 <MX_TIM2_Init>
  MX_TIM5_Init();
 8003810:	f000 fbd6 	bl	8003fc0 <MX_TIM5_Init>
  MX_SPI1_Init();
 8003814:	f000 f87a 	bl	800390c <MX_SPI1_Init>
  MX_TIM1_Init();
 8003818:	f000 fae0 	bl	8003ddc <MX_TIM1_Init>
  MX_TIM3_Init();
 800381c:	f000 fb82 	bl	8003f24 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	app_main_init();
 8003820:	f7ff fe0e 	bl	8003440 <app_main_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		app_main();
 8003824:	f7ff fe2e 	bl	8003484 <app_main>
 8003828:	e7fc      	b.n	8003824 <main+0x34>
	...

0800382c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b094      	sub	sp, #80	; 0x50
 8003830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003832:	f107 0320 	add.w	r3, r7, #32
 8003836:	2230      	movs	r2, #48	; 0x30
 8003838:	2100      	movs	r1, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f005 fe14 	bl	8009468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003840:	f107 030c 	add.w	r3, r7, #12
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	605a      	str	r2, [r3, #4]
 800384a:	609a      	str	r2, [r3, #8]
 800384c:	60da      	str	r2, [r3, #12]
 800384e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003850:	2300      	movs	r3, #0
 8003852:	60bb      	str	r3, [r7, #8]
 8003854:	4b28      	ldr	r3, [pc, #160]	; (80038f8 <SystemClock_Config+0xcc>)
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	4a27      	ldr	r2, [pc, #156]	; (80038f8 <SystemClock_Config+0xcc>)
 800385a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800385e:	6413      	str	r3, [r2, #64]	; 0x40
 8003860:	4b25      	ldr	r3, [pc, #148]	; (80038f8 <SystemClock_Config+0xcc>)
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003868:	60bb      	str	r3, [r7, #8]
 800386a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800386c:	2300      	movs	r3, #0
 800386e:	607b      	str	r3, [r7, #4]
 8003870:	4b22      	ldr	r3, [pc, #136]	; (80038fc <SystemClock_Config+0xd0>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a21      	ldr	r2, [pc, #132]	; (80038fc <SystemClock_Config+0xd0>)
 8003876:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800387a:	6013      	str	r3, [r2, #0]
 800387c:	4b1f      	ldr	r3, [pc, #124]	; (80038fc <SystemClock_Config+0xd0>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003888:	2301      	movs	r3, #1
 800388a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800388c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003890:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003892:	2302      	movs	r3, #2
 8003894:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003896:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800389a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800389c:	2304      	movs	r3, #4
 800389e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80038a0:	23a8      	movs	r3, #168	; 0xa8
 80038a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038a4:	2302      	movs	r3, #2
 80038a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80038a8:	2304      	movs	r3, #4
 80038aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038ac:	f107 0320 	add.w	r3, r7, #32
 80038b0:	4618      	mov	r0, r3
 80038b2:	f002 fe3f 	bl	8006534 <HAL_RCC_OscConfig>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80038bc:	f000 f820 	bl	8003900 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038c0:	230f      	movs	r3, #15
 80038c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038c4:	2302      	movs	r3, #2
 80038c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038d8:	f107 030c 	add.w	r3, r7, #12
 80038dc:	2105      	movs	r1, #5
 80038de:	4618      	mov	r0, r3
 80038e0:	f003 f8a0 	bl	8006a24 <HAL_RCC_ClockConfig>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038ea:	f000 f809 	bl	8003900 <Error_Handler>
  }
}
 80038ee:	bf00      	nop
 80038f0:	3750      	adds	r7, #80	; 0x50
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	40023800 	.word	0x40023800
 80038fc:	40007000 	.word	0x40007000

08003900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003904:	b672      	cpsid	i
}
 8003906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003908:	e7fe      	b.n	8003908 <Error_Handler+0x8>
	...

0800390c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003910:	4b17      	ldr	r3, [pc, #92]	; (8003970 <MX_SPI1_Init+0x64>)
 8003912:	4a18      	ldr	r2, [pc, #96]	; (8003974 <MX_SPI1_Init+0x68>)
 8003914:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003916:	4b16      	ldr	r3, [pc, #88]	; (8003970 <MX_SPI1_Init+0x64>)
 8003918:	f44f 7282 	mov.w	r2, #260	; 0x104
 800391c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800391e:	4b14      	ldr	r3, [pc, #80]	; (8003970 <MX_SPI1_Init+0x64>)
 8003920:	2200      	movs	r2, #0
 8003922:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003924:	4b12      	ldr	r3, [pc, #72]	; (8003970 <MX_SPI1_Init+0x64>)
 8003926:	2200      	movs	r2, #0
 8003928:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800392a:	4b11      	ldr	r3, [pc, #68]	; (8003970 <MX_SPI1_Init+0x64>)
 800392c:	2200      	movs	r2, #0
 800392e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003930:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <MX_SPI1_Init+0x64>)
 8003932:	2200      	movs	r2, #0
 8003934:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003936:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <MX_SPI1_Init+0x64>)
 8003938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800393e:	4b0c      	ldr	r3, [pc, #48]	; (8003970 <MX_SPI1_Init+0x64>)
 8003940:	2200      	movs	r2, #0
 8003942:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003944:	4b0a      	ldr	r3, [pc, #40]	; (8003970 <MX_SPI1_Init+0x64>)
 8003946:	2200      	movs	r2, #0
 8003948:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <MX_SPI1_Init+0x64>)
 800394c:	2200      	movs	r2, #0
 800394e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003950:	4b07      	ldr	r3, [pc, #28]	; (8003970 <MX_SPI1_Init+0x64>)
 8003952:	2200      	movs	r2, #0
 8003954:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003956:	4b06      	ldr	r3, [pc, #24]	; (8003970 <MX_SPI1_Init+0x64>)
 8003958:	220a      	movs	r2, #10
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800395c:	4804      	ldr	r0, [pc, #16]	; (8003970 <MX_SPI1_Init+0x64>)
 800395e:	f003 fa5d 	bl	8006e1c <HAL_SPI_Init>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003968:	f7ff ffca 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}
 8003970:	20000924 	.word	0x20000924
 8003974:	40013000 	.word	0x40013000

08003978 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08a      	sub	sp, #40	; 0x28
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003980:	f107 0314 	add.w	r3, r7, #20
 8003984:	2200      	movs	r2, #0
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	605a      	str	r2, [r3, #4]
 800398a:	609a      	str	r2, [r3, #8]
 800398c:	60da      	str	r2, [r3, #12]
 800398e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a28      	ldr	r2, [pc, #160]	; (8003a38 <HAL_SPI_MspInit+0xc0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d149      	bne.n	8003a2e <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	4b27      	ldr	r3, [pc, #156]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a2:	4a26      	ldr	r2, [pc, #152]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039a8:	6453      	str	r3, [r2, #68]	; 0x44
 80039aa:	4b24      	ldr	r3, [pc, #144]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b6:	2300      	movs	r3, #0
 80039b8:	60fb      	str	r3, [r7, #12]
 80039ba:	4b20      	ldr	r3, [pc, #128]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	4a1f      	ldr	r2, [pc, #124]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	6313      	str	r3, [r2, #48]	; 0x30
 80039c6:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d2:	2300      	movs	r3, #0
 80039d4:	60bb      	str	r3, [r7, #8]
 80039d6:	4b19      	ldr	r3, [pc, #100]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	4a18      	ldr	r2, [pc, #96]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039dc:	f043 0302 	orr.w	r3, r3, #2
 80039e0:	6313      	str	r3, [r2, #48]	; 0x30
 80039e2:	4b16      	ldr	r3, [pc, #88]	; (8003a3c <HAL_SPI_MspInit+0xc4>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	60bb      	str	r3, [r7, #8]
 80039ec:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80039ee:	2320      	movs	r3, #32
 80039f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f2:	2302      	movs	r3, #2
 80039f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039fa:	2303      	movs	r3, #3
 80039fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039fe:	2305      	movs	r3, #5
 8003a00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a02:	f107 0314 	add.w	r3, r7, #20
 8003a06:	4619      	mov	r1, r3
 8003a08:	480d      	ldr	r0, [pc, #52]	; (8003a40 <HAL_SPI_MspInit+0xc8>)
 8003a0a:	f001 fa61 	bl	8004ed0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003a0e:	2330      	movs	r3, #48	; 0x30
 8003a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a12:	2302      	movs	r3, #2
 8003a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a1e:	2305      	movs	r3, #5
 8003a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a22:	f107 0314 	add.w	r3, r7, #20
 8003a26:	4619      	mov	r1, r3
 8003a28:	4806      	ldr	r0, [pc, #24]	; (8003a44 <HAL_SPI_MspInit+0xcc>)
 8003a2a:	f001 fa51 	bl	8004ed0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003a2e:	bf00      	nop
 8003a30:	3728      	adds	r7, #40	; 0x28
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40013000 	.word	0x40013000
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	40020000 	.word	0x40020000
 8003a44:	40020400 	.word	0x40020400

08003a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a4e:	2300      	movs	r3, #0
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a56:	4a0f      	ldr	r2, [pc, #60]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a5e:	4b0d      	ldr	r3, [pc, #52]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a66:	607b      	str	r3, [r7, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	603b      	str	r3, [r7, #0]
 8003a6e:	4b09      	ldr	r3, [pc, #36]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a72:	4a08      	ldr	r2, [pc, #32]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a78:	6413      	str	r3, [r2, #64]	; 0x40
 8003a7a:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <HAL_MspInit+0x4c>)
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a82:	603b      	str	r3, [r7, #0]
 8003a84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40023800 	.word	0x40023800

08003a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8003a9c:	e7fe      	b.n	8003a9c <NMI_Handler+0x4>

08003a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aa2:	e7fe      	b.n	8003aa2 <HardFault_Handler+0x4>

08003aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003aa8:	e7fe      	b.n	8003aa8 <MemManage_Handler+0x4>

08003aaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003aae:	e7fe      	b.n	8003aae <BusFault_Handler+0x4>

08003ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ab4:	e7fe      	b.n	8003ab4 <UsageFault_Handler+0x4>

08003ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ac8:	bf00      	nop
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ae4:	f000 fc9c 	bl	8004420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ae8:	bf00      	nop
 8003aea:	bd80      	pop	{r7, pc}

08003aec <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003aec:	b590      	push	{r4, r7, lr}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003af2:	2001      	movs	r0, #1
 8003af4:	f001 fbba 	bl	800526c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	HAL_Delay(20);
 8003af8:	2014      	movs	r0, #20
 8003afa:	f000 fcb1 	bl	8004460 <HAL_Delay>
	if (KY_UP == GPIO_PIN_SET) {
 8003afe:	2101      	movs	r1, #1
 8003b00:	4827      	ldr	r0, [pc, #156]	; (8003ba0 <EXTI0_IRQHandler+0xb4>)
 8003b02:	f001 fb81 	bl	8005208 <HAL_GPIO_ReadPin>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d144      	bne.n	8003b96 <EXTI0_IRQHandler+0xaa>
		HAL_TIM_Base_Stop(&htim5);
 8003b0c:	4825      	ldr	r0, [pc, #148]	; (8003ba4 <EXTI0_IRQHandler+0xb8>)
 8003b0e:	f003 fccd 	bl	80074ac <HAL_TIM_Base_Stop>
		__HAL_TIM_SET_COUNTER(&htim5, 0);
 8003b12:	4b24      	ldr	r3, [pc, #144]	; (8003ba4 <EXTI0_IRQHandler+0xb8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	625a      	str	r2, [r3, #36]	; 0x24
		ssd1306_SetCursor(88, 35);
 8003b1a:	2123      	movs	r1, #35	; 0x23
 8003b1c:	2058      	movs	r0, #88	; 0x58
 8003b1e:	f7fd fc57 	bl	80013d0 <ssd1306_SetCursor>
		ssd1306_WriteString("      ", Font_6x8, White);
 8003b22:	4a21      	ldr	r2, [pc, #132]	; (8003ba8 <EXTI0_IRQHandler+0xbc>)
 8003b24:	2301      	movs	r3, #1
 8003b26:	ca06      	ldmia	r2, {r1, r2}
 8003b28:	4820      	ldr	r0, [pc, #128]	; (8003bac <EXTI0_IRQHandler+0xc0>)
 8003b2a:	f7fd fc2b 	bl	8001384 <ssd1306_WriteString>
		ssd1306_SetCursor(88, 44);
 8003b2e:	212c      	movs	r1, #44	; 0x2c
 8003b30:	2058      	movs	r0, #88	; 0x58
 8003b32:	f7fd fc4d 	bl	80013d0 <ssd1306_SetCursor>
		ssd1306_WriteString("      ", Font_6x8, White);
 8003b36:	4a1c      	ldr	r2, [pc, #112]	; (8003ba8 <EXTI0_IRQHandler+0xbc>)
 8003b38:	2301      	movs	r3, #1
 8003b3a:	ca06      	ldmia	r2, {r1, r2}
 8003b3c:	481b      	ldr	r0, [pc, #108]	; (8003bac <EXTI0_IRQHandler+0xc0>)
 8003b3e:	f7fd fc21 	bl	8001384 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8003b42:	f7fd fb0f 	bl	8001164 <ssd1306_UpdateScreen>
		//
		PCA9685_SetServoAngle(0, 95);
 8003b46:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8003bb0 <EXTI0_IRQHandler+0xc4>
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f7fd fee4 	bl	8001918 <PCA9685_SetServoAngle>
		PCA9685_SetServoAngle(1, 95);
 8003b50:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8003bb0 <EXTI0_IRQHandler+0xc4>
 8003b54:	2001      	movs	r0, #1
 8003b56:	f7fd fedf 	bl	8001918 <PCA9685_SetServoAngle>
		PID_Reset(&pid_X);
 8003b5a:	4816      	ldr	r0, [pc, #88]	; (8003bb4 <EXTI0_IRQHandler+0xc8>)
 8003b5c:	f7fe f90c 	bl	8001d78 <PID_Reset>
		PID_Reset(&pid_Y);
 8003b60:	4815      	ldr	r0, [pc, #84]	; (8003bb8 <EXTI0_IRQHandler+0xcc>)
 8003b62:	f7fe f909 	bl	8001d78 <PID_Reset>
		//
		SelecMode(0);
 8003b66:	2000      	movs	r0, #0
 8003b68:	f7ff fab6 	bl	80030d8 <SelecMode>
		printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003b6c:	4b13      	ldr	r3, [pc, #76]	; (8003bbc <EXTI0_IRQHandler+0xd0>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	4619      	mov	r1, r3
 8003b72:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <EXTI0_IRQHandler+0xd0>)
 8003b74:	785b      	ldrb	r3, [r3, #1]
 8003b76:	4618      	mov	r0, r3
 8003b78:	4b10      	ldr	r3, [pc, #64]	; (8003bbc <EXTI0_IRQHandler+0xd0>)
 8003b7a:	789b      	ldrb	r3, [r3, #2]
 8003b7c:	461c      	mov	r4, r3
 8003b7e:	4b0f      	ldr	r3, [pc, #60]	; (8003bbc <EXTI0_IRQHandler+0xd0>)
 8003b80:	78db      	ldrb	r3, [r3, #3]
 8003b82:	461a      	mov	r2, r3
				Mode[4]);
 8003b84:	4b0d      	ldr	r3, [pc, #52]	; (8003bbc <EXTI0_IRQHandler+0xd0>)
 8003b86:	791b      	ldrb	r3, [r3, #4]
		printf("%d  %d  %d  %d  %d\r\n", Mode[0], Mode[1], Mode[2], Mode[3],
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	9200      	str	r2, [sp, #0]
 8003b8c:	4623      	mov	r3, r4
 8003b8e:	4602      	mov	r2, r0
 8003b90:	480b      	ldr	r0, [pc, #44]	; (8003bc0 <EXTI0_IRQHandler+0xd4>)
 8003b92:	f006 f8db 	bl	8009d4c <iprintf>
	}
  /* USER CODE END EXTI0_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	3704      	adds	r7, #4
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd90      	pop	{r4, r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40020000 	.word	0x40020000
 8003ba4:	2000097c 	.word	0x2000097c
 8003ba8:	20000000 	.word	0x20000000
 8003bac:	0800d8a8 	.word	0x0800d8a8
 8003bb0:	42be0000 	.word	0x42be0000
 8003bb4:	2000082c 	.word	0x2000082c
 8003bb8:	200007e4 	.word	0x200007e4
 8003bbc:	200007c4 	.word	0x200007c4
 8003bc0:	0800d8b0 	.word	0x0800d8b0

08003bc4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003bc8:	4802      	ldr	r0, [pc, #8]	; (8003bd4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003bca:	f003 ff4f 	bl	8007a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003bce:	bf00      	nop
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000a0c 	.word	0x20000a0c

08003bd8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003bdc:	4802      	ldr	r0, [pc, #8]	; (8003be8 <TIM1_CC_IRQHandler+0x10>)
 8003bde:	f003 ff45 	bl	8007a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003be2:	bf00      	nop
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	20000a0c 	.word	0x20000a0c

08003bec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003bf0:	4802      	ldr	r0, [pc, #8]	; (8003bfc <TIM2_IRQHandler+0x10>)
 8003bf2:	f003 ff3b 	bl	8007a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003bf6:	bf00      	nop
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20000a54 	.word	0x20000a54

08003c00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003c04:	4803      	ldr	r0, [pc, #12]	; (8003c14 <USART1_IRQHandler+0x14>)
 8003c06:	f004 fde5 	bl	80087d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
	// 
	USER_UART_IRQHandler(&huart1);
 8003c0a:	4802      	ldr	r0, [pc, #8]	; (8003c14 <USART1_IRQHandler+0x14>)
 8003c0c:	f7fe fae2 	bl	80021d4 <USER_UART_IRQHandler>
  /* USER CODE END USART1_IRQn 1 */
}
 8003c10:	bf00      	nop
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	20000afc 	.word	0x20000afc

08003c18 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c1c:	4802      	ldr	r0, [pc, #8]	; (8003c28 <DMA2_Stream2_IRQHandler+0x10>)
 8003c1e:	f000 feed 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003c22:	bf00      	nop
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	20000a9c 	.word	0x20000a9c

08003c2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
	return 1;
 8003c30:	2301      	movs	r3, #1
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <_kill>:

int _kill(int pid, int sig)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003c46:	f005 fbd7 	bl	80093f8 <__errno>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2216      	movs	r2, #22
 8003c4e:	601a      	str	r2, [r3, #0]
	return -1;
 8003c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <_exit>:

void _exit (int status)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003c64:	f04f 31ff 	mov.w	r1, #4294967295
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f7ff ffe7 	bl	8003c3c <_kill>
	while (1) {}		/* Make sure we hang here */
 8003c6e:	e7fe      	b.n	8003c6e <_exit+0x12>

08003c70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
 8003c80:	e00a      	b.n	8003c98 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003c82:	f3af 8000 	nop.w
 8003c86:	4601      	mov	r1, r0
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	60ba      	str	r2, [r7, #8]
 8003c8e:	b2ca      	uxtb	r2, r1
 8003c90:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	3301      	adds	r3, #1
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	dbf0      	blt.n	8003c82 <_read+0x12>
	}

return len;
 8003ca0:	687b      	ldr	r3, [r7, #4]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3718      	adds	r7, #24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b086      	sub	sp, #24
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e009      	b.n	8003cd0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	60ba      	str	r2, [r7, #8]
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff fbf7 	bl	80034b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	617b      	str	r3, [r7, #20]
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	dbf1      	blt.n	8003cbc <_write+0x12>
	}
	return len;
 8003cd8:	687b      	ldr	r3, [r7, #4]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3718      	adds	r7, #24
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <_close>:

int _close(int file)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
	return -1;
 8003cea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr

08003cfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d0a:	605a      	str	r2, [r3, #4]
	return 0;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <_isatty>:

int _isatty(int file)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
	return 1;
 8003d22:	2301      	movs	r3, #1
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
	return 0;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3714      	adds	r7, #20
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
	...

08003d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d54:	4a14      	ldr	r2, [pc, #80]	; (8003da8 <_sbrk+0x5c>)
 8003d56:	4b15      	ldr	r3, [pc, #84]	; (8003dac <_sbrk+0x60>)
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d60:	4b13      	ldr	r3, [pc, #76]	; (8003db0 <_sbrk+0x64>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d102      	bne.n	8003d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d68:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <_sbrk+0x64>)
 8003d6a:	4a12      	ldr	r2, [pc, #72]	; (8003db4 <_sbrk+0x68>)
 8003d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d6e:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <_sbrk+0x64>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4413      	add	r3, r2
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d207      	bcs.n	8003d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d7c:	f005 fb3c 	bl	80093f8 <__errno>
 8003d80:	4603      	mov	r3, r0
 8003d82:	220c      	movs	r2, #12
 8003d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d86:	f04f 33ff 	mov.w	r3, #4294967295
 8003d8a:	e009      	b.n	8003da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d8c:	4b08      	ldr	r3, [pc, #32]	; (8003db0 <_sbrk+0x64>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d92:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <_sbrk+0x64>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4413      	add	r3, r2
 8003d9a:	4a05      	ldr	r2, [pc, #20]	; (8003db0 <_sbrk+0x64>)
 8003d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3718      	adds	r7, #24
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	20020000 	.word	0x20020000
 8003dac:	00000400 	.word	0x00000400
 8003db0:	200007cc 	.word	0x200007cc
 8003db4:	20000b58 	.word	0x20000b58

08003db8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dbc:	4b06      	ldr	r3, [pc, #24]	; (8003dd8 <SystemInit+0x20>)
 8003dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc2:	4a05      	ldr	r2, [pc, #20]	; (8003dd8 <SystemInit+0x20>)
 8003dc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dcc:	bf00      	nop
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	e000ed00 	.word	0xe000ed00

08003ddc <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de2:	f107 0310 	add.w	r3, r7, #16
 8003de6:	2200      	movs	r2, #0
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003dec:	463b      	mov	r3, r7
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	605a      	str	r2, [r3, #4]
 8003df4:	609a      	str	r2, [r3, #8]
 8003df6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003df8:	4b21      	ldr	r3, [pc, #132]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003dfa:	4a22      	ldr	r2, [pc, #136]	; (8003e84 <MX_TIM1_Init+0xa8>)
 8003dfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8003dfe:	4b20      	ldr	r3, [pc, #128]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e00:	22a7      	movs	r2, #167	; 0xa7
 8003e02:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e04:	4b1e      	ldr	r3, [pc, #120]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003e0a:	4b1d      	ldr	r3, [pc, #116]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e10:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e12:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003e18:	4b19      	ldr	r3, [pc, #100]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e1e:	4b18      	ldr	r3, [pc, #96]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8003e24:	4816      	ldr	r0, [pc, #88]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e26:	f003 fc08 	bl	800763a <HAL_TIM_IC_Init>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003e30:	f7ff fd66 	bl	8003900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e34:	2300      	movs	r3, #0
 8003e36:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003e3c:	f107 0310 	add.w	r3, r7, #16
 8003e40:	4619      	mov	r1, r3
 8003e42:	480f      	ldr	r0, [pc, #60]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e44:	f004 fb5e 	bl	8008504 <HAL_TIMEx_MasterConfigSynchronization>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003e4e:	f7ff fd57 	bl	8003900 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003e52:	2300      	movs	r3, #0
 8003e54:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003e56:	2301      	movs	r3, #1
 8003e58:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003e62:	463b      	mov	r3, r7
 8003e64:	2200      	movs	r2, #0
 8003e66:	4619      	mov	r1, r3
 8003e68:	4805      	ldr	r0, [pc, #20]	; (8003e80 <MX_TIM1_Init+0xa4>)
 8003e6a:	f003 ff07 	bl	8007c7c <HAL_TIM_IC_ConfigChannel>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8003e74:	f7ff fd44 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003e78:	bf00      	nop
 8003e7a:	3718      	adds	r7, #24
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000a0c 	.word	0x20000a0c
 8003e84:	40010000 	.word	0x40010000

08003e88 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e8e:	f107 0308 	add.w	r3, r7, #8
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	605a      	str	r2, [r3, #4]
 8003e98:	609a      	str	r2, [r3, #8]
 8003e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e9c:	463b      	mov	r3, r7
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ea4:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003ea6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003eaa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8400-1;
 8003eac:	4b1c      	ldr	r3, [pc, #112]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003eae:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003eb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eb4:	4b1a      	ldr	r3, [pc, #104]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003eba:	4b19      	ldr	r3, [pc, #100]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ec2:	4b17      	ldr	r3, [pc, #92]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ec8:	4b15      	ldr	r3, [pc, #84]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ece:	4814      	ldr	r0, [pc, #80]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003ed0:	f003 fa34 	bl	800733c <HAL_TIM_Base_Init>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003eda:	f7ff fd11 	bl	8003900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ede:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ee2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ee4:	f107 0308 	add.w	r3, r7, #8
 8003ee8:	4619      	mov	r1, r3
 8003eea:	480d      	ldr	r0, [pc, #52]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003eec:	f003 ff5a 	bl	8007da4 <HAL_TIM_ConfigClockSource>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003ef6:	f7ff fd03 	bl	8003900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003efa:	2300      	movs	r3, #0
 8003efc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003efe:	2300      	movs	r3, #0
 8003f00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003f02:	463b      	mov	r3, r7
 8003f04:	4619      	mov	r1, r3
 8003f06:	4806      	ldr	r0, [pc, #24]	; (8003f20 <MX_TIM2_Init+0x98>)
 8003f08:	f004 fafc 	bl	8008504 <HAL_TIMEx_MasterConfigSynchronization>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003f12:	f7ff fcf5 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003f16:	bf00      	nop
 8003f18:	3718      	adds	r7, #24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000a54 	.word	0x20000a54

08003f24 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f2a:	f107 0308 	add.w	r3, r7, #8
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	605a      	str	r2, [r3, #4]
 8003f34:	609a      	str	r2, [r3, #8]
 8003f36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f38:	463b      	mov	r3, r7
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f42:	4a1e      	ldr	r2, [pc, #120]	; (8003fbc <MX_TIM3_Init+0x98>)
 8003f44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 8003f46:	4b1c      	ldr	r3, [pc, #112]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f48:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003f4c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f4e:	4b1a      	ldr	r3, [pc, #104]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003f54:	4b18      	ldr	r3, [pc, #96]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f5c:	4b16      	ldr	r3, [pc, #88]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003f62:	4b15      	ldr	r3, [pc, #84]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f64:	2280      	movs	r2, #128	; 0x80
 8003f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f68:	4813      	ldr	r0, [pc, #76]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f6a:	f003 f9e7 	bl	800733c <HAL_TIM_Base_Init>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003f74:	f7ff fcc4 	bl	8003900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f7e:	f107 0308 	add.w	r3, r7, #8
 8003f82:	4619      	mov	r1, r3
 8003f84:	480c      	ldr	r0, [pc, #48]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003f86:	f003 ff0d 	bl	8007da4 <HAL_TIM_ConfigClockSource>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003f90:	f7ff fcb6 	bl	8003900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f94:	2300      	movs	r3, #0
 8003f96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f9c:	463b      	mov	r3, r7
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	4805      	ldr	r0, [pc, #20]	; (8003fb8 <MX_TIM3_Init+0x94>)
 8003fa2:	f004 faaf 	bl	8008504 <HAL_TIMEx_MasterConfigSynchronization>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003fac:	f7ff fca8 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003fb0:	bf00      	nop
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	200009c4 	.word	0x200009c4
 8003fbc:	40000400 	.word	0x40000400

08003fc0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fc6:	f107 0308 	add.w	r3, r7, #8
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	605a      	str	r2, [r3, #4]
 8003fd0:	609a      	str	r2, [r3, #8]
 8003fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003fd4:	463b      	mov	r3, r7
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
 8003fda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003fdc:	4b1d      	ldr	r3, [pc, #116]	; (8004054 <MX_TIM5_Init+0x94>)
 8003fde:	4a1e      	ldr	r2, [pc, #120]	; (8004058 <MX_TIM5_Init+0x98>)
 8003fe0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8400-1;
 8003fe2:	4b1c      	ldr	r3, [pc, #112]	; (8004054 <MX_TIM5_Init+0x94>)
 8003fe4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8003fe8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <MX_TIM5_Init+0x94>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003ff0:	4b18      	ldr	r3, [pc, #96]	; (8004054 <MX_TIM5_Init+0x94>)
 8003ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ff8:	4b16      	ldr	r3, [pc, #88]	; (8004054 <MX_TIM5_Init+0x94>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <MX_TIM5_Init+0x94>)
 8004000:	2200      	movs	r2, #0
 8004002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004004:	4813      	ldr	r0, [pc, #76]	; (8004054 <MX_TIM5_Init+0x94>)
 8004006:	f003 f999 	bl	800733c <HAL_TIM_Base_Init>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004010:	f7ff fc76 	bl	8003900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004018:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800401a:	f107 0308 	add.w	r3, r7, #8
 800401e:	4619      	mov	r1, r3
 8004020:	480c      	ldr	r0, [pc, #48]	; (8004054 <MX_TIM5_Init+0x94>)
 8004022:	f003 febf 	bl	8007da4 <HAL_TIM_ConfigClockSource>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800402c:	f7ff fc68 	bl	8003900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004030:	2300      	movs	r3, #0
 8004032:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004034:	2300      	movs	r3, #0
 8004036:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004038:	463b      	mov	r3, r7
 800403a:	4619      	mov	r1, r3
 800403c:	4805      	ldr	r0, [pc, #20]	; (8004054 <MX_TIM5_Init+0x94>)
 800403e:	f004 fa61 	bl	8008504 <HAL_TIMEx_MasterConfigSynchronization>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004048:	f7ff fc5a 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800404c:	bf00      	nop
 800404e:	3718      	adds	r7, #24
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	2000097c 	.word	0x2000097c
 8004058:	40000c00 	.word	0x40000c00

0800405c <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	; 0x28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004064:	f107 0314 	add.w	r3, r7, #20
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	60da      	str	r2, [r3, #12]
 8004072:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a21      	ldr	r2, [pc, #132]	; (8004100 <HAL_TIM_IC_MspInit+0xa4>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d13c      	bne.n	80040f8 <HAL_TIM_IC_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800407e:	2300      	movs	r3, #0
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	4b20      	ldr	r3, [pc, #128]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 8004084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004086:	4a1f      	ldr	r2, [pc, #124]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	6453      	str	r3, [r2, #68]	; 0x44
 800408e:	4b1d      	ldr	r3, [pc, #116]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 8004090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	613b      	str	r3, [r7, #16]
 8004098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409a:	2300      	movs	r3, #0
 800409c:	60fb      	str	r3, [r7, #12]
 800409e:	4b19      	ldr	r3, [pc, #100]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a2:	4a18      	ldr	r2, [pc, #96]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	6313      	str	r3, [r2, #48]	; 0x30
 80040aa:	4b16      	ldr	r3, [pc, #88]	; (8004104 <HAL_TIM_IC_MspInit+0xa8>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80040b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040bc:	2302      	movs	r3, #2
 80040be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040c4:	2300      	movs	r3, #0
 80040c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80040c8:	2301      	movs	r3, #1
 80040ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	4619      	mov	r1, r3
 80040d2:	480d      	ldr	r0, [pc, #52]	; (8004108 <HAL_TIM_IC_MspInit+0xac>)
 80040d4:	f000 fefc 	bl	8004ed0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 80040d8:	2200      	movs	r2, #0
 80040da:	2101      	movs	r1, #1
 80040dc:	2019      	movs	r0, #25
 80040de:	f000 fabe 	bl	800465e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80040e2:	2019      	movs	r0, #25
 80040e4:	f000 fad7 	bl	8004696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80040e8:	2200      	movs	r2, #0
 80040ea:	2101      	movs	r1, #1
 80040ec:	201b      	movs	r0, #27
 80040ee:	f000 fab6 	bl	800465e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80040f2:	201b      	movs	r0, #27
 80040f4:	f000 facf 	bl	8004696 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80040f8:	bf00      	nop
 80040fa:	3728      	adds	r7, #40	; 0x28
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	40010000 	.word	0x40010000
 8004104:	40023800 	.word	0x40023800
 8004108:	40020000 	.word	0x40020000

0800410c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800411c:	d116      	bne.n	800414c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
 8004122:	4b20      	ldr	r3, [pc, #128]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	4a1f      	ldr	r2, [pc, #124]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004128:	f043 0301 	orr.w	r3, r3, #1
 800412c:	6413      	str	r3, [r2, #64]	; 0x40
 800412e:	4b1d      	ldr	r3, [pc, #116]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800413a:	2200      	movs	r2, #0
 800413c:	2103      	movs	r1, #3
 800413e:	201c      	movs	r0, #28
 8004140:	f000 fa8d 	bl	800465e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004144:	201c      	movs	r0, #28
 8004146:	f000 faa6 	bl	8004696 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800414a:	e026      	b.n	800419a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a15      	ldr	r2, [pc, #84]	; (80041a8 <HAL_TIM_Base_MspInit+0x9c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004156:	2300      	movs	r3, #0
 8004158:	613b      	str	r3, [r7, #16]
 800415a:	4b12      	ldr	r3, [pc, #72]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 800415c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415e:	4a11      	ldr	r2, [pc, #68]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004160:	f043 0302 	orr.w	r3, r3, #2
 8004164:	6413      	str	r3, [r2, #64]	; 0x40
 8004166:	4b0f      	ldr	r3, [pc, #60]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	613b      	str	r3, [r7, #16]
 8004170:	693b      	ldr	r3, [r7, #16]
}
 8004172:	e012      	b.n	800419a <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM5)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a0c      	ldr	r2, [pc, #48]	; (80041ac <HAL_TIM_Base_MspInit+0xa0>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d10d      	bne.n	800419a <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	4a07      	ldr	r2, [pc, #28]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004188:	f043 0308 	orr.w	r3, r3, #8
 800418c:	6413      	str	r3, [r2, #64]	; 0x40
 800418e:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <HAL_TIM_Base_MspInit+0x98>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
}
 800419a:	bf00      	nop
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	40023800 	.word	0x40023800
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40000c00 	.word	0x40000c00

080041b0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041b4:	4b17      	ldr	r3, [pc, #92]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041b6:	4a18      	ldr	r2, [pc, #96]	; (8004218 <MX_USART1_UART_Init+0x68>)
 80041b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80041ba:	4b16      	ldr	r3, [pc, #88]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80041c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041c2:	4b14      	ldr	r3, [pc, #80]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80041c8:	4b12      	ldr	r3, [pc, #72]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80041ce:	4b11      	ldr	r3, [pc, #68]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041d4:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041d6:	220c      	movs	r2, #12
 80041d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041da:	4b0e      	ldr	r3, [pc, #56]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041dc:	2200      	movs	r2, #0
 80041de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041e0:	4b0c      	ldr	r3, [pc, #48]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041e6:	480b      	ldr	r0, [pc, #44]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041e8:	f004 fa1c 	bl	8008624 <HAL_UART_Init>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80041f2:	f7ff fb85 	bl	8003900 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);  // 
 80041f6:	4b07      	ldr	r3, [pc, #28]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68da      	ldr	r2, [r3, #12]
 80041fc:	4b05      	ldr	r3, [pc, #20]	; (8004214 <MX_USART1_UART_Init+0x64>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0210 	orr.w	r2, r2, #16
 8004204:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&huart1, (uint8_t*) receive_buff, 32); //DMA1recvive_buff8
 8004206:	2220      	movs	r2, #32
 8004208:	4904      	ldr	r1, [pc, #16]	; (800421c <MX_USART1_UART_Init+0x6c>)
 800420a:	4802      	ldr	r0, [pc, #8]	; (8004214 <MX_USART1_UART_Init+0x64>)
 800420c:	f004 fa57 	bl	80086be <HAL_UART_Receive_DMA>
  /* USER CODE END USART1_Init 2 */

}
 8004210:	bf00      	nop
 8004212:	bd80      	pop	{r7, pc}
 8004214:	20000afc 	.word	0x20000afc
 8004218:	40011000 	.word	0x40011000
 800421c:	20000724 	.word	0x20000724

08004220 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b08a      	sub	sp, #40	; 0x28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004228:	f107 0314 	add.w	r3, r7, #20
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	605a      	str	r2, [r3, #4]
 8004232:	609a      	str	r2, [r3, #8]
 8004234:	60da      	str	r2, [r3, #12]
 8004236:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a35      	ldr	r2, [pc, #212]	; (8004314 <HAL_UART_MspInit+0xf4>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d164      	bne.n	800430c <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	613b      	str	r3, [r7, #16]
 8004246:	4b34      	ldr	r3, [pc, #208]	; (8004318 <HAL_UART_MspInit+0xf8>)
 8004248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800424a:	4a33      	ldr	r2, [pc, #204]	; (8004318 <HAL_UART_MspInit+0xf8>)
 800424c:	f043 0310 	orr.w	r3, r3, #16
 8004250:	6453      	str	r3, [r2, #68]	; 0x44
 8004252:	4b31      	ldr	r3, [pc, #196]	; (8004318 <HAL_UART_MspInit+0xf8>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004256:	f003 0310 	and.w	r3, r3, #16
 800425a:	613b      	str	r3, [r7, #16]
 800425c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800425e:	2300      	movs	r3, #0
 8004260:	60fb      	str	r3, [r7, #12]
 8004262:	4b2d      	ldr	r3, [pc, #180]	; (8004318 <HAL_UART_MspInit+0xf8>)
 8004264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004266:	4a2c      	ldr	r2, [pc, #176]	; (8004318 <HAL_UART_MspInit+0xf8>)
 8004268:	f043 0301 	orr.w	r3, r3, #1
 800426c:	6313      	str	r3, [r2, #48]	; 0x30
 800426e:	4b2a      	ldr	r3, [pc, #168]	; (8004318 <HAL_UART_MspInit+0xf8>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	60fb      	str	r3, [r7, #12]
 8004278:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800427a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800427e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004280:	2302      	movs	r3, #2
 8004282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004284:	2300      	movs	r3, #0
 8004286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004288:	2303      	movs	r3, #3
 800428a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800428c:	2307      	movs	r3, #7
 800428e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004290:	f107 0314 	add.w	r3, r7, #20
 8004294:	4619      	mov	r1, r3
 8004296:	4821      	ldr	r0, [pc, #132]	; (800431c <HAL_UART_MspInit+0xfc>)
 8004298:	f000 fe1a 	bl	8004ed0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800429c:	4b20      	ldr	r3, [pc, #128]	; (8004320 <HAL_UART_MspInit+0x100>)
 800429e:	4a21      	ldr	r2, [pc, #132]	; (8004324 <HAL_UART_MspInit+0x104>)
 80042a0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80042a2:	4b1f      	ldr	r3, [pc, #124]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80042a8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042aa:	4b1d      	ldr	r3, [pc, #116]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042b0:	4b1b      	ldr	r3, [pc, #108]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80042b6:	4b1a      	ldr	r3, [pc, #104]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042be:	4b18      	ldr	r3, [pc, #96]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042c4:	4b16      	ldr	r3, [pc, #88]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80042ca:	4b15      	ldr	r3, [pc, #84]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042d0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80042d2:	4b13      	ldr	r3, [pc, #76]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80042d8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042da:	4b11      	ldr	r3, [pc, #68]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042dc:	2200      	movs	r2, #0
 80042de:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80042e0:	480f      	ldr	r0, [pc, #60]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042e2:	f000 f9f3 	bl	80046cc <HAL_DMA_Init>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80042ec:	f7ff fb08 	bl	8003900 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a0b      	ldr	r2, [pc, #44]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042f4:	639a      	str	r2, [r3, #56]	; 0x38
 80042f6:	4a0a      	ldr	r2, [pc, #40]	; (8004320 <HAL_UART_MspInit+0x100>)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042fc:	2200      	movs	r2, #0
 80042fe:	2100      	movs	r1, #0
 8004300:	2025      	movs	r0, #37	; 0x25
 8004302:	f000 f9ac 	bl	800465e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004306:	2025      	movs	r0, #37	; 0x25
 8004308:	f000 f9c5 	bl	8004696 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800430c:	bf00      	nop
 800430e:	3728      	adds	r7, #40	; 0x28
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40011000 	.word	0x40011000
 8004318:	40023800 	.word	0x40023800
 800431c:	40020000 	.word	0x40020000
 8004320:	20000a9c 	.word	0x20000a9c
 8004324:	40026440 	.word	0x40026440

08004328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004360 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800432c:	480d      	ldr	r0, [pc, #52]	; (8004364 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800432e:	490e      	ldr	r1, [pc, #56]	; (8004368 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004330:	4a0e      	ldr	r2, [pc, #56]	; (800436c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004334:	e002      	b.n	800433c <LoopCopyDataInit>

08004336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800433a:	3304      	adds	r3, #4

0800433c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800433c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800433e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004340:	d3f9      	bcc.n	8004336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004342:	4a0b      	ldr	r2, [pc, #44]	; (8004370 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004344:	4c0b      	ldr	r4, [pc, #44]	; (8004374 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004348:	e001      	b.n	800434e <LoopFillZerobss>

0800434a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800434a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800434c:	3204      	adds	r2, #4

0800434e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800434e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004350:	d3fb      	bcc.n	800434a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004352:	f7ff fd31 	bl	8003db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004356:	f005 f855 	bl	8009404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800435a:	f7ff fa49 	bl	80037f0 <main>
  bx  lr    
 800435e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004360:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004368:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800436c:	0800e4a8 	.word	0x0800e4a8
  ldr r2, =_sbss
 8004370:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8004374:	20000b54 	.word	0x20000b54

08004378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004378:	e7fe      	b.n	8004378 <ADC_IRQHandler>
	...

0800437c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004380:	4b0e      	ldr	r3, [pc, #56]	; (80043bc <HAL_Init+0x40>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a0d      	ldr	r2, [pc, #52]	; (80043bc <HAL_Init+0x40>)
 8004386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800438a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800438c:	4b0b      	ldr	r3, [pc, #44]	; (80043bc <HAL_Init+0x40>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a0a      	ldr	r2, [pc, #40]	; (80043bc <HAL_Init+0x40>)
 8004392:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004396:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004398:	4b08      	ldr	r3, [pc, #32]	; (80043bc <HAL_Init+0x40>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a07      	ldr	r2, [pc, #28]	; (80043bc <HAL_Init+0x40>)
 800439e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043a4:	2003      	movs	r0, #3
 80043a6:	f000 f94f 	bl	8004648 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043aa:	2000      	movs	r0, #0
 80043ac:	f000 f808 	bl	80043c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043b0:	f7ff fb4a 	bl	8003a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40023c00 	.word	0x40023c00

080043c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043c8:	4b12      	ldr	r3, [pc, #72]	; (8004414 <HAL_InitTick+0x54>)
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	4b12      	ldr	r3, [pc, #72]	; (8004418 <HAL_InitTick+0x58>)
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	4619      	mov	r1, r3
 80043d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80043da:	fbb2 f3f3 	udiv	r3, r2, r3
 80043de:	4618      	mov	r0, r3
 80043e0:	f000 f967 	bl	80046b2 <HAL_SYSTICK_Config>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e00e      	b.n	800440c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b0f      	cmp	r3, #15
 80043f2:	d80a      	bhi.n	800440a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043f4:	2200      	movs	r2, #0
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	f04f 30ff 	mov.w	r0, #4294967295
 80043fc:	f000 f92f 	bl	800465e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004400:	4a06      	ldr	r2, [pc, #24]	; (800441c <HAL_InitTick+0x5c>)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	e000      	b.n	800440c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
}
 800440c:	4618      	mov	r0, r3
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	2000000c 	.word	0x2000000c
 8004418:	20000014 	.word	0x20000014
 800441c:	20000010 	.word	0x20000010

08004420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004424:	4b06      	ldr	r3, [pc, #24]	; (8004440 <HAL_IncTick+0x20>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	461a      	mov	r2, r3
 800442a:	4b06      	ldr	r3, [pc, #24]	; (8004444 <HAL_IncTick+0x24>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4413      	add	r3, r2
 8004430:	4a04      	ldr	r2, [pc, #16]	; (8004444 <HAL_IncTick+0x24>)
 8004432:	6013      	str	r3, [r2, #0]
}
 8004434:	bf00      	nop
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000014 	.word	0x20000014
 8004444:	20000b40 	.word	0x20000b40

08004448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  return uwTick;
 800444c:	4b03      	ldr	r3, [pc, #12]	; (800445c <HAL_GetTick+0x14>)
 800444e:	681b      	ldr	r3, [r3, #0]
}
 8004450:	4618      	mov	r0, r3
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	20000b40 	.word	0x20000b40

08004460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004468:	f7ff ffee 	bl	8004448 <HAL_GetTick>
 800446c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004478:	d005      	beq.n	8004486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800447a:	4b0a      	ldr	r3, [pc, #40]	; (80044a4 <HAL_Delay+0x44>)
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	461a      	mov	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4413      	add	r3, r2
 8004484:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004486:	bf00      	nop
 8004488:	f7ff ffde 	bl	8004448 <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	429a      	cmp	r2, r3
 8004496:	d8f7      	bhi.n	8004488 <HAL_Delay+0x28>
  {
  }
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	20000014 	.word	0x20000014

080044a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f003 0307 	and.w	r3, r3, #7
 80044b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044b8:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <__NVIC_SetPriorityGrouping+0x44>)
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044be:	68ba      	ldr	r2, [r7, #8]
 80044c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044c4:	4013      	ands	r3, r2
 80044c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044da:	4a04      	ldr	r2, [pc, #16]	; (80044ec <__NVIC_SetPriorityGrouping+0x44>)
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	60d3      	str	r3, [r2, #12]
}
 80044e0:	bf00      	nop
 80044e2:	3714      	adds	r7, #20
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	e000ed00 	.word	0xe000ed00

080044f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044f0:	b480      	push	{r7}
 80044f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044f4:	4b04      	ldr	r3, [pc, #16]	; (8004508 <__NVIC_GetPriorityGrouping+0x18>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	0a1b      	lsrs	r3, r3, #8
 80044fa:	f003 0307 	and.w	r3, r3, #7
}
 80044fe:	4618      	mov	r0, r3
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	4603      	mov	r3, r0
 8004514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451a:	2b00      	cmp	r3, #0
 800451c:	db0b      	blt.n	8004536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800451e:	79fb      	ldrb	r3, [r7, #7]
 8004520:	f003 021f 	and.w	r2, r3, #31
 8004524:	4907      	ldr	r1, [pc, #28]	; (8004544 <__NVIC_EnableIRQ+0x38>)
 8004526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	2001      	movs	r0, #1
 800452e:	fa00 f202 	lsl.w	r2, r0, r2
 8004532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	e000e100 	.word	0xe000e100

08004548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	4603      	mov	r3, r0
 8004550:	6039      	str	r1, [r7, #0]
 8004552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004558:	2b00      	cmp	r3, #0
 800455a:	db0a      	blt.n	8004572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	b2da      	uxtb	r2, r3
 8004560:	490c      	ldr	r1, [pc, #48]	; (8004594 <__NVIC_SetPriority+0x4c>)
 8004562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004566:	0112      	lsls	r2, r2, #4
 8004568:	b2d2      	uxtb	r2, r2
 800456a:	440b      	add	r3, r1
 800456c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004570:	e00a      	b.n	8004588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	b2da      	uxtb	r2, r3
 8004576:	4908      	ldr	r1, [pc, #32]	; (8004598 <__NVIC_SetPriority+0x50>)
 8004578:	79fb      	ldrb	r3, [r7, #7]
 800457a:	f003 030f 	and.w	r3, r3, #15
 800457e:	3b04      	subs	r3, #4
 8004580:	0112      	lsls	r2, r2, #4
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	440b      	add	r3, r1
 8004586:	761a      	strb	r2, [r3, #24]
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	e000e100 	.word	0xe000e100
 8004598:	e000ed00 	.word	0xe000ed00

0800459c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800459c:	b480      	push	{r7}
 800459e:	b089      	sub	sp, #36	; 0x24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f1c3 0307 	rsb	r3, r3, #7
 80045b6:	2b04      	cmp	r3, #4
 80045b8:	bf28      	it	cs
 80045ba:	2304      	movcs	r3, #4
 80045bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	3304      	adds	r3, #4
 80045c2:	2b06      	cmp	r3, #6
 80045c4:	d902      	bls.n	80045cc <NVIC_EncodePriority+0x30>
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	3b03      	subs	r3, #3
 80045ca:	e000      	b.n	80045ce <NVIC_EncodePriority+0x32>
 80045cc:	2300      	movs	r3, #0
 80045ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d0:	f04f 32ff 	mov.w	r2, #4294967295
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	43da      	mvns	r2, r3
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	401a      	ands	r2, r3
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045e4:	f04f 31ff 	mov.w	r1, #4294967295
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	fa01 f303 	lsl.w	r3, r1, r3
 80045ee:	43d9      	mvns	r1, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045f4:	4313      	orrs	r3, r2
         );
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3724      	adds	r7, #36	; 0x24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
	...

08004604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3b01      	subs	r3, #1
 8004610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004614:	d301      	bcc.n	800461a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004616:	2301      	movs	r3, #1
 8004618:	e00f      	b.n	800463a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <SysTick_Config+0x40>)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3b01      	subs	r3, #1
 8004620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004622:	210f      	movs	r1, #15
 8004624:	f04f 30ff 	mov.w	r0, #4294967295
 8004628:	f7ff ff8e 	bl	8004548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800462c:	4b05      	ldr	r3, [pc, #20]	; (8004644 <SysTick_Config+0x40>)
 800462e:	2200      	movs	r2, #0
 8004630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004632:	4b04      	ldr	r3, [pc, #16]	; (8004644 <SysTick_Config+0x40>)
 8004634:	2207      	movs	r2, #7
 8004636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	e000e010 	.word	0xe000e010

08004648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff ff29 	bl	80044a8 <__NVIC_SetPriorityGrouping>
}
 8004656:	bf00      	nop
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800465e:	b580      	push	{r7, lr}
 8004660:	b086      	sub	sp, #24
 8004662:	af00      	add	r7, sp, #0
 8004664:	4603      	mov	r3, r0
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800466c:	2300      	movs	r3, #0
 800466e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004670:	f7ff ff3e 	bl	80044f0 <__NVIC_GetPriorityGrouping>
 8004674:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	6978      	ldr	r0, [r7, #20]
 800467c:	f7ff ff8e 	bl	800459c <NVIC_EncodePriority>
 8004680:	4602      	mov	r2, r0
 8004682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004686:	4611      	mov	r1, r2
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff ff5d 	bl	8004548 <__NVIC_SetPriority>
}
 800468e:	bf00      	nop
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b082      	sub	sp, #8
 800469a:	af00      	add	r7, sp, #0
 800469c:	4603      	mov	r3, r0
 800469e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f7ff ff31 	bl	800450c <__NVIC_EnableIRQ>
}
 80046aa:	bf00      	nop
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff ffa2 	bl	8004604 <SysTick_Config>
 80046c0:	4603      	mov	r3, r0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80046d8:	f7ff feb6 	bl	8004448 <HAL_GetTick>
 80046dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e099      	b.n	800481c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004708:	e00f      	b.n	800472a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800470a:	f7ff fe9d 	bl	8004448 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b05      	cmp	r3, #5
 8004716:	d908      	bls.n	800472a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2220      	movs	r2, #32
 800471c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2203      	movs	r2, #3
 8004722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e078      	b.n	800481c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1e8      	bne.n	800470a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	4b38      	ldr	r3, [pc, #224]	; (8004824 <HAL_DMA_Init+0x158>)
 8004744:	4013      	ands	r3, r2
 8004746:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004756:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800476e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	2b04      	cmp	r3, #4
 8004782:	d107      	bne.n	8004794 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	4313      	orrs	r3, r2
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4313      	orrs	r3, r2
 8004792:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	697a      	ldr	r2, [r7, #20]
 800479a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f023 0307 	bic.w	r3, r3, #7
 80047aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d117      	bne.n	80047ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c2:	697a      	ldr	r2, [r7, #20]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00e      	beq.n	80047ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fb01 	bl	8004dd8 <DMA_CheckFifoParam>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2240      	movs	r2, #64	; 0x40
 80047e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80047ea:	2301      	movs	r3, #1
 80047ec:	e016      	b.n	800481c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fab8 	bl	8004d6c <DMA_CalcBaseAndBitshift>
 80047fc:	4603      	mov	r3, r0
 80047fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004804:	223f      	movs	r2, #63	; 0x3f
 8004806:	409a      	lsls	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	f010803f 	.word	0xf010803f

08004828 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_DMA_Start_IT+0x26>
 800484a:	2302      	movs	r3, #2
 800484c:	e040      	b.n	80048d0 <HAL_DMA_Start_IT+0xa8>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d12f      	bne.n	80048c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2202      	movs	r2, #2
 8004866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	68b9      	ldr	r1, [r7, #8]
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fa4a 	bl	8004d10 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004880:	223f      	movs	r2, #63	; 0x3f
 8004882:	409a      	lsls	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0216 	orr.w	r2, r2, #22
 8004896:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	2b00      	cmp	r3, #0
 800489e:	d007      	beq.n	80048b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0208 	orr.w	r2, r2, #8
 80048ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e005      	b.n	80048ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048ca:	2302      	movs	r3, #2
 80048cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048e6:	f7ff fdaf 	bl	8004448 <HAL_GetTick>
 80048ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d008      	beq.n	800490a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2280      	movs	r2, #128	; 0x80
 80048fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e052      	b.n	80049b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0216 	bic.w	r2, r2, #22
 8004918:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695a      	ldr	r2, [r3, #20]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004928:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d103      	bne.n	800493a <HAL_DMA_Abort+0x62>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0208 	bic.w	r2, r2, #8
 8004948:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0201 	bic.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800495a:	e013      	b.n	8004984 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800495c:	f7ff fd74 	bl	8004448 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b05      	cmp	r3, #5
 8004968:	d90c      	bls.n	8004984 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2203      	movs	r2, #3
 800497c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e015      	b.n	80049b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e4      	bne.n	800495c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004996:	223f      	movs	r2, #63	; 0x3f
 8004998:	409a      	lsls	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d004      	beq.n	80049d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2280      	movs	r2, #128	; 0x80
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00c      	b.n	80049f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2205      	movs	r2, #5
 80049da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0201 	bic.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a08:	4b92      	ldr	r3, [pc, #584]	; (8004c54 <HAL_DMA_IRQHandler+0x258>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a92      	ldr	r2, [pc, #584]	; (8004c58 <HAL_DMA_IRQHandler+0x25c>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	0a9b      	lsrs	r3, r3, #10
 8004a14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a26:	2208      	movs	r2, #8
 8004a28:	409a      	lsls	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d01a      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d013      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0204 	bic.w	r2, r2, #4
 8004a4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a54:	2208      	movs	r2, #8
 8004a56:	409a      	lsls	r2, r3
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a60:	f043 0201 	orr.w	r2, r3, #1
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d012      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a96:	f043 0202 	orr.w	r2, r3, #2
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aa2:	2204      	movs	r2, #4
 8004aa4:	409a      	lsls	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00b      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac0:	2204      	movs	r2, #4
 8004ac2:	409a      	lsls	r2, r3
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004acc:	f043 0204 	orr.w	r2, r3, #4
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad8:	2210      	movs	r2, #16
 8004ada:	409a      	lsls	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d043      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d03c      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af6:	2210      	movs	r2, #16
 8004af8:	409a      	lsls	r2, r3
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d018      	beq.n	8004b3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d024      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
 8004b2a:	e01f      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01b      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	4798      	blx	r3
 8004b3c:	e016      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d107      	bne.n	8004b5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0208 	bic.w	r2, r2, #8
 8004b5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	2220      	movs	r2, #32
 8004b72:	409a      	lsls	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4013      	ands	r3, r2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 808e 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 8086 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2220      	movs	r2, #32
 8004b94:	409a      	lsls	r2, r3
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b05      	cmp	r3, #5
 8004ba4:	d136      	bne.n	8004c14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0216 	bic.w	r2, r2, #22
 8004bb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d103      	bne.n	8004bd6 <HAL_DMA_IRQHandler+0x1da>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0208 	bic.w	r2, r2, #8
 8004be4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bea:	223f      	movs	r2, #63	; 0x3f
 8004bec:	409a      	lsls	r2, r3
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d07d      	beq.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	4798      	blx	r3
        }
        return;
 8004c12:	e078      	b.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d01c      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d108      	bne.n	8004c42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d030      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	4798      	blx	r3
 8004c40:	e02b      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
 8004c52:	e022      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
 8004c54:	2000000c 	.word	0x2000000c
 8004c58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0210 	bic.w	r2, r2, #16
 8004c78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d032      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d022      	beq.n	8004cf4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2205      	movs	r2, #5
 8004cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0201 	bic.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	60bb      	str	r3, [r7, #8]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d307      	bcc.n	8004ce2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f2      	bne.n	8004cc6 <HAL_DMA_IRQHandler+0x2ca>
 8004ce0:	e000      	b.n	8004ce4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004ce2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
 8004d04:	e000      	b.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004d06:	bf00      	nop
    }
  }
}
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop

08004d10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	2b40      	cmp	r3, #64	; 0x40
 8004d3c:	d108      	bne.n	8004d50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d4e:	e007      	b.n	8004d60 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	60da      	str	r2, [r3, #12]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	3b10      	subs	r3, #16
 8004d7c:	4a14      	ldr	r2, [pc, #80]	; (8004dd0 <DMA_CalcBaseAndBitshift+0x64>)
 8004d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d82:	091b      	lsrs	r3, r3, #4
 8004d84:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d86:	4a13      	ldr	r2, [pc, #76]	; (8004dd4 <DMA_CalcBaseAndBitshift+0x68>)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2b03      	cmp	r3, #3
 8004d98:	d909      	bls.n	8004dae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004da2:	f023 0303 	bic.w	r3, r3, #3
 8004da6:	1d1a      	adds	r2, r3, #4
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	659a      	str	r2, [r3, #88]	; 0x58
 8004dac:	e007      	b.n	8004dbe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004db6:	f023 0303 	bic.w	r3, r3, #3
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	aaaaaaab 	.word	0xaaaaaaab
 8004dd4:	0800ded0 	.word	0x0800ded0

08004dd8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004de0:	2300      	movs	r3, #0
 8004de2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d11f      	bne.n	8004e32 <DMA_CheckFifoParam+0x5a>
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d856      	bhi.n	8004ea6 <DMA_CheckFifoParam+0xce>
 8004df8:	a201      	add	r2, pc, #4	; (adr r2, 8004e00 <DMA_CheckFifoParam+0x28>)
 8004dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfe:	bf00      	nop
 8004e00:	08004e11 	.word	0x08004e11
 8004e04:	08004e23 	.word	0x08004e23
 8004e08:	08004e11 	.word	0x08004e11
 8004e0c:	08004ea7 	.word	0x08004ea7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d046      	beq.n	8004eaa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e20:	e043      	b.n	8004eaa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e2a:	d140      	bne.n	8004eae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e30:	e03d      	b.n	8004eae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e3a:	d121      	bne.n	8004e80 <DMA_CheckFifoParam+0xa8>
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d837      	bhi.n	8004eb2 <DMA_CheckFifoParam+0xda>
 8004e42:	a201      	add	r2, pc, #4	; (adr r2, 8004e48 <DMA_CheckFifoParam+0x70>)
 8004e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e48:	08004e59 	.word	0x08004e59
 8004e4c:	08004e5f 	.word	0x08004e5f
 8004e50:	08004e59 	.word	0x08004e59
 8004e54:	08004e71 	.word	0x08004e71
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e5c:	e030      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e62:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d025      	beq.n	8004eb6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e6e:	e022      	b.n	8004eb6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e74:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e78:	d11f      	bne.n	8004eba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e7e:	e01c      	b.n	8004eba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d903      	bls.n	8004e8e <DMA_CheckFifoParam+0xb6>
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	2b03      	cmp	r3, #3
 8004e8a:	d003      	beq.n	8004e94 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e8c:	e018      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	73fb      	strb	r3, [r7, #15]
      break;
 8004e92:	e015      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00e      	beq.n	8004ebe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea4:	e00b      	b.n	8004ebe <DMA_CheckFifoParam+0xe6>
      break;
 8004ea6:	bf00      	nop
 8004ea8:	e00a      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eaa:	bf00      	nop
 8004eac:	e008      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eae:	bf00      	nop
 8004eb0:	e006      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb2:	bf00      	nop
 8004eb4:	e004      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb6:	bf00      	nop
 8004eb8:	e002      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004eba:	bf00      	nop
 8004ebc:	e000      	b.n	8004ec0 <DMA_CheckFifoParam+0xe8>
      break;
 8004ebe:	bf00      	nop
    }
  } 
  
  return status; 
 8004ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop

08004ed0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b089      	sub	sp, #36	; 0x24
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
 8004eea:	e16b      	b.n	80051c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004eec:	2201      	movs	r2, #1
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	f040 815a 	bne.w	80051be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d005      	beq.n	8004f22 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d130      	bne.n	8004f84 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	2203      	movs	r2, #3
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f32:	43db      	mvns	r3, r3
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4013      	ands	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	005b      	lsls	r3, r3, #1
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	69ba      	ldr	r2, [r7, #24]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69ba      	ldr	r2, [r7, #24]
 8004f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f58:	2201      	movs	r2, #1
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f60:	43db      	mvns	r3, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4013      	ands	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	091b      	lsrs	r3, r3, #4
 8004f6e:	f003 0201 	and.w	r2, r3, #1
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	fa02 f303 	lsl.w	r3, r2, r3
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f003 0303 	and.w	r3, r3, #3
 8004f8c:	2b03      	cmp	r3, #3
 8004f8e:	d017      	beq.n	8004fc0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	2203      	movs	r2, #3
 8004f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa0:	43db      	mvns	r3, r3
 8004fa2:	69ba      	ldr	r2, [r7, #24]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f003 0303 	and.w	r3, r3, #3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d123      	bne.n	8005014 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	08da      	lsrs	r2, r3, #3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	3208      	adds	r2, #8
 8004fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	f003 0307 	and.w	r3, r3, #7
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	220f      	movs	r2, #15
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4013      	ands	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	4313      	orrs	r3, r2
 8005004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	08da      	lsrs	r2, r3, #3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3208      	adds	r2, #8
 800500e:	69b9      	ldr	r1, [r7, #24]
 8005010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	2203      	movs	r2, #3
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	43db      	mvns	r3, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4013      	ands	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f003 0203 	and.w	r2, r3, #3
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	fa02 f303 	lsl.w	r3, r2, r3
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	4313      	orrs	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 80b4 	beq.w	80051be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	4b60      	ldr	r3, [pc, #384]	; (80051dc <HAL_GPIO_Init+0x30c>)
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	4a5f      	ldr	r2, [pc, #380]	; (80051dc <HAL_GPIO_Init+0x30c>)
 8005060:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005064:	6453      	str	r3, [r2, #68]	; 0x44
 8005066:	4b5d      	ldr	r3, [pc, #372]	; (80051dc <HAL_GPIO_Init+0x30c>)
 8005068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800506e:	60fb      	str	r3, [r7, #12]
 8005070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005072:	4a5b      	ldr	r2, [pc, #364]	; (80051e0 <HAL_GPIO_Init+0x310>)
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	089b      	lsrs	r3, r3, #2
 8005078:	3302      	adds	r3, #2
 800507a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800507e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	f003 0303 	and.w	r3, r3, #3
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	220f      	movs	r2, #15
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	43db      	mvns	r3, r3
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	4013      	ands	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a52      	ldr	r2, [pc, #328]	; (80051e4 <HAL_GPIO_Init+0x314>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d02b      	beq.n	80050f6 <HAL_GPIO_Init+0x226>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a51      	ldr	r2, [pc, #324]	; (80051e8 <HAL_GPIO_Init+0x318>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d025      	beq.n	80050f2 <HAL_GPIO_Init+0x222>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a50      	ldr	r2, [pc, #320]	; (80051ec <HAL_GPIO_Init+0x31c>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01f      	beq.n	80050ee <HAL_GPIO_Init+0x21e>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a4f      	ldr	r2, [pc, #316]	; (80051f0 <HAL_GPIO_Init+0x320>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d019      	beq.n	80050ea <HAL_GPIO_Init+0x21a>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a4e      	ldr	r2, [pc, #312]	; (80051f4 <HAL_GPIO_Init+0x324>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d013      	beq.n	80050e6 <HAL_GPIO_Init+0x216>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a4d      	ldr	r2, [pc, #308]	; (80051f8 <HAL_GPIO_Init+0x328>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d00d      	beq.n	80050e2 <HAL_GPIO_Init+0x212>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a4c      	ldr	r2, [pc, #304]	; (80051fc <HAL_GPIO_Init+0x32c>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d007      	beq.n	80050de <HAL_GPIO_Init+0x20e>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a4b      	ldr	r2, [pc, #300]	; (8005200 <HAL_GPIO_Init+0x330>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d101      	bne.n	80050da <HAL_GPIO_Init+0x20a>
 80050d6:	2307      	movs	r3, #7
 80050d8:	e00e      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050da:	2308      	movs	r3, #8
 80050dc:	e00c      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050de:	2306      	movs	r3, #6
 80050e0:	e00a      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050e2:	2305      	movs	r3, #5
 80050e4:	e008      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050e6:	2304      	movs	r3, #4
 80050e8:	e006      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050ea:	2303      	movs	r3, #3
 80050ec:	e004      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050ee:	2302      	movs	r3, #2
 80050f0:	e002      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050f2:	2301      	movs	r3, #1
 80050f4:	e000      	b.n	80050f8 <HAL_GPIO_Init+0x228>
 80050f6:	2300      	movs	r3, #0
 80050f8:	69fa      	ldr	r2, [r7, #28]
 80050fa:	f002 0203 	and.w	r2, r2, #3
 80050fe:	0092      	lsls	r2, r2, #2
 8005100:	4093      	lsls	r3, r2
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4313      	orrs	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005108:	4935      	ldr	r1, [pc, #212]	; (80051e0 <HAL_GPIO_Init+0x310>)
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	089b      	lsrs	r3, r3, #2
 800510e:	3302      	adds	r3, #2
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005116:	4b3b      	ldr	r3, [pc, #236]	; (8005204 <HAL_GPIO_Init+0x334>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	43db      	mvns	r3, r3
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4013      	ands	r3, r2
 8005124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005132:	69ba      	ldr	r2, [r7, #24]
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800513a:	4a32      	ldr	r2, [pc, #200]	; (8005204 <HAL_GPIO_Init+0x334>)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005140:	4b30      	ldr	r3, [pc, #192]	; (8005204 <HAL_GPIO_Init+0x334>)
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	43db      	mvns	r3, r3
 800514a:	69ba      	ldr	r2, [r7, #24]
 800514c:	4013      	ands	r3, r2
 800514e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005164:	4a27      	ldr	r2, [pc, #156]	; (8005204 <HAL_GPIO_Init+0x334>)
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800516a:	4b26      	ldr	r3, [pc, #152]	; (8005204 <HAL_GPIO_Init+0x334>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	43db      	mvns	r3, r3
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	4013      	ands	r3, r2
 8005178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d003      	beq.n	800518e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005186:	69ba      	ldr	r2, [r7, #24]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	4313      	orrs	r3, r2
 800518c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800518e:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <HAL_GPIO_Init+0x334>)
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005194:	4b1b      	ldr	r3, [pc, #108]	; (8005204 <HAL_GPIO_Init+0x334>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	43db      	mvns	r3, r3
 800519e:	69ba      	ldr	r2, [r7, #24]
 80051a0:	4013      	ands	r3, r2
 80051a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051b8:	4a12      	ldr	r2, [pc, #72]	; (8005204 <HAL_GPIO_Init+0x334>)
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	3301      	adds	r3, #1
 80051c2:	61fb      	str	r3, [r7, #28]
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	2b0f      	cmp	r3, #15
 80051c8:	f67f ae90 	bls.w	8004eec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051cc:	bf00      	nop
 80051ce:	bf00      	nop
 80051d0:	3724      	adds	r7, #36	; 0x24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	40023800 	.word	0x40023800
 80051e0:	40013800 	.word	0x40013800
 80051e4:	40020000 	.word	0x40020000
 80051e8:	40020400 	.word	0x40020400
 80051ec:	40020800 	.word	0x40020800
 80051f0:	40020c00 	.word	0x40020c00
 80051f4:	40021000 	.word	0x40021000
 80051f8:	40021400 	.word	0x40021400
 80051fc:	40021800 	.word	0x40021800
 8005200:	40021c00 	.word	0x40021c00
 8005204:	40013c00 	.word	0x40013c00

08005208 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	691a      	ldr	r2, [r3, #16]
 8005218:	887b      	ldrh	r3, [r7, #2]
 800521a:	4013      	ands	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005220:	2301      	movs	r3, #1
 8005222:	73fb      	strb	r3, [r7, #15]
 8005224:	e001      	b.n	800522a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005226:	2300      	movs	r3, #0
 8005228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800522a:	7bfb      	ldrb	r3, [r7, #15]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	807b      	strh	r3, [r7, #2]
 8005244:	4613      	mov	r3, r2
 8005246:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005248:	787b      	ldrb	r3, [r7, #1]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800524e:	887a      	ldrh	r2, [r7, #2]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005254:	e003      	b.n	800525e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005256:	887b      	ldrh	r3, [r7, #2]
 8005258:	041a      	lsls	r2, r3, #16
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	619a      	str	r2, [r3, #24]
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
	...

0800526c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	4603      	mov	r3, r0
 8005274:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005276:	4b08      	ldr	r3, [pc, #32]	; (8005298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005278:	695a      	ldr	r2, [r3, #20]
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	4013      	ands	r3, r2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d006      	beq.n	8005290 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005282:	4a05      	ldr	r2, [pc, #20]	; (8005298 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005284:	88fb      	ldrh	r3, [r7, #6]
 8005286:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	4618      	mov	r0, r3
 800528c:	f000 f806 	bl	800529c <HAL_GPIO_EXTI_Callback>
  }
}
 8005290:	bf00      	nop
 8005292:	3708      	adds	r7, #8
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40013c00 	.word	0x40013c00

0800529c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4603      	mov	r3, r0
 80052a4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e12b      	b.n	800551e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d106      	bne.n	80052e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7fe fa40 	bl	8003760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2224      	movs	r2, #36	; 0x24
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0201 	bic.w	r2, r2, #1
 80052f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005306:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005316:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005318:	f001 fd58 	bl	8006dcc <HAL_RCC_GetPCLK1Freq>
 800531c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4a81      	ldr	r2, [pc, #516]	; (8005528 <HAL_I2C_Init+0x274>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d807      	bhi.n	8005338 <HAL_I2C_Init+0x84>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4a80      	ldr	r2, [pc, #512]	; (800552c <HAL_I2C_Init+0x278>)
 800532c:	4293      	cmp	r3, r2
 800532e:	bf94      	ite	ls
 8005330:	2301      	movls	r3, #1
 8005332:	2300      	movhi	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	e006      	b.n	8005346 <HAL_I2C_Init+0x92>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4a7d      	ldr	r2, [pc, #500]	; (8005530 <HAL_I2C_Init+0x27c>)
 800533c:	4293      	cmp	r3, r2
 800533e:	bf94      	ite	ls
 8005340:	2301      	movls	r3, #1
 8005342:	2300      	movhi	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e0e7      	b.n	800551e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	4a78      	ldr	r2, [pc, #480]	; (8005534 <HAL_I2C_Init+0x280>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	0c9b      	lsrs	r3, r3, #18
 8005358:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	430a      	orrs	r2, r1
 800536c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	4a6a      	ldr	r2, [pc, #424]	; (8005528 <HAL_I2C_Init+0x274>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d802      	bhi.n	8005388 <HAL_I2C_Init+0xd4>
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	3301      	adds	r3, #1
 8005386:	e009      	b.n	800539c <HAL_I2C_Init+0xe8>
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800538e:	fb02 f303 	mul.w	r3, r2, r3
 8005392:	4a69      	ldr	r2, [pc, #420]	; (8005538 <HAL_I2C_Init+0x284>)
 8005394:	fba2 2303 	umull	r2, r3, r2, r3
 8005398:	099b      	lsrs	r3, r3, #6
 800539a:	3301      	adds	r3, #1
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6812      	ldr	r2, [r2, #0]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80053ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	495c      	ldr	r1, [pc, #368]	; (8005528 <HAL_I2C_Init+0x274>)
 80053b8:	428b      	cmp	r3, r1
 80053ba:	d819      	bhi.n	80053f0 <HAL_I2C_Init+0x13c>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	1e59      	subs	r1, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80053ca:	1c59      	adds	r1, r3, #1
 80053cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80053d0:	400b      	ands	r3, r1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00a      	beq.n	80053ec <HAL_I2C_Init+0x138>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1e59      	subs	r1, r3, #1
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80053e4:	3301      	adds	r3, #1
 80053e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ea:	e051      	b.n	8005490 <HAL_I2C_Init+0x1dc>
 80053ec:	2304      	movs	r3, #4
 80053ee:	e04f      	b.n	8005490 <HAL_I2C_Init+0x1dc>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d111      	bne.n	800541c <HAL_I2C_Init+0x168>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	1e58      	subs	r0, r3, #1
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6859      	ldr	r1, [r3, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	005b      	lsls	r3, r3, #1
 8005404:	440b      	add	r3, r1
 8005406:	fbb0 f3f3 	udiv	r3, r0, r3
 800540a:	3301      	adds	r3, #1
 800540c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005410:	2b00      	cmp	r3, #0
 8005412:	bf0c      	ite	eq
 8005414:	2301      	moveq	r3, #1
 8005416:	2300      	movne	r3, #0
 8005418:	b2db      	uxtb	r3, r3
 800541a:	e012      	b.n	8005442 <HAL_I2C_Init+0x18e>
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	1e58      	subs	r0, r3, #1
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6859      	ldr	r1, [r3, #4]
 8005424:	460b      	mov	r3, r1
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	440b      	add	r3, r1
 800542a:	0099      	lsls	r1, r3, #2
 800542c:	440b      	add	r3, r1
 800542e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005432:	3301      	adds	r3, #1
 8005434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005438:	2b00      	cmp	r3, #0
 800543a:	bf0c      	ite	eq
 800543c:	2301      	moveq	r3, #1
 800543e:	2300      	movne	r3, #0
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d001      	beq.n	800544a <HAL_I2C_Init+0x196>
 8005446:	2301      	movs	r3, #1
 8005448:	e022      	b.n	8005490 <HAL_I2C_Init+0x1dc>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10e      	bne.n	8005470 <HAL_I2C_Init+0x1bc>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	1e58      	subs	r0, r3, #1
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6859      	ldr	r1, [r3, #4]
 800545a:	460b      	mov	r3, r1
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	440b      	add	r3, r1
 8005460:	fbb0 f3f3 	udiv	r3, r0, r3
 8005464:	3301      	adds	r3, #1
 8005466:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800546a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800546e:	e00f      	b.n	8005490 <HAL_I2C_Init+0x1dc>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	1e58      	subs	r0, r3, #1
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6859      	ldr	r1, [r3, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	0099      	lsls	r1, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	fbb0 f3f3 	udiv	r3, r0, r3
 8005486:	3301      	adds	r3, #1
 8005488:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800548c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	6809      	ldr	r1, [r1, #0]
 8005494:	4313      	orrs	r3, r2
 8005496:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	69da      	ldr	r2, [r3, #28]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a1b      	ldr	r3, [r3, #32]
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	430a      	orrs	r2, r1
 80054b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80054be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	6911      	ldr	r1, [r2, #16]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	68d2      	ldr	r2, [r2, #12]
 80054ca:	4311      	orrs	r1, r2
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	6812      	ldr	r2, [r2, #0]
 80054d0:	430b      	orrs	r3, r1
 80054d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695a      	ldr	r2, [r3, #20]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2220      	movs	r2, #32
 800550a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	000186a0 	.word	0x000186a0
 800552c:	001e847f 	.word	0x001e847f
 8005530:	003d08ff 	.word	0x003d08ff
 8005534:	431bde83 	.word	0x431bde83
 8005538:	10624dd3 	.word	0x10624dd3

0800553c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b088      	sub	sp, #32
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	607a      	str	r2, [r7, #4]
 8005546:	461a      	mov	r2, r3
 8005548:	460b      	mov	r3, r1
 800554a:	817b      	strh	r3, [r7, #10]
 800554c:	4613      	mov	r3, r2
 800554e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005550:	f7fe ff7a 	bl	8004448 <HAL_GetTick>
 8005554:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b20      	cmp	r3, #32
 8005560:	f040 80e0 	bne.w	8005724 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	2319      	movs	r3, #25
 800556a:	2201      	movs	r2, #1
 800556c:	4970      	ldr	r1, [pc, #448]	; (8005730 <HAL_I2C_Master_Transmit+0x1f4>)
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f000 fe02 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800557a:	2302      	movs	r3, #2
 800557c:	e0d3      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005584:	2b01      	cmp	r3, #1
 8005586:	d101      	bne.n	800558c <HAL_I2C_Master_Transmit+0x50>
 8005588:	2302      	movs	r3, #2
 800558a:	e0cc      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d007      	beq.n	80055b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f042 0201 	orr.w	r2, r2, #1
 80055b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2221      	movs	r2, #33	; 0x21
 80055c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2210      	movs	r2, #16
 80055ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	893a      	ldrh	r2, [r7, #8]
 80055e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4a50      	ldr	r2, [pc, #320]	; (8005734 <HAL_I2C_Master_Transmit+0x1f8>)
 80055f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055f4:	8979      	ldrh	r1, [r7, #10]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	6a3a      	ldr	r2, [r7, #32]
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 fbbc 	bl	8005d78 <I2C_MasterRequestWrite>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d001      	beq.n	800560a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e08d      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800560a:	2300      	movs	r3, #0
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005620:	e066      	b.n	80056f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	6a39      	ldr	r1, [r7, #32]
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 fe7c 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00d      	beq.n	800564e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	2b04      	cmp	r3, #4
 8005638:	d107      	bne.n	800564a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005648:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e06b      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005652:	781a      	ldrb	r2, [r3, #0]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	1c5a      	adds	r2, r3, #1
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005676:	3b01      	subs	r3, #1
 8005678:	b29a      	uxth	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f003 0304 	and.w	r3, r3, #4
 8005688:	2b04      	cmp	r3, #4
 800568a:	d11b      	bne.n	80056c4 <HAL_I2C_Master_Transmit+0x188>
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005690:	2b00      	cmp	r3, #0
 8005692:	d017      	beq.n	80056c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005698:	781a      	ldrb	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056bc:	3b01      	subs	r3, #1
 80056be:	b29a      	uxth	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c4:	697a      	ldr	r2, [r7, #20]
 80056c6:	6a39      	ldr	r1, [r7, #32]
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 fe6c 	bl	80063a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00d      	beq.n	80056f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	2b04      	cmp	r3, #4
 80056da:	d107      	bne.n	80056ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e01a      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d194      	bne.n	8005622 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	e000      	b.n	8005726 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005724:	2302      	movs	r3, #2
  }
}
 8005726:	4618      	mov	r0, r3
 8005728:	3718      	adds	r7, #24
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	00100002 	.word	0x00100002
 8005734:	ffff0000 	.word	0xffff0000

08005738 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	4608      	mov	r0, r1
 8005742:	4611      	mov	r1, r2
 8005744:	461a      	mov	r2, r3
 8005746:	4603      	mov	r3, r0
 8005748:	817b      	strh	r3, [r7, #10]
 800574a:	460b      	mov	r3, r1
 800574c:	813b      	strh	r3, [r7, #8]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005752:	f7fe fe79 	bl	8004448 <HAL_GetTick>
 8005756:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b20      	cmp	r3, #32
 8005762:	f040 80d9 	bne.w	8005918 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	2319      	movs	r3, #25
 800576c:	2201      	movs	r2, #1
 800576e:	496d      	ldr	r1, [pc, #436]	; (8005924 <HAL_I2C_Mem_Write+0x1ec>)
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 fd01 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d001      	beq.n	8005780 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800577c:	2302      	movs	r3, #2
 800577e:	e0cc      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005786:	2b01      	cmp	r3, #1
 8005788:	d101      	bne.n	800578e <HAL_I2C_Mem_Write+0x56>
 800578a:	2302      	movs	r3, #2
 800578c:	e0c5      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d007      	beq.n	80057b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f042 0201 	orr.w	r2, r2, #1
 80057b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2221      	movs	r2, #33	; 0x21
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2240      	movs	r2, #64	; 0x40
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6a3a      	ldr	r2, [r7, #32]
 80057de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80057e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	4a4d      	ldr	r2, [pc, #308]	; (8005928 <HAL_I2C_Mem_Write+0x1f0>)
 80057f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057f6:	88f8      	ldrh	r0, [r7, #6]
 80057f8:	893a      	ldrh	r2, [r7, #8]
 80057fa:	8979      	ldrh	r1, [r7, #10]
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	9301      	str	r3, [sp, #4]
 8005800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005802:	9300      	str	r3, [sp, #0]
 8005804:	4603      	mov	r3, r0
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f000 fb38 	bl	8005e7c <I2C_RequestMemoryWrite>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d052      	beq.n	80058b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e081      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 fd82 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00d      	beq.n	8005842 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582a:	2b04      	cmp	r3, #4
 800582c:	d107      	bne.n	800583e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800583c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e06b      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005846:	781a      	ldrb	r2, [r3, #0]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005852:	1c5a      	adds	r2, r3, #1
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b04      	cmp	r3, #4
 800587e:	d11b      	bne.n	80058b8 <HAL_I2C_Mem_Write+0x180>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005884:	2b00      	cmp	r3, #0
 8005886:	d017      	beq.n	80058b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588c:	781a      	ldrb	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a2:	3b01      	subs	r3, #1
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1aa      	bne.n	8005816 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058c0:	697a      	ldr	r2, [r7, #20]
 80058c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 fd6e 	bl	80063a6 <I2C_WaitOnBTFFlagUntilTimeout>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d00d      	beq.n	80058ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d4:	2b04      	cmp	r3, #4
 80058d6:	d107      	bne.n	80058e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e016      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005914:	2300      	movs	r3, #0
 8005916:	e000      	b.n	800591a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005918:	2302      	movs	r3, #2
  }
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	00100002 	.word	0x00100002
 8005928:	ffff0000 	.word	0xffff0000

0800592c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08c      	sub	sp, #48	; 0x30
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	4608      	mov	r0, r1
 8005936:	4611      	mov	r1, r2
 8005938:	461a      	mov	r2, r3
 800593a:	4603      	mov	r3, r0
 800593c:	817b      	strh	r3, [r7, #10]
 800593e:	460b      	mov	r3, r1
 8005940:	813b      	strh	r3, [r7, #8]
 8005942:	4613      	mov	r3, r2
 8005944:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005946:	f7fe fd7f 	bl	8004448 <HAL_GetTick>
 800594a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b20      	cmp	r3, #32
 8005956:	f040 8208 	bne.w	8005d6a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	9300      	str	r3, [sp, #0]
 800595e:	2319      	movs	r3, #25
 8005960:	2201      	movs	r2, #1
 8005962:	497b      	ldr	r1, [pc, #492]	; (8005b50 <HAL_I2C_Mem_Read+0x224>)
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 fc07 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005970:	2302      	movs	r3, #2
 8005972:	e1fb      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <HAL_I2C_Mem_Read+0x56>
 800597e:	2302      	movs	r3, #2
 8005980:	e1f4      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b01      	cmp	r3, #1
 8005996:	d007      	beq.n	80059a8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2222      	movs	r2, #34	; 0x22
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2240      	movs	r2, #64	; 0x40
 80059c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80059d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059de:	b29a      	uxth	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4a5b      	ldr	r2, [pc, #364]	; (8005b54 <HAL_I2C_Mem_Read+0x228>)
 80059e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80059ea:	88f8      	ldrh	r0, [r7, #6]
 80059ec:	893a      	ldrh	r2, [r7, #8]
 80059ee:	8979      	ldrh	r1, [r7, #10]
 80059f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	4603      	mov	r3, r0
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 fad4 	bl	8005fa8 <I2C_RequestMemoryRead>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e1b0      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d113      	bne.n	8005a3a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a12:	2300      	movs	r3, #0
 8005a14:	623b      	str	r3, [r7, #32]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	695b      	ldr	r3, [r3, #20]
 8005a1c:	623b      	str	r3, [r7, #32]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	623b      	str	r3, [r7, #32]
 8005a26:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	e184      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d11b      	bne.n	8005a7a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a52:	2300      	movs	r3, #0
 8005a54:	61fb      	str	r3, [r7, #28]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	61fb      	str	r3, [r7, #28]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	61fb      	str	r3, [r7, #28]
 8005a66:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	e164      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d11b      	bne.n	8005aba <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a90:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005aa0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61bb      	str	r3, [r7, #24]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	61bb      	str	r3, [r7, #24]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	e144      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aba:	2300      	movs	r3, #0
 8005abc:	617b      	str	r3, [r7, #20]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	617b      	str	r3, [r7, #20]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	617b      	str	r3, [r7, #20]
 8005ace:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ad0:	e138      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	f200 80f1 	bhi.w	8005cbe <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d123      	bne.n	8005b2c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ae6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 fc9d 	bl	8006428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d001      	beq.n	8005af8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e139      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	691a      	ldr	r2, [r3, #16]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b14:	3b01      	subs	r3, #1
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	3b01      	subs	r3, #1
 8005b24:	b29a      	uxth	r2, r3
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b2a:	e10b      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d14e      	bne.n	8005bd2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	4906      	ldr	r1, [pc, #24]	; (8005b58 <HAL_I2C_Mem_Read+0x22c>)
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 fb1a 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d008      	beq.n	8005b5c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e10e      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
 8005b4e:	bf00      	nop
 8005b50:	00100002 	.word	0x00100002
 8005b54:	ffff0000 	.word	0xffff0000
 8005b58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	691a      	ldr	r2, [r3, #16]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7e:	1c5a      	adds	r2, r3, #1
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	3b01      	subs	r3, #1
 8005b98:	b29a      	uxth	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	b2d2      	uxtb	r2, r2
 8005baa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb0:	1c5a      	adds	r2, r3, #1
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005bd0:	e0b8      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd8:	2200      	movs	r2, #0
 8005bda:	4966      	ldr	r1, [pc, #408]	; (8005d74 <HAL_I2C_Mem_Read+0x448>)
 8005bdc:	68f8      	ldr	r0, [r7, #12]
 8005bde:	f000 facb 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d001      	beq.n	8005bec <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0bf      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	691a      	ldr	r2, [r3, #16]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	3b01      	subs	r3, #1
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c34:	2200      	movs	r2, #0
 8005c36:	494f      	ldr	r1, [pc, #316]	; (8005d74 <HAL_I2C_Mem_Read+0x448>)
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f000 fa9d 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d001      	beq.n	8005c48 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e091      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	691a      	ldr	r2, [r3, #16]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	b2d2      	uxtb	r2, r2
 8005c64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	b2d2      	uxtb	r2, r2
 8005c96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005cbc:	e042      	b.n	8005d44 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 fbb0 	bl	8006428 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e04c      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cdc:	b2d2      	uxtb	r2, r2
 8005cde:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	f003 0304 	and.w	r3, r3, #4
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d118      	bne.n	8005d44 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	691a      	ldr	r2, [r3, #16]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d1c:	b2d2      	uxtb	r2, r2
 8005d1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d2e:	3b01      	subs	r3, #1
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	f47f aec2 	bne.w	8005ad2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2200      	movs	r2, #0
 8005d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	e000      	b.n	8005d6c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005d6a:	2302      	movs	r3, #2
  }
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3728      	adds	r7, #40	; 0x28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	00010004 	.word	0x00010004

08005d78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b088      	sub	sp, #32
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	607a      	str	r2, [r7, #4]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	460b      	mov	r3, r1
 8005d86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d006      	beq.n	8005da2 <I2C_MasterRequestWrite+0x2a>
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d003      	beq.n	8005da2 <I2C_MasterRequestWrite+0x2a>
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005da0:	d108      	bne.n	8005db4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	e00b      	b.n	8005dcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db8:	2b12      	cmp	r3, #18
 8005dba:	d107      	bne.n	8005dcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005dca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f000 f9cd 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d00d      	beq.n	8005e00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005df2:	d103      	bne.n	8005dfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e035      	b.n	8005e6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e08:	d108      	bne.n	8005e1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e0a:	897b      	ldrh	r3, [r7, #10]
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	461a      	mov	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005e18:	611a      	str	r2, [r3, #16]
 8005e1a:	e01b      	b.n	8005e54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e1c:	897b      	ldrh	r3, [r7, #10]
 8005e1e:	11db      	asrs	r3, r3, #7
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0306 	and.w	r3, r3, #6
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	f063 030f 	orn	r3, r3, #15
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	490e      	ldr	r1, [pc, #56]	; (8005e74 <I2C_MasterRequestWrite+0xfc>)
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 f9f3 	bl	8006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d001      	beq.n	8005e4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e010      	b.n	8005e6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e4a:	897b      	ldrh	r3, [r7, #10]
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	4907      	ldr	r1, [pc, #28]	; (8005e78 <I2C_MasterRequestWrite+0x100>)
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f9e3 	bl	8006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e000      	b.n	8005e6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005e6a:	2300      	movs	r3, #0
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3718      	adds	r7, #24
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	00010008 	.word	0x00010008
 8005e78:	00010002 	.word	0x00010002

08005e7c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b088      	sub	sp, #32
 8005e80:	af02      	add	r7, sp, #8
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	4608      	mov	r0, r1
 8005e86:	4611      	mov	r1, r2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	817b      	strh	r3, [r7, #10]
 8005e8e:	460b      	mov	r3, r1
 8005e90:	813b      	strh	r3, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ea4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea8:	9300      	str	r3, [sp, #0]
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 f960 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00d      	beq.n	8005eda <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ecc:	d103      	bne.n	8005ed6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ed4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e05f      	b.n	8005f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005eda:	897b      	ldrh	r3, [r7, #10]
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ee8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eec:	6a3a      	ldr	r2, [r7, #32]
 8005eee:	492d      	ldr	r1, [pc, #180]	; (8005fa4 <I2C_RequestMemoryWrite+0x128>)
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f998 	bl	8006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e04c      	b.n	8005f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f00:	2300      	movs	r3, #0
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f18:	6a39      	ldr	r1, [r7, #32]
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f000 fa02 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00d      	beq.n	8005f42 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d107      	bne.n	8005f3e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e02b      	b.n	8005f9a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f42:	88fb      	ldrh	r3, [r7, #6]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d105      	bne.n	8005f54 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f48:	893b      	ldrh	r3, [r7, #8]
 8005f4a:	b2da      	uxtb	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	611a      	str	r2, [r3, #16]
 8005f52:	e021      	b.n	8005f98 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f54:	893b      	ldrh	r3, [r7, #8]
 8005f56:	0a1b      	lsrs	r3, r3, #8
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f64:	6a39      	ldr	r1, [r7, #32]
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f000 f9dc 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00d      	beq.n	8005f8e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d107      	bne.n	8005f8a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e005      	b.n	8005f9a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f8e:	893b      	ldrh	r3, [r7, #8]
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	00010002 	.word	0x00010002

08005fa8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af02      	add	r7, sp, #8
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	4608      	mov	r0, r1
 8005fb2:	4611      	mov	r1, r2
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	817b      	strh	r3, [r7, #10]
 8005fba:	460b      	mov	r3, r1
 8005fbc:	813b      	strh	r3, [r7, #8]
 8005fbe:	4613      	mov	r3, r2
 8005fc0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fd0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	6a3b      	ldr	r3, [r7, #32]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f8c2 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00d      	beq.n	8006016 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006008:	d103      	bne.n	8006012 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006010:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e0aa      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006016:	897b      	ldrh	r3, [r7, #10]
 8006018:	b2db      	uxtb	r3, r3
 800601a:	461a      	mov	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006024:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006028:	6a3a      	ldr	r2, [r7, #32]
 800602a:	4952      	ldr	r1, [pc, #328]	; (8006174 <I2C_RequestMemoryRead+0x1cc>)
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 f8fa 	bl	8006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e097      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800603c:	2300      	movs	r3, #0
 800603e:	617b      	str	r3, [r7, #20]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	617b      	str	r3, [r7, #20]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006052:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006054:	6a39      	ldr	r1, [r7, #32]
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 f964 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00d      	beq.n	800607e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	2b04      	cmp	r3, #4
 8006068:	d107      	bne.n	800607a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006078:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e076      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d105      	bne.n	8006090 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006084:	893b      	ldrh	r3, [r7, #8]
 8006086:	b2da      	uxtb	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	611a      	str	r2, [r3, #16]
 800608e:	e021      	b.n	80060d4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006090:	893b      	ldrh	r3, [r7, #8]
 8006092:	0a1b      	lsrs	r3, r3, #8
 8006094:	b29b      	uxth	r3, r3
 8006096:	b2da      	uxtb	r2, r3
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800609e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060a0:	6a39      	ldr	r1, [r7, #32]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 f93e 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00d      	beq.n	80060ca <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b2:	2b04      	cmp	r3, #4
 80060b4:	d107      	bne.n	80060c6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e050      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060ca:	893b      	ldrh	r3, [r7, #8]
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060d6:	6a39      	ldr	r1, [r7, #32]
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f000 f923 	bl	8006324 <I2C_WaitOnTXEFlagUntilTimeout>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00d      	beq.n	8006100 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e8:	2b04      	cmp	r3, #4
 80060ea:	d107      	bne.n	80060fc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060fa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	e035      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800610e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	6a3b      	ldr	r3, [r7, #32]
 8006116:	2200      	movs	r2, #0
 8006118:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 f82b 	bl	8006178 <I2C_WaitOnFlagUntilTimeout>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00d      	beq.n	8006144 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006136:	d103      	bne.n	8006140 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800613e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e013      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006144:	897b      	ldrh	r3, [r7, #10]
 8006146:	b2db      	uxtb	r3, r3
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	b2da      	uxtb	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	6a3a      	ldr	r2, [r7, #32]
 8006158:	4906      	ldr	r1, [pc, #24]	; (8006174 <I2C_RequestMemoryRead+0x1cc>)
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 f863 	bl	8006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e000      	b.n	800616c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800616a:	2300      	movs	r3, #0
}
 800616c:	4618      	mov	r0, r3
 800616e:	3718      	adds	r7, #24
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	00010002 	.word	0x00010002

08006178 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	603b      	str	r3, [r7, #0]
 8006184:	4613      	mov	r3, r2
 8006186:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006188:	e025      	b.n	80061d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006190:	d021      	beq.n	80061d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006192:	f7fe f959 	bl	8004448 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	429a      	cmp	r2, r3
 80061a0:	d302      	bcc.n	80061a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d116      	bne.n	80061d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c2:	f043 0220 	orr.w	r2, r3, #32
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e023      	b.n	800621e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	0c1b      	lsrs	r3, r3, #16
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d10d      	bne.n	80061fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695b      	ldr	r3, [r3, #20]
 80061e6:	43da      	mvns	r2, r3
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	4013      	ands	r3, r2
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	bf0c      	ite	eq
 80061f2:	2301      	moveq	r3, #1
 80061f4:	2300      	movne	r3, #0
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	461a      	mov	r2, r3
 80061fa:	e00c      	b.n	8006216 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	43da      	mvns	r2, r3
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	4013      	ands	r3, r2
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	bf0c      	ite	eq
 800620e:	2301      	moveq	r3, #1
 8006210:	2300      	movne	r3, #0
 8006212:	b2db      	uxtb	r3, r3
 8006214:	461a      	mov	r2, r3
 8006216:	79fb      	ldrb	r3, [r7, #7]
 8006218:	429a      	cmp	r2, r3
 800621a:	d0b6      	beq.n	800618a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b084      	sub	sp, #16
 800622a:	af00      	add	r7, sp, #0
 800622c:	60f8      	str	r0, [r7, #12]
 800622e:	60b9      	str	r1, [r7, #8]
 8006230:	607a      	str	r2, [r7, #4]
 8006232:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006234:	e051      	b.n	80062da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006244:	d123      	bne.n	800628e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006254:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800625e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	f043 0204 	orr.w	r2, r3, #4
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2200      	movs	r2, #0
 8006286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	e046      	b.n	800631c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006294:	d021      	beq.n	80062da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006296:	f7fe f8d7 	bl	8004448 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d302      	bcc.n	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d116      	bne.n	80062da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2220      	movs	r2, #32
 80062b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	f043 0220 	orr.w	r2, r3, #32
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e020      	b.n	800631c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	0c1b      	lsrs	r3, r3, #16
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d10c      	bne.n	80062fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	43da      	mvns	r2, r3
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	4013      	ands	r3, r2
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	bf14      	ite	ne
 80062f6:	2301      	movne	r3, #1
 80062f8:	2300      	moveq	r3, #0
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	e00b      	b.n	8006316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	43da      	mvns	r2, r3
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	4013      	ands	r3, r2
 800630a:	b29b      	uxth	r3, r3
 800630c:	2b00      	cmp	r3, #0
 800630e:	bf14      	ite	ne
 8006310:	2301      	movne	r3, #1
 8006312:	2300      	moveq	r3, #0
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d18d      	bne.n	8006236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006330:	e02d      	b.n	800638e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 f8ce 	bl	80064d4 <I2C_IsAcknowledgeFailed>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	e02d      	b.n	800639e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006348:	d021      	beq.n	800638e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800634a:	f7fe f87d 	bl	8004448 <HAL_GetTick>
 800634e:	4602      	mov	r2, r0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	429a      	cmp	r2, r3
 8006358:	d302      	bcc.n	8006360 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d116      	bne.n	800638e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2220      	movs	r2, #32
 800636a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637a:	f043 0220 	orr.w	r2, r3, #32
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e007      	b.n	800639e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006398:	2b80      	cmp	r3, #128	; 0x80
 800639a:	d1ca      	bne.n	8006332 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3710      	adds	r7, #16
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b084      	sub	sp, #16
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	60f8      	str	r0, [r7, #12]
 80063ae:	60b9      	str	r1, [r7, #8]
 80063b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80063b2:	e02d      	b.n	8006410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 f88d 	bl	80064d4 <I2C_IsAcknowledgeFailed>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e02d      	b.n	8006420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ca:	d021      	beq.n	8006410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063cc:	f7fe f83c 	bl	8004448 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d302      	bcc.n	80063e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d116      	bne.n	8006410 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fc:	f043 0220 	orr.w	r2, r3, #32
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e007      	b.n	8006420 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	f003 0304 	and.w	r3, r3, #4
 800641a:	2b04      	cmp	r3, #4
 800641c:	d1ca      	bne.n	80063b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3710      	adds	r7, #16
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b084      	sub	sp, #16
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006434:	e042      	b.n	80064bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b10      	cmp	r3, #16
 8006442:	d119      	bne.n	8006478 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f06f 0210 	mvn.w	r2, #16
 800644c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e029      	b.n	80064cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006478:	f7fd ffe6 	bl	8004448 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	68ba      	ldr	r2, [r7, #8]
 8006484:	429a      	cmp	r2, r3
 8006486:	d302      	bcc.n	800648e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d116      	bne.n	80064bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2220      	movs	r2, #32
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a8:	f043 0220 	orr.w	r2, r3, #32
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e007      	b.n	80064cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	695b      	ldr	r3, [r3, #20]
 80064c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c6:	2b40      	cmp	r3, #64	; 0x40
 80064c8:	d1b5      	bne.n	8006436 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ea:	d11b      	bne.n	8006524 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2220      	movs	r2, #32
 8006500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006510:	f043 0204 	orr.w	r2, r3, #4
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e000      	b.n	8006526 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
	...

08006534 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e264      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	2b00      	cmp	r3, #0
 8006550:	d075      	beq.n	800663e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006552:	4ba3      	ldr	r3, [pc, #652]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 030c 	and.w	r3, r3, #12
 800655a:	2b04      	cmp	r3, #4
 800655c:	d00c      	beq.n	8006578 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800655e:	4ba0      	ldr	r3, [pc, #640]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006566:	2b08      	cmp	r3, #8
 8006568:	d112      	bne.n	8006590 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800656a:	4b9d      	ldr	r3, [pc, #628]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006572:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006576:	d10b      	bne.n	8006590 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006578:	4b99      	ldr	r3, [pc, #612]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d05b      	beq.n	800663c <HAL_RCC_OscConfig+0x108>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d157      	bne.n	800663c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e23f      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006598:	d106      	bne.n	80065a8 <HAL_RCC_OscConfig+0x74>
 800659a:	4b91      	ldr	r3, [pc, #580]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a90      	ldr	r2, [pc, #576]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065a4:	6013      	str	r3, [r2, #0]
 80065a6:	e01d      	b.n	80065e4 <HAL_RCC_OscConfig+0xb0>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065b0:	d10c      	bne.n	80065cc <HAL_RCC_OscConfig+0x98>
 80065b2:	4b8b      	ldr	r3, [pc, #556]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a8a      	ldr	r2, [pc, #552]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	4b88      	ldr	r3, [pc, #544]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a87      	ldr	r2, [pc, #540]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065c8:	6013      	str	r3, [r2, #0]
 80065ca:	e00b      	b.n	80065e4 <HAL_RCC_OscConfig+0xb0>
 80065cc:	4b84      	ldr	r3, [pc, #528]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a83      	ldr	r2, [pc, #524]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065d6:	6013      	str	r3, [r2, #0]
 80065d8:	4b81      	ldr	r3, [pc, #516]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a80      	ldr	r2, [pc, #512]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80065de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d013      	beq.n	8006614 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065ec:	f7fd ff2c 	bl	8004448 <HAL_GetTick>
 80065f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065f2:	e008      	b.n	8006606 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80065f4:	f7fd ff28 	bl	8004448 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	2b64      	cmp	r3, #100	; 0x64
 8006600:	d901      	bls.n	8006606 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e204      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006606:	4b76      	ldr	r3, [pc, #472]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0f0      	beq.n	80065f4 <HAL_RCC_OscConfig+0xc0>
 8006612:	e014      	b.n	800663e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006614:	f7fd ff18 	bl	8004448 <HAL_GetTick>
 8006618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800661a:	e008      	b.n	800662e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800661c:	f7fd ff14 	bl	8004448 <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	2b64      	cmp	r3, #100	; 0x64
 8006628:	d901      	bls.n	800662e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e1f0      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800662e:	4b6c      	ldr	r3, [pc, #432]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1f0      	bne.n	800661c <HAL_RCC_OscConfig+0xe8>
 800663a:	e000      	b.n	800663e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800663c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b00      	cmp	r3, #0
 8006648:	d063      	beq.n	8006712 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800664a:	4b65      	ldr	r3, [pc, #404]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f003 030c 	and.w	r3, r3, #12
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00b      	beq.n	800666e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006656:	4b62      	ldr	r3, [pc, #392]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800665e:	2b08      	cmp	r3, #8
 8006660:	d11c      	bne.n	800669c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006662:	4b5f      	ldr	r3, [pc, #380]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d116      	bne.n	800669c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800666e:	4b5c      	ldr	r3, [pc, #368]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0302 	and.w	r3, r3, #2
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <HAL_RCC_OscConfig+0x152>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	2b01      	cmp	r3, #1
 8006680:	d001      	beq.n	8006686 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e1c4      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006686:	4b56      	ldr	r3, [pc, #344]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	4952      	ldr	r1, [pc, #328]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006696:	4313      	orrs	r3, r2
 8006698:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800669a:	e03a      	b.n	8006712 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d020      	beq.n	80066e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066a4:	4b4f      	ldr	r3, [pc, #316]	; (80067e4 <HAL_RCC_OscConfig+0x2b0>)
 80066a6:	2201      	movs	r2, #1
 80066a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066aa:	f7fd fecd 	bl	8004448 <HAL_GetTick>
 80066ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066b0:	e008      	b.n	80066c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066b2:	f7fd fec9 	bl	8004448 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d901      	bls.n	80066c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80066c0:	2303      	movs	r3, #3
 80066c2:	e1a5      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066c4:	4b46      	ldr	r3, [pc, #280]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d0f0      	beq.n	80066b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066d0:	4b43      	ldr	r3, [pc, #268]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	00db      	lsls	r3, r3, #3
 80066de:	4940      	ldr	r1, [pc, #256]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	600b      	str	r3, [r1, #0]
 80066e4:	e015      	b.n	8006712 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066e6:	4b3f      	ldr	r3, [pc, #252]	; (80067e4 <HAL_RCC_OscConfig+0x2b0>)
 80066e8:	2200      	movs	r2, #0
 80066ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ec:	f7fd feac 	bl	8004448 <HAL_GetTick>
 80066f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066f2:	e008      	b.n	8006706 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066f4:	f7fd fea8 	bl	8004448 <HAL_GetTick>
 80066f8:	4602      	mov	r2, r0
 80066fa:	693b      	ldr	r3, [r7, #16]
 80066fc:	1ad3      	subs	r3, r2, r3
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d901      	bls.n	8006706 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e184      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006706:	4b36      	ldr	r3, [pc, #216]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1f0      	bne.n	80066f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0308 	and.w	r3, r3, #8
 800671a:	2b00      	cmp	r3, #0
 800671c:	d030      	beq.n	8006780 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d016      	beq.n	8006754 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006726:	4b30      	ldr	r3, [pc, #192]	; (80067e8 <HAL_RCC_OscConfig+0x2b4>)
 8006728:	2201      	movs	r2, #1
 800672a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672c:	f7fd fe8c 	bl	8004448 <HAL_GetTick>
 8006730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006732:	e008      	b.n	8006746 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006734:	f7fd fe88 	bl	8004448 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e164      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006746:	4b26      	ldr	r3, [pc, #152]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b00      	cmp	r3, #0
 8006750:	d0f0      	beq.n	8006734 <HAL_RCC_OscConfig+0x200>
 8006752:	e015      	b.n	8006780 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006754:	4b24      	ldr	r3, [pc, #144]	; (80067e8 <HAL_RCC_OscConfig+0x2b4>)
 8006756:	2200      	movs	r2, #0
 8006758:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800675a:	f7fd fe75 	bl	8004448 <HAL_GetTick>
 800675e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006760:	e008      	b.n	8006774 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006762:	f7fd fe71 	bl	8004448 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	2b02      	cmp	r3, #2
 800676e:	d901      	bls.n	8006774 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e14d      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006774:	4b1a      	ldr	r3, [pc, #104]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1f0      	bne.n	8006762 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0304 	and.w	r3, r3, #4
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 80a0 	beq.w	80068ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800678e:	2300      	movs	r3, #0
 8006790:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006792:	4b13      	ldr	r3, [pc, #76]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 8006794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10f      	bne.n	80067be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800679e:	2300      	movs	r3, #0
 80067a0:	60bb      	str	r3, [r7, #8]
 80067a2:	4b0f      	ldr	r3, [pc, #60]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80067a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a6:	4a0e      	ldr	r2, [pc, #56]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80067a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067ac:	6413      	str	r3, [r2, #64]	; 0x40
 80067ae:	4b0c      	ldr	r3, [pc, #48]	; (80067e0 <HAL_RCC_OscConfig+0x2ac>)
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b6:	60bb      	str	r3, [r7, #8]
 80067b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067ba:	2301      	movs	r3, #1
 80067bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067be:	4b0b      	ldr	r3, [pc, #44]	; (80067ec <HAL_RCC_OscConfig+0x2b8>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d121      	bne.n	800680e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067ca:	4b08      	ldr	r3, [pc, #32]	; (80067ec <HAL_RCC_OscConfig+0x2b8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a07      	ldr	r2, [pc, #28]	; (80067ec <HAL_RCC_OscConfig+0x2b8>)
 80067d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067d6:	f7fd fe37 	bl	8004448 <HAL_GetTick>
 80067da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067dc:	e011      	b.n	8006802 <HAL_RCC_OscConfig+0x2ce>
 80067de:	bf00      	nop
 80067e0:	40023800 	.word	0x40023800
 80067e4:	42470000 	.word	0x42470000
 80067e8:	42470e80 	.word	0x42470e80
 80067ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067f0:	f7fd fe2a 	bl	8004448 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e106      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006802:	4b85      	ldr	r3, [pc, #532]	; (8006a18 <HAL_RCC_OscConfig+0x4e4>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0f0      	beq.n	80067f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	2b01      	cmp	r3, #1
 8006814:	d106      	bne.n	8006824 <HAL_RCC_OscConfig+0x2f0>
 8006816:	4b81      	ldr	r3, [pc, #516]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800681a:	4a80      	ldr	r2, [pc, #512]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800681c:	f043 0301 	orr.w	r3, r3, #1
 8006820:	6713      	str	r3, [r2, #112]	; 0x70
 8006822:	e01c      	b.n	800685e <HAL_RCC_OscConfig+0x32a>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	2b05      	cmp	r3, #5
 800682a:	d10c      	bne.n	8006846 <HAL_RCC_OscConfig+0x312>
 800682c:	4b7b      	ldr	r3, [pc, #492]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800682e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006830:	4a7a      	ldr	r2, [pc, #488]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006832:	f043 0304 	orr.w	r3, r3, #4
 8006836:	6713      	str	r3, [r2, #112]	; 0x70
 8006838:	4b78      	ldr	r3, [pc, #480]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800683a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800683c:	4a77      	ldr	r2, [pc, #476]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800683e:	f043 0301 	orr.w	r3, r3, #1
 8006842:	6713      	str	r3, [r2, #112]	; 0x70
 8006844:	e00b      	b.n	800685e <HAL_RCC_OscConfig+0x32a>
 8006846:	4b75      	ldr	r3, [pc, #468]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684a:	4a74      	ldr	r2, [pc, #464]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800684c:	f023 0301 	bic.w	r3, r3, #1
 8006850:	6713      	str	r3, [r2, #112]	; 0x70
 8006852:	4b72      	ldr	r3, [pc, #456]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006856:	4a71      	ldr	r2, [pc, #452]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006858:	f023 0304 	bic.w	r3, r3, #4
 800685c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d015      	beq.n	8006892 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006866:	f7fd fdef 	bl	8004448 <HAL_GetTick>
 800686a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800686c:	e00a      	b.n	8006884 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800686e:	f7fd fdeb 	bl	8004448 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	f241 3288 	movw	r2, #5000	; 0x1388
 800687c:	4293      	cmp	r3, r2
 800687e:	d901      	bls.n	8006884 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e0c5      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006884:	4b65      	ldr	r3, [pc, #404]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	d0ee      	beq.n	800686e <HAL_RCC_OscConfig+0x33a>
 8006890:	e014      	b.n	80068bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006892:	f7fd fdd9 	bl	8004448 <HAL_GetTick>
 8006896:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006898:	e00a      	b.n	80068b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800689a:	f7fd fdd5 	bl	8004448 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d901      	bls.n	80068b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0af      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068b0:	4b5a      	ldr	r3, [pc, #360]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 80068b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b4:	f003 0302 	and.w	r3, r3, #2
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1ee      	bne.n	800689a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068bc:	7dfb      	ldrb	r3, [r7, #23]
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d105      	bne.n	80068ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068c2:	4b56      	ldr	r3, [pc, #344]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 80068c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c6:	4a55      	ldr	r2, [pc, #340]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 80068c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f000 809b 	beq.w	8006a0e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068d8:	4b50      	ldr	r3, [pc, #320]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	f003 030c 	and.w	r3, r3, #12
 80068e0:	2b08      	cmp	r3, #8
 80068e2:	d05c      	beq.n	800699e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d141      	bne.n	8006970 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068ec:	4b4c      	ldr	r3, [pc, #304]	; (8006a20 <HAL_RCC_OscConfig+0x4ec>)
 80068ee:	2200      	movs	r2, #0
 80068f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068f2:	f7fd fda9 	bl	8004448 <HAL_GetTick>
 80068f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f8:	e008      	b.n	800690c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068fa:	f7fd fda5 	bl	8004448 <HAL_GetTick>
 80068fe:	4602      	mov	r2, r0
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	2b02      	cmp	r3, #2
 8006906:	d901      	bls.n	800690c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006908:	2303      	movs	r3, #3
 800690a:	e081      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800690c:	4b43      	ldr	r3, [pc, #268]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1f0      	bne.n	80068fa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	69da      	ldr	r2, [r3, #28]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a1b      	ldr	r3, [r3, #32]
 8006920:	431a      	orrs	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	019b      	lsls	r3, r3, #6
 8006928:	431a      	orrs	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800692e:	085b      	lsrs	r3, r3, #1
 8006930:	3b01      	subs	r3, #1
 8006932:	041b      	lsls	r3, r3, #16
 8006934:	431a      	orrs	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800693a:	061b      	lsls	r3, r3, #24
 800693c:	4937      	ldr	r1, [pc, #220]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 800693e:	4313      	orrs	r3, r2
 8006940:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006942:	4b37      	ldr	r3, [pc, #220]	; (8006a20 <HAL_RCC_OscConfig+0x4ec>)
 8006944:	2201      	movs	r2, #1
 8006946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006948:	f7fd fd7e 	bl	8004448 <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006950:	f7fd fd7a 	bl	8004448 <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b02      	cmp	r3, #2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e056      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006962:	4b2e      	ldr	r3, [pc, #184]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0f0      	beq.n	8006950 <HAL_RCC_OscConfig+0x41c>
 800696e:	e04e      	b.n	8006a0e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006970:	4b2b      	ldr	r3, [pc, #172]	; (8006a20 <HAL_RCC_OscConfig+0x4ec>)
 8006972:	2200      	movs	r2, #0
 8006974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006976:	f7fd fd67 	bl	8004448 <HAL_GetTick>
 800697a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800697c:	e008      	b.n	8006990 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800697e:	f7fd fd63 	bl	8004448 <HAL_GetTick>
 8006982:	4602      	mov	r2, r0
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	2b02      	cmp	r3, #2
 800698a:	d901      	bls.n	8006990 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e03f      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006990:	4b22      	ldr	r3, [pc, #136]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1f0      	bne.n	800697e <HAL_RCC_OscConfig+0x44a>
 800699c:	e037      	b.n	8006a0e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d101      	bne.n	80069aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e032      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069aa:	4b1c      	ldr	r3, [pc, #112]	; (8006a1c <HAL_RCC_OscConfig+0x4e8>)
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d028      	beq.n	8006a0a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d121      	bne.n	8006a0a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d11a      	bne.n	8006a0a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80069da:	4013      	ands	r3, r2
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80069e0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d111      	bne.n	8006a0a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f0:	085b      	lsrs	r3, r3, #1
 80069f2:	3b01      	subs	r3, #1
 80069f4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069f6:	429a      	cmp	r2, r3
 80069f8:	d107      	bne.n	8006a0a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a04:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d001      	beq.n	8006a0e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e000      	b.n	8006a10 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3718      	adds	r7, #24
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	40007000 	.word	0x40007000
 8006a1c:	40023800 	.word	0x40023800
 8006a20:	42470060 	.word	0x42470060

08006a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e0cc      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a38:	4b68      	ldr	r3, [pc, #416]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0307 	and.w	r3, r3, #7
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d90c      	bls.n	8006a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a46:	4b65      	ldr	r3, [pc, #404]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006a48:	683a      	ldr	r2, [r7, #0]
 8006a4a:	b2d2      	uxtb	r2, r2
 8006a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a4e:	4b63      	ldr	r3, [pc, #396]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0307 	and.w	r3, r3, #7
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d001      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e0b8      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d020      	beq.n	8006aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0304 	and.w	r3, r3, #4
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a78:	4b59      	ldr	r3, [pc, #356]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	4a58      	ldr	r2, [pc, #352]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0308 	and.w	r3, r3, #8
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d005      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a90:	4b53      	ldr	r3, [pc, #332]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	4a52      	ldr	r2, [pc, #328]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a9c:	4b50      	ldr	r3, [pc, #320]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	494d      	ldr	r1, [pc, #308]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0301 	and.w	r3, r3, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d044      	beq.n	8006b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d107      	bne.n	8006ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ac2:	4b47      	ldr	r3, [pc, #284]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d119      	bne.n	8006b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e07f      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d003      	beq.n	8006ae2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d107      	bne.n	8006af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ae2:	4b3f      	ldr	r3, [pc, #252]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d109      	bne.n	8006b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e06f      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006af2:	4b3b      	ldr	r3, [pc, #236]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0302 	and.w	r3, r3, #2
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d101      	bne.n	8006b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e067      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b02:	4b37      	ldr	r3, [pc, #220]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f023 0203 	bic.w	r2, r3, #3
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	4934      	ldr	r1, [pc, #208]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b10:	4313      	orrs	r3, r2
 8006b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b14:	f7fd fc98 	bl	8004448 <HAL_GetTick>
 8006b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b1a:	e00a      	b.n	8006b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b1c:	f7fd fc94 	bl	8004448 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d901      	bls.n	8006b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e04f      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b32:	4b2b      	ldr	r3, [pc, #172]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 020c 	and.w	r2, r3, #12
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d1eb      	bne.n	8006b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b44:	4b25      	ldr	r3, [pc, #148]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0307 	and.w	r3, r3, #7
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d20c      	bcs.n	8006b6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b52:	4b22      	ldr	r3, [pc, #136]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	b2d2      	uxtb	r2, r2
 8006b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5a:	4b20      	ldr	r3, [pc, #128]	; (8006bdc <HAL_RCC_ClockConfig+0x1b8>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0307 	and.w	r3, r3, #7
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d001      	beq.n	8006b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e032      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d008      	beq.n	8006b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b78:	4b19      	ldr	r3, [pc, #100]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	4916      	ldr	r1, [pc, #88]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0308 	and.w	r3, r3, #8
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d009      	beq.n	8006baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b96:	4b12      	ldr	r3, [pc, #72]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	490e      	ldr	r1, [pc, #56]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006baa:	f000 f821 	bl	8006bf0 <HAL_RCC_GetSysClockFreq>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	4b0b      	ldr	r3, [pc, #44]	; (8006be0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	091b      	lsrs	r3, r3, #4
 8006bb6:	f003 030f 	and.w	r3, r3, #15
 8006bba:	490a      	ldr	r1, [pc, #40]	; (8006be4 <HAL_RCC_ClockConfig+0x1c0>)
 8006bbc:	5ccb      	ldrb	r3, [r1, r3]
 8006bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc2:	4a09      	ldr	r2, [pc, #36]	; (8006be8 <HAL_RCC_ClockConfig+0x1c4>)
 8006bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bc6:	4b09      	ldr	r3, [pc, #36]	; (8006bec <HAL_RCC_ClockConfig+0x1c8>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7fd fbf8 	bl	80043c0 <HAL_InitTick>

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	40023c00 	.word	0x40023c00
 8006be0:	40023800 	.word	0x40023800
 8006be4:	0800deb8 	.word	0x0800deb8
 8006be8:	2000000c 	.word	0x2000000c
 8006bec:	20000010 	.word	0x20000010

08006bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bf0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006bf4:	b084      	sub	sp, #16
 8006bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	607b      	str	r3, [r7, #4]
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	60fb      	str	r3, [r7, #12]
 8006c00:	2300      	movs	r3, #0
 8006c02:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c08:	4b67      	ldr	r3, [pc, #412]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	f003 030c 	and.w	r3, r3, #12
 8006c10:	2b08      	cmp	r3, #8
 8006c12:	d00d      	beq.n	8006c30 <HAL_RCC_GetSysClockFreq+0x40>
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	f200 80bd 	bhi.w	8006d94 <HAL_RCC_GetSysClockFreq+0x1a4>
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <HAL_RCC_GetSysClockFreq+0x34>
 8006c1e:	2b04      	cmp	r3, #4
 8006c20:	d003      	beq.n	8006c2a <HAL_RCC_GetSysClockFreq+0x3a>
 8006c22:	e0b7      	b.n	8006d94 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c24:	4b61      	ldr	r3, [pc, #388]	; (8006dac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006c26:	60bb      	str	r3, [r7, #8]
       break;
 8006c28:	e0b7      	b.n	8006d9a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c2a:	4b61      	ldr	r3, [pc, #388]	; (8006db0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006c2c:	60bb      	str	r3, [r7, #8]
      break;
 8006c2e:	e0b4      	b.n	8006d9a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c30:	4b5d      	ldr	r3, [pc, #372]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c38:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c3a:	4b5b      	ldr	r3, [pc, #364]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d04d      	beq.n	8006ce2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c46:	4b58      	ldr	r3, [pc, #352]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	099b      	lsrs	r3, r3, #6
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	f04f 0300 	mov.w	r3, #0
 8006c52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006c56:	f04f 0100 	mov.w	r1, #0
 8006c5a:	ea02 0800 	and.w	r8, r2, r0
 8006c5e:	ea03 0901 	and.w	r9, r3, r1
 8006c62:	4640      	mov	r0, r8
 8006c64:	4649      	mov	r1, r9
 8006c66:	f04f 0200 	mov.w	r2, #0
 8006c6a:	f04f 0300 	mov.w	r3, #0
 8006c6e:	014b      	lsls	r3, r1, #5
 8006c70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006c74:	0142      	lsls	r2, r0, #5
 8006c76:	4610      	mov	r0, r2
 8006c78:	4619      	mov	r1, r3
 8006c7a:	ebb0 0008 	subs.w	r0, r0, r8
 8006c7e:	eb61 0109 	sbc.w	r1, r1, r9
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	018b      	lsls	r3, r1, #6
 8006c8c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006c90:	0182      	lsls	r2, r0, #6
 8006c92:	1a12      	subs	r2, r2, r0
 8006c94:	eb63 0301 	sbc.w	r3, r3, r1
 8006c98:	f04f 0000 	mov.w	r0, #0
 8006c9c:	f04f 0100 	mov.w	r1, #0
 8006ca0:	00d9      	lsls	r1, r3, #3
 8006ca2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006ca6:	00d0      	lsls	r0, r2, #3
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	eb12 0208 	adds.w	r2, r2, r8
 8006cb0:	eb43 0309 	adc.w	r3, r3, r9
 8006cb4:	f04f 0000 	mov.w	r0, #0
 8006cb8:	f04f 0100 	mov.w	r1, #0
 8006cbc:	0259      	lsls	r1, r3, #9
 8006cbe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006cc2:	0250      	lsls	r0, r2, #9
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4610      	mov	r0, r2
 8006cca:	4619      	mov	r1, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	f04f 0300 	mov.w	r3, #0
 8006cd4:	f7f9 ffd8 	bl	8000c88 <__aeabi_uldivmod>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	4613      	mov	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	e04a      	b.n	8006d78 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ce2:	4b31      	ldr	r3, [pc, #196]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	099b      	lsrs	r3, r3, #6
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f04f 0300 	mov.w	r3, #0
 8006cee:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006cf2:	f04f 0100 	mov.w	r1, #0
 8006cf6:	ea02 0400 	and.w	r4, r2, r0
 8006cfa:	ea03 0501 	and.w	r5, r3, r1
 8006cfe:	4620      	mov	r0, r4
 8006d00:	4629      	mov	r1, r5
 8006d02:	f04f 0200 	mov.w	r2, #0
 8006d06:	f04f 0300 	mov.w	r3, #0
 8006d0a:	014b      	lsls	r3, r1, #5
 8006d0c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d10:	0142      	lsls	r2, r0, #5
 8006d12:	4610      	mov	r0, r2
 8006d14:	4619      	mov	r1, r3
 8006d16:	1b00      	subs	r0, r0, r4
 8006d18:	eb61 0105 	sbc.w	r1, r1, r5
 8006d1c:	f04f 0200 	mov.w	r2, #0
 8006d20:	f04f 0300 	mov.w	r3, #0
 8006d24:	018b      	lsls	r3, r1, #6
 8006d26:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d2a:	0182      	lsls	r2, r0, #6
 8006d2c:	1a12      	subs	r2, r2, r0
 8006d2e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d32:	f04f 0000 	mov.w	r0, #0
 8006d36:	f04f 0100 	mov.w	r1, #0
 8006d3a:	00d9      	lsls	r1, r3, #3
 8006d3c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d40:	00d0      	lsls	r0, r2, #3
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	1912      	adds	r2, r2, r4
 8006d48:	eb45 0303 	adc.w	r3, r5, r3
 8006d4c:	f04f 0000 	mov.w	r0, #0
 8006d50:	f04f 0100 	mov.w	r1, #0
 8006d54:	0299      	lsls	r1, r3, #10
 8006d56:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006d5a:	0290      	lsls	r0, r2, #10
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4610      	mov	r0, r2
 8006d62:	4619      	mov	r1, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	461a      	mov	r2, r3
 8006d68:	f04f 0300 	mov.w	r3, #0
 8006d6c:	f7f9 ff8c 	bl	8000c88 <__aeabi_uldivmod>
 8006d70:	4602      	mov	r2, r0
 8006d72:	460b      	mov	r3, r1
 8006d74:	4613      	mov	r3, r2
 8006d76:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d78:	4b0b      	ldr	r3, [pc, #44]	; (8006da8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	0c1b      	lsrs	r3, r3, #16
 8006d7e:	f003 0303 	and.w	r3, r3, #3
 8006d82:	3301      	adds	r3, #1
 8006d84:	005b      	lsls	r3, r3, #1
 8006d86:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d90:	60bb      	str	r3, [r7, #8]
      break;
 8006d92:	e002      	b.n	8006d9a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d94:	4b05      	ldr	r3, [pc, #20]	; (8006dac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006d96:	60bb      	str	r3, [r7, #8]
      break;
 8006d98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d9a:	68bb      	ldr	r3, [r7, #8]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006da6:	bf00      	nop
 8006da8:	40023800 	.word	0x40023800
 8006dac:	00f42400 	.word	0x00f42400
 8006db0:	007a1200 	.word	0x007a1200

08006db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006db4:	b480      	push	{r7}
 8006db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006db8:	4b03      	ldr	r3, [pc, #12]	; (8006dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006dba:	681b      	ldr	r3, [r3, #0]
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	2000000c 	.word	0x2000000c

08006dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006dd0:	f7ff fff0 	bl	8006db4 <HAL_RCC_GetHCLKFreq>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	4b05      	ldr	r3, [pc, #20]	; (8006dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	0a9b      	lsrs	r3, r3, #10
 8006ddc:	f003 0307 	and.w	r3, r3, #7
 8006de0:	4903      	ldr	r1, [pc, #12]	; (8006df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006de2:	5ccb      	ldrb	r3, [r1, r3]
 8006de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	40023800 	.word	0x40023800
 8006df0:	0800dec8 	.word	0x0800dec8

08006df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006df8:	f7ff ffdc 	bl	8006db4 <HAL_RCC_GetHCLKFreq>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	4b05      	ldr	r3, [pc, #20]	; (8006e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	0b5b      	lsrs	r3, r3, #13
 8006e04:	f003 0307 	and.w	r3, r3, #7
 8006e08:	4903      	ldr	r1, [pc, #12]	; (8006e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e0a:	5ccb      	ldrb	r3, [r1, r3]
 8006e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	40023800 	.word	0x40023800
 8006e18:	0800dec8 	.word	0x0800dec8

08006e1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e07b      	b.n	8006f26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d108      	bne.n	8006e48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e3e:	d009      	beq.n	8006e54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	61da      	str	r2, [r3, #28]
 8006e46:	e005      	b.n	8006e54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7fc fd82 	bl	8003978 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006e9c:	431a      	orrs	r2, r3
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	431a      	orrs	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	699b      	ldr	r3, [r3, #24]
 8006ec0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	69db      	ldr	r3, [r3, #28]
 8006eca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed8:	ea42 0103 	orr.w	r1, r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	699b      	ldr	r3, [r3, #24]
 8006ef0:	0c1b      	lsrs	r3, r3, #16
 8006ef2:	f003 0104 	and.w	r1, r3, #4
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efa:	f003 0210 	and.w	r2, r3, #16
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	430a      	orrs	r2, r1
 8006f04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	69da      	ldr	r2, [r3, #28]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006f24:	2300      	movs	r3, #0
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3708      	adds	r7, #8
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b088      	sub	sp, #32
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	60f8      	str	r0, [r7, #12]
 8006f36:	60b9      	str	r1, [r7, #8]
 8006f38:	603b      	str	r3, [r7, #0]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d101      	bne.n	8006f50 <HAL_SPI_Transmit+0x22>
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	e126      	b.n	800719e <HAL_SPI_Transmit+0x270>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f58:	f7fd fa76 	bl	8004448 <HAL_GetTick>
 8006f5c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006f5e:	88fb      	ldrh	r3, [r7, #6]
 8006f60:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d002      	beq.n	8006f74 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006f6e:	2302      	movs	r3, #2
 8006f70:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f72:	e10b      	b.n	800718c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <HAL_SPI_Transmit+0x52>
 8006f7a:	88fb      	ldrh	r3, [r7, #6]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d102      	bne.n	8006f86 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f84:	e102      	b.n	800718c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2203      	movs	r2, #3
 8006f8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	2200      	movs	r2, #0
 8006f92:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	88fa      	ldrh	r2, [r7, #6]
 8006f9e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	88fa      	ldrh	r2, [r7, #6]
 8006fa4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fcc:	d10f      	bne.n	8006fee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006fec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff8:	2b40      	cmp	r3, #64	; 0x40
 8006ffa:	d007      	beq.n	800700c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800700a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007014:	d14b      	bne.n	80070ae <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <HAL_SPI_Transmit+0xf6>
 800701e:	8afb      	ldrh	r3, [r7, #22]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d13e      	bne.n	80070a2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007028:	881a      	ldrh	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007034:	1c9a      	adds	r2, r3, #2
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800703e:	b29b      	uxth	r3, r3
 8007040:	3b01      	subs	r3, #1
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007048:	e02b      	b.n	80070a2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b02      	cmp	r3, #2
 8007056:	d112      	bne.n	800707e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800705c:	881a      	ldrh	r2, [r3, #0]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007068:	1c9a      	adds	r2, r3, #2
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007072:	b29b      	uxth	r3, r3
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	86da      	strh	r2, [r3, #54]	; 0x36
 800707c:	e011      	b.n	80070a2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800707e:	f7fd f9e3 	bl	8004448 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	429a      	cmp	r2, r3
 800708c:	d803      	bhi.n	8007096 <HAL_SPI_Transmit+0x168>
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007094:	d102      	bne.n	800709c <HAL_SPI_Transmit+0x16e>
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d102      	bne.n	80070a2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	77fb      	strb	r3, [r7, #31]
          goto error;
 80070a0:	e074      	b.n	800718c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1ce      	bne.n	800704a <HAL_SPI_Transmit+0x11c>
 80070ac:	e04c      	b.n	8007148 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <HAL_SPI_Transmit+0x18e>
 80070b6:	8afb      	ldrh	r3, [r7, #22]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d140      	bne.n	800713e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	330c      	adds	r3, #12
 80070c6:	7812      	ldrb	r2, [r2, #0]
 80070c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ce:	1c5a      	adds	r2, r3, #1
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070d8:	b29b      	uxth	r3, r3
 80070da:	3b01      	subs	r3, #1
 80070dc:	b29a      	uxth	r2, r3
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80070e2:	e02c      	b.n	800713e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	f003 0302 	and.w	r3, r3, #2
 80070ee:	2b02      	cmp	r3, #2
 80070f0:	d113      	bne.n	800711a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	330c      	adds	r3, #12
 80070fc:	7812      	ldrb	r2, [r2, #0]
 80070fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007104:	1c5a      	adds	r2, r3, #1
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800710e:	b29b      	uxth	r3, r3
 8007110:	3b01      	subs	r3, #1
 8007112:	b29a      	uxth	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	86da      	strh	r2, [r3, #54]	; 0x36
 8007118:	e011      	b.n	800713e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800711a:	f7fd f995 	bl	8004448 <HAL_GetTick>
 800711e:	4602      	mov	r2, r0
 8007120:	69bb      	ldr	r3, [r7, #24]
 8007122:	1ad3      	subs	r3, r2, r3
 8007124:	683a      	ldr	r2, [r7, #0]
 8007126:	429a      	cmp	r2, r3
 8007128:	d803      	bhi.n	8007132 <HAL_SPI_Transmit+0x204>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007130:	d102      	bne.n	8007138 <HAL_SPI_Transmit+0x20a>
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d102      	bne.n	800713e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007138:	2303      	movs	r3, #3
 800713a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800713c:	e026      	b.n	800718c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007142:	b29b      	uxth	r3, r3
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1cd      	bne.n	80070e4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	6839      	ldr	r1, [r7, #0]
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f000 f8b3 	bl	80072b8 <SPI_EndRxTxTransaction>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2220      	movs	r2, #32
 800715c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d10a      	bne.n	800717c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007166:	2300      	movs	r3, #0
 8007168:	613b      	str	r3, [r7, #16]
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	613b      	str	r3, [r7, #16]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	613b      	str	r3, [r7, #16]
 800717a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007180:	2b00      	cmp	r3, #0
 8007182:	d002      	beq.n	800718a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	77fb      	strb	r3, [r7, #31]
 8007188:	e000      	b.n	800718c <HAL_SPI_Transmit+0x25e>
  }

error:
 800718a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800719c:	7ffb      	ldrb	r3, [r7, #31]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3720      	adds	r7, #32
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b088      	sub	sp, #32
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	603b      	str	r3, [r7, #0]
 80071b4:	4613      	mov	r3, r2
 80071b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80071b8:	f7fd f946 	bl	8004448 <HAL_GetTick>
 80071bc:	4602      	mov	r2, r0
 80071be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c0:	1a9b      	subs	r3, r3, r2
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	4413      	add	r3, r2
 80071c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071c8:	f7fd f93e 	bl	8004448 <HAL_GetTick>
 80071cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071ce:	4b39      	ldr	r3, [pc, #228]	; (80072b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	015b      	lsls	r3, r3, #5
 80071d4:	0d1b      	lsrs	r3, r3, #20
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	fb02 f303 	mul.w	r3, r2, r3
 80071dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071de:	e054      	b.n	800728a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e6:	d050      	beq.n	800728a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071e8:	f7fd f92e 	bl	8004448 <HAL_GetTick>
 80071ec:	4602      	mov	r2, r0
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	69fa      	ldr	r2, [r7, #28]
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d902      	bls.n	80071fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d13d      	bne.n	800727a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800720c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007216:	d111      	bne.n	800723c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007220:	d004      	beq.n	800722c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800722a:	d107      	bne.n	800723c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800723a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007240:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007244:	d10f      	bne.n	8007266 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007254:	601a      	str	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007264:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e017      	b.n	80072aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d101      	bne.n	8007284 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007280:	2300      	movs	r3, #0
 8007282:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	3b01      	subs	r3, #1
 8007288:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	4013      	ands	r3, r2
 8007294:	68ba      	ldr	r2, [r7, #8]
 8007296:	429a      	cmp	r2, r3
 8007298:	bf0c      	ite	eq
 800729a:	2301      	moveq	r3, #1
 800729c:	2300      	movne	r3, #0
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	461a      	mov	r2, r3
 80072a2:	79fb      	ldrb	r3, [r7, #7]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d19b      	bne.n	80071e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072a8:	2300      	movs	r3, #0
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3720      	adds	r7, #32
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	2000000c 	.word	0x2000000c

080072b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b088      	sub	sp, #32
 80072bc:	af02      	add	r7, sp, #8
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80072c4:	4b1b      	ldr	r3, [pc, #108]	; (8007334 <SPI_EndRxTxTransaction+0x7c>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1b      	ldr	r2, [pc, #108]	; (8007338 <SPI_EndRxTxTransaction+0x80>)
 80072ca:	fba2 2303 	umull	r2, r3, r2, r3
 80072ce:	0d5b      	lsrs	r3, r3, #21
 80072d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80072d4:	fb02 f303 	mul.w	r3, r2, r3
 80072d8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072e2:	d112      	bne.n	800730a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	9300      	str	r3, [sp, #0]
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	2200      	movs	r2, #0
 80072ec:	2180      	movs	r1, #128	; 0x80
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f7ff ff5a 	bl	80071a8 <SPI_WaitFlagStateUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d016      	beq.n	8007328 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072fe:	f043 0220 	orr.w	r2, r3, #32
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e00f      	b.n	800732a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d00a      	beq.n	8007326 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	3b01      	subs	r3, #1
 8007314:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007320:	2b80      	cmp	r3, #128	; 0x80
 8007322:	d0f2      	beq.n	800730a <SPI_EndRxTxTransaction+0x52>
 8007324:	e000      	b.n	8007328 <SPI_EndRxTxTransaction+0x70>
        break;
 8007326:	bf00      	nop
  }

  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3718      	adds	r7, #24
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	2000000c 	.word	0x2000000c
 8007338:	165e9f81 	.word	0x165e9f81

0800733c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d101      	bne.n	800734e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e041      	b.n	80073d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007354:	b2db      	uxtb	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	d106      	bne.n	8007368 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fc fed2 	bl	800410c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3304      	adds	r3, #4
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	f000 fe38 	bl	8007ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3708      	adds	r7, #8
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
	...

080073dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d001      	beq.n	80073f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e046      	b.n	8007482 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2202      	movs	r2, #2
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a23      	ldr	r2, [pc, #140]	; (8007490 <HAL_TIM_Base_Start+0xb4>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d022      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800740e:	d01d      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a1f      	ldr	r2, [pc, #124]	; (8007494 <HAL_TIM_Base_Start+0xb8>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d018      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	4a1e      	ldr	r2, [pc, #120]	; (8007498 <HAL_TIM_Base_Start+0xbc>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d013      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a1c      	ldr	r2, [pc, #112]	; (800749c <HAL_TIM_Base_Start+0xc0>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d00e      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a1b      	ldr	r2, [pc, #108]	; (80074a0 <HAL_TIM_Base_Start+0xc4>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d009      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a19      	ldr	r2, [pc, #100]	; (80074a4 <HAL_TIM_Base_Start+0xc8>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d004      	beq.n	800744c <HAL_TIM_Base_Start+0x70>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a18      	ldr	r2, [pc, #96]	; (80074a8 <HAL_TIM_Base_Start+0xcc>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d111      	bne.n	8007470 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	689b      	ldr	r3, [r3, #8]
 8007452:	f003 0307 	and.w	r3, r3, #7
 8007456:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2b06      	cmp	r3, #6
 800745c:	d010      	beq.n	8007480 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f042 0201 	orr.w	r2, r2, #1
 800746c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800746e:	e007      	b.n	8007480 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0201 	orr.w	r2, r2, #1
 800747e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	40010000 	.word	0x40010000
 8007494:	40000400 	.word	0x40000400
 8007498:	40000800 	.word	0x40000800
 800749c:	40000c00 	.word	0x40000c00
 80074a0:	40010400 	.word	0x40010400
 80074a4:	40014000 	.word	0x40014000
 80074a8:	40001800 	.word	0x40001800

080074ac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6a1a      	ldr	r2, [r3, #32]
 80074ba:	f241 1311 	movw	r3, #4369	; 0x1111
 80074be:	4013      	ands	r3, r2
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d10f      	bne.n	80074e4 <HAL_TIM_Base_Stop+0x38>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6a1a      	ldr	r2, [r3, #32]
 80074ca:	f240 4344 	movw	r3, #1092	; 0x444
 80074ce:	4013      	ands	r3, r2
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d107      	bne.n	80074e4 <HAL_TIM_Base_Stop+0x38>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f022 0201 	bic.w	r2, r2, #1
 80074e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	370c      	adds	r7, #12
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr
	...

080074fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b01      	cmp	r3, #1
 800750e:	d001      	beq.n	8007514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e04e      	b.n	80075b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2202      	movs	r2, #2
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0201 	orr.w	r2, r2, #1
 800752a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a23      	ldr	r2, [pc, #140]	; (80075c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d022      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800753e:	d01d      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a1f      	ldr	r2, [pc, #124]	; (80075c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d018      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a1e      	ldr	r2, [pc, #120]	; (80075c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d013      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a1c      	ldr	r2, [pc, #112]	; (80075cc <HAL_TIM_Base_Start_IT+0xd0>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d00e      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a1b      	ldr	r2, [pc, #108]	; (80075d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d009      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a19      	ldr	r2, [pc, #100]	; (80075d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d004      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a18      	ldr	r2, [pc, #96]	; (80075d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d111      	bne.n	80075a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f003 0307 	and.w	r3, r3, #7
 8007586:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2b06      	cmp	r3, #6
 800758c:	d010      	beq.n	80075b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0201 	orr.w	r2, r2, #1
 800759c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759e:	e007      	b.n	80075b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40010000 	.word	0x40010000
 80075c4:	40000400 	.word	0x40000400
 80075c8:	40000800 	.word	0x40000800
 80075cc:	40000c00 	.word	0x40000c00
 80075d0:	40010400 	.word	0x40010400
 80075d4:	40014000 	.word	0x40014000
 80075d8:	40001800 	.word	0x40001800

080075dc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68da      	ldr	r2, [r3, #12]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f022 0201 	bic.w	r2, r2, #1
 80075f2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6a1a      	ldr	r2, [r3, #32]
 80075fa:	f241 1311 	movw	r3, #4369	; 0x1111
 80075fe:	4013      	ands	r3, r2
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10f      	bne.n	8007624 <HAL_TIM_Base_Stop_IT+0x48>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6a1a      	ldr	r2, [r3, #32]
 800760a:	f240 4344 	movw	r3, #1092	; 0x444
 800760e:	4013      	ands	r3, r2
 8007610:	2b00      	cmp	r3, #0
 8007612:	d107      	bne.n	8007624 <HAL_TIM_Base_Stop_IT+0x48>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f022 0201 	bic.w	r2, r2, #1
 8007622:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr

0800763a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b082      	sub	sp, #8
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d101      	bne.n	800764c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e041      	b.n	80076d0 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b00      	cmp	r3, #0
 8007656:	d106      	bne.n	8007666 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7fc fcfb 	bl	800405c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2202      	movs	r2, #2
 800766a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	3304      	adds	r3, #4
 8007676:	4619      	mov	r1, r3
 8007678:	4610      	mov	r0, r2
 800767a:	f000 fcb9 	bl	8007ff0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2201      	movs	r2, #1
 8007682:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2201      	movs	r2, #1
 80076a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d104      	bne.n	80076f2 <HAL_TIM_IC_Start_IT+0x1a>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	e013      	b.n	800771a <HAL_TIM_IC_Start_IT+0x42>
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d104      	bne.n	8007702 <HAL_TIM_IC_Start_IT+0x2a>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	e00b      	b.n	800771a <HAL_TIM_IC_Start_IT+0x42>
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	2b08      	cmp	r3, #8
 8007706:	d104      	bne.n	8007712 <HAL_TIM_IC_Start_IT+0x3a>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800770e:	b2db      	uxtb	r3, r3
 8007710:	e003      	b.n	800771a <HAL_TIM_IC_Start_IT+0x42>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007718:	b2db      	uxtb	r3, r3
 800771a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d104      	bne.n	800772c <HAL_TIM_IC_Start_IT+0x54>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007728:	b2db      	uxtb	r3, r3
 800772a:	e013      	b.n	8007754 <HAL_TIM_IC_Start_IT+0x7c>
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	2b04      	cmp	r3, #4
 8007730:	d104      	bne.n	800773c <HAL_TIM_IC_Start_IT+0x64>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007738:	b2db      	uxtb	r3, r3
 800773a:	e00b      	b.n	8007754 <HAL_TIM_IC_Start_IT+0x7c>
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b08      	cmp	r3, #8
 8007740:	d104      	bne.n	800774c <HAL_TIM_IC_Start_IT+0x74>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007748:	b2db      	uxtb	r3, r3
 800774a:	e003      	b.n	8007754 <HAL_TIM_IC_Start_IT+0x7c>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007752:	b2db      	uxtb	r3, r3
 8007754:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007756:	7bfb      	ldrb	r3, [r7, #15]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d102      	bne.n	8007762 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800775c:	7bbb      	ldrb	r3, [r7, #14]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d001      	beq.n	8007766 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e0c7      	b.n	80078f6 <HAL_TIM_IC_Start_IT+0x21e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d104      	bne.n	8007776 <HAL_TIM_IC_Start_IT+0x9e>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007774:	e013      	b.n	800779e <HAL_TIM_IC_Start_IT+0xc6>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b04      	cmp	r3, #4
 800777a:	d104      	bne.n	8007786 <HAL_TIM_IC_Start_IT+0xae>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007784:	e00b      	b.n	800779e <HAL_TIM_IC_Start_IT+0xc6>
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	2b08      	cmp	r3, #8
 800778a:	d104      	bne.n	8007796 <HAL_TIM_IC_Start_IT+0xbe>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007794:	e003      	b.n	800779e <HAL_TIM_IC_Start_IT+0xc6>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2202      	movs	r2, #2
 800779a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d104      	bne.n	80077ae <HAL_TIM_IC_Start_IT+0xd6>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2202      	movs	r2, #2
 80077a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077ac:	e013      	b.n	80077d6 <HAL_TIM_IC_Start_IT+0xfe>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	2b04      	cmp	r3, #4
 80077b2:	d104      	bne.n	80077be <HAL_TIM_IC_Start_IT+0xe6>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077bc:	e00b      	b.n	80077d6 <HAL_TIM_IC_Start_IT+0xfe>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d104      	bne.n	80077ce <HAL_TIM_IC_Start_IT+0xf6>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2202      	movs	r2, #2
 80077c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077cc:	e003      	b.n	80077d6 <HAL_TIM_IC_Start_IT+0xfe>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2202      	movs	r2, #2
 80077d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b0c      	cmp	r3, #12
 80077da:	d841      	bhi.n	8007860 <HAL_TIM_IC_Start_IT+0x188>
 80077dc:	a201      	add	r2, pc, #4	; (adr r2, 80077e4 <HAL_TIM_IC_Start_IT+0x10c>)
 80077de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e2:	bf00      	nop
 80077e4:	08007819 	.word	0x08007819
 80077e8:	08007861 	.word	0x08007861
 80077ec:	08007861 	.word	0x08007861
 80077f0:	08007861 	.word	0x08007861
 80077f4:	0800782b 	.word	0x0800782b
 80077f8:	08007861 	.word	0x08007861
 80077fc:	08007861 	.word	0x08007861
 8007800:	08007861 	.word	0x08007861
 8007804:	0800783d 	.word	0x0800783d
 8007808:	08007861 	.word	0x08007861
 800780c:	08007861 	.word	0x08007861
 8007810:	08007861 	.word	0x08007861
 8007814:	0800784f 	.word	0x0800784f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68da      	ldr	r2, [r3, #12]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0202 	orr.w	r2, r2, #2
 8007826:	60da      	str	r2, [r3, #12]
      break;
 8007828:	e01b      	b.n	8007862 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68da      	ldr	r2, [r3, #12]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f042 0204 	orr.w	r2, r2, #4
 8007838:	60da      	str	r2, [r3, #12]
      break;
 800783a:	e012      	b.n	8007862 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68da      	ldr	r2, [r3, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f042 0208 	orr.w	r2, r2, #8
 800784a:	60da      	str	r2, [r3, #12]
      break;
 800784c:	e009      	b.n	8007862 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68da      	ldr	r2, [r3, #12]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f042 0210 	orr.w	r2, r2, #16
 800785c:	60da      	str	r2, [r3, #12]
      break;
 800785e:	e000      	b.n	8007862 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8007860:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2201      	movs	r2, #1
 8007868:	6839      	ldr	r1, [r7, #0]
 800786a:	4618      	mov	r0, r3
 800786c:	f000 fe24 	bl	80084b8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a22      	ldr	r2, [pc, #136]	; (8007900 <HAL_TIM_IC_Start_IT+0x228>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d022      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007882:	d01d      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a1e      	ldr	r2, [pc, #120]	; (8007904 <HAL_TIM_IC_Start_IT+0x22c>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d018      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a1d      	ldr	r2, [pc, #116]	; (8007908 <HAL_TIM_IC_Start_IT+0x230>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d013      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a1b      	ldr	r2, [pc, #108]	; (800790c <HAL_TIM_IC_Start_IT+0x234>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d00e      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a1a      	ldr	r2, [pc, #104]	; (8007910 <HAL_TIM_IC_Start_IT+0x238>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d009      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a18      	ldr	r2, [pc, #96]	; (8007914 <HAL_TIM_IC_Start_IT+0x23c>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d004      	beq.n	80078c0 <HAL_TIM_IC_Start_IT+0x1e8>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a17      	ldr	r2, [pc, #92]	; (8007918 <HAL_TIM_IC_Start_IT+0x240>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d111      	bne.n	80078e4 <HAL_TIM_IC_Start_IT+0x20c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 0307 	and.w	r3, r3, #7
 80078ca:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2b06      	cmp	r3, #6
 80078d0:	d010      	beq.n	80078f4 <HAL_TIM_IC_Start_IT+0x21c>
    {
      __HAL_TIM_ENABLE(htim);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f042 0201 	orr.w	r2, r2, #1
 80078e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078e2:	e007      	b.n	80078f4 <HAL_TIM_IC_Start_IT+0x21c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f042 0201 	orr.w	r2, r2, #1
 80078f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	40010000 	.word	0x40010000
 8007904:	40000400 	.word	0x40000400
 8007908:	40000800 	.word	0x40000800
 800790c:	40000c00 	.word	0x40000c00
 8007910:	40010400 	.word	0x40010400
 8007914:	40014000 	.word	0x40014000
 8007918:	40001800 	.word	0x40001800

0800791c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	2b0c      	cmp	r3, #12
 800792a:	d841      	bhi.n	80079b0 <HAL_TIM_IC_Stop_IT+0x94>
 800792c:	a201      	add	r2, pc, #4	; (adr r2, 8007934 <HAL_TIM_IC_Stop_IT+0x18>)
 800792e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007932:	bf00      	nop
 8007934:	08007969 	.word	0x08007969
 8007938:	080079b1 	.word	0x080079b1
 800793c:	080079b1 	.word	0x080079b1
 8007940:	080079b1 	.word	0x080079b1
 8007944:	0800797b 	.word	0x0800797b
 8007948:	080079b1 	.word	0x080079b1
 800794c:	080079b1 	.word	0x080079b1
 8007950:	080079b1 	.word	0x080079b1
 8007954:	0800798d 	.word	0x0800798d
 8007958:	080079b1 	.word	0x080079b1
 800795c:	080079b1 	.word	0x080079b1
 8007960:	080079b1 	.word	0x080079b1
 8007964:	0800799f 	.word	0x0800799f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68da      	ldr	r2, [r3, #12]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f022 0202 	bic.w	r2, r2, #2
 8007976:	60da      	str	r2, [r3, #12]
      break;
 8007978:	e01b      	b.n	80079b2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68da      	ldr	r2, [r3, #12]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f022 0204 	bic.w	r2, r2, #4
 8007988:	60da      	str	r2, [r3, #12]
      break;
 800798a:	e012      	b.n	80079b2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0208 	bic.w	r2, r2, #8
 800799a:	60da      	str	r2, [r3, #12]
      break;
 800799c:	e009      	b.n	80079b2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68da      	ldr	r2, [r3, #12]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f022 0210 	bic.w	r2, r2, #16
 80079ac:	60da      	str	r2, [r3, #12]
      break;
 80079ae:	e000      	b.n	80079b2 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80079b0:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2200      	movs	r2, #0
 80079b8:	6839      	ldr	r1, [r7, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 fd7c 	bl	80084b8 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6a1a      	ldr	r2, [r3, #32]
 80079c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80079ca:	4013      	ands	r3, r2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d10f      	bne.n	80079f0 <HAL_TIM_IC_Stop_IT+0xd4>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6a1a      	ldr	r2, [r3, #32]
 80079d6:	f240 4344 	movw	r3, #1092	; 0x444
 80079da:	4013      	ands	r3, r2
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d107      	bne.n	80079f0 <HAL_TIM_IC_Stop_IT+0xd4>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 0201 	bic.w	r2, r2, #1
 80079ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d104      	bne.n	8007a00 <HAL_TIM_IC_Stop_IT+0xe4>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079fe:	e013      	b.n	8007a28 <HAL_TIM_IC_Stop_IT+0x10c>
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	2b04      	cmp	r3, #4
 8007a04:	d104      	bne.n	8007a10 <HAL_TIM_IC_Stop_IT+0xf4>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a0e:	e00b      	b.n	8007a28 <HAL_TIM_IC_Stop_IT+0x10c>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b08      	cmp	r3, #8
 8007a14:	d104      	bne.n	8007a20 <HAL_TIM_IC_Stop_IT+0x104>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a1e:	e003      	b.n	8007a28 <HAL_TIM_IC_Stop_IT+0x10c>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d104      	bne.n	8007a38 <HAL_TIM_IC_Stop_IT+0x11c>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a36:	e013      	b.n	8007a60 <HAL_TIM_IC_Stop_IT+0x144>
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	2b04      	cmp	r3, #4
 8007a3c:	d104      	bne.n	8007a48 <HAL_TIM_IC_Stop_IT+0x12c>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a46:	e00b      	b.n	8007a60 <HAL_TIM_IC_Stop_IT+0x144>
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b08      	cmp	r3, #8
 8007a4c:	d104      	bne.n	8007a58 <HAL_TIM_IC_Stop_IT+0x13c>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a56:	e003      	b.n	8007a60 <HAL_TIM_IC_Stop_IT+0x144>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}
 8007a6a:	bf00      	nop

08007a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	f003 0302 	and.w	r3, r3, #2
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d122      	bne.n	8007ac8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	f003 0302 	and.w	r3, r3, #2
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d11b      	bne.n	8007ac8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f06f 0202 	mvn.w	r2, #2
 8007a98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	f003 0303 	and.w	r3, r3, #3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fa f99e 	bl	8001df0 <HAL_TIM_IC_CaptureCallback>
 8007ab4:	e005      	b.n	8007ac2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 fa7c 	bl	8007fb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fa83 	bl	8007fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	f003 0304 	and.w	r3, r3, #4
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d122      	bne.n	8007b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b04      	cmp	r3, #4
 8007ae2:	d11b      	bne.n	8007b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f06f 0204 	mvn.w	r2, #4
 8007aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2202      	movs	r2, #2
 8007af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	699b      	ldr	r3, [r3, #24]
 8007afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7fa f974 	bl	8001df0 <HAL_TIM_IC_CaptureCallback>
 8007b08:	e005      	b.n	8007b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f000 fa52 	bl	8007fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 fa59 	bl	8007fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	f003 0308 	and.w	r3, r3, #8
 8007b26:	2b08      	cmp	r3, #8
 8007b28:	d122      	bne.n	8007b70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	f003 0308 	and.w	r3, r3, #8
 8007b34:	2b08      	cmp	r3, #8
 8007b36:	d11b      	bne.n	8007b70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f06f 0208 	mvn.w	r2, #8
 8007b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2204      	movs	r2, #4
 8007b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	f003 0303 	and.w	r3, r3, #3
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d003      	beq.n	8007b5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7fa f94a 	bl	8001df0 <HAL_TIM_IC_CaptureCallback>
 8007b5c:	e005      	b.n	8007b6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 fa28 	bl	8007fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 fa2f 	bl	8007fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	f003 0310 	and.w	r3, r3, #16
 8007b7a:	2b10      	cmp	r3, #16
 8007b7c:	d122      	bne.n	8007bc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	2b10      	cmp	r3, #16
 8007b8a:	d11b      	bne.n	8007bc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f06f 0210 	mvn.w	r2, #16
 8007b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2208      	movs	r2, #8
 8007b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fa f920 	bl	8001df0 <HAL_TIM_IC_CaptureCallback>
 8007bb0:	e005      	b.n	8007bbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f9fe 	bl	8007fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 fa05 	bl	8007fc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	691b      	ldr	r3, [r3, #16]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d10e      	bne.n	8007bf0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	68db      	ldr	r3, [r3, #12]
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d107      	bne.n	8007bf0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f06f 0201 	mvn.w	r2, #1
 8007be8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f7fa f8ee 	bl	8001dcc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	691b      	ldr	r3, [r3, #16]
 8007bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bfa:	2b80      	cmp	r3, #128	; 0x80
 8007bfc:	d10e      	bne.n	8007c1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c08:	2b80      	cmp	r3, #128	; 0x80
 8007c0a:	d107      	bne.n	8007c1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 fcfa 	bl	8008610 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c26:	2b40      	cmp	r3, #64	; 0x40
 8007c28:	d10e      	bne.n	8007c48 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c34:	2b40      	cmp	r3, #64	; 0x40
 8007c36:	d107      	bne.n	8007c48 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 f9ca 	bl	8007fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	691b      	ldr	r3, [r3, #16]
 8007c4e:	f003 0320 	and.w	r3, r3, #32
 8007c52:	2b20      	cmp	r3, #32
 8007c54:	d10e      	bne.n	8007c74 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68db      	ldr	r3, [r3, #12]
 8007c5c:	f003 0320 	and.w	r3, r3, #32
 8007c60:	2b20      	cmp	r3, #32
 8007c62:	d107      	bne.n	8007c74 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f06f 0220 	mvn.w	r2, #32
 8007c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 fcc4 	bl	80085fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c74:	bf00      	nop
 8007c76:	3708      	adds	r7, #8
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d101      	bne.n	8007c96 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007c92:	2302      	movs	r3, #2
 8007c94:	e082      	b.n	8007d9c <HAL_TIM_IC_ConfigChannel+0x120>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d11b      	bne.n	8007cdc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6818      	ldr	r0, [r3, #0]
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	6819      	ldr	r1, [r3, #0]
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	f000 fa3c 	bl	8008130 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	699a      	ldr	r2, [r3, #24]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 020c 	bic.w	r2, r2, #12
 8007cc6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6999      	ldr	r1, [r3, #24]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	689a      	ldr	r2, [r3, #8]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	619a      	str	r2, [r3, #24]
 8007cda:	e05a      	b.n	8007d92 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b04      	cmp	r3, #4
 8007ce0:	d11c      	bne.n	8007d1c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6818      	ldr	r0, [r3, #0]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	6819      	ldr	r1, [r3, #0]
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	f000 fac0 	bl	8008276 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	699a      	ldr	r2, [r3, #24]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007d04:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6999      	ldr	r1, [r3, #24]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	021a      	lsls	r2, r3, #8
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	430a      	orrs	r2, r1
 8007d18:	619a      	str	r2, [r3, #24]
 8007d1a:	e03a      	b.n	8007d92 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2b08      	cmp	r3, #8
 8007d20:	d11b      	bne.n	8007d5a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6818      	ldr	r0, [r3, #0]
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	6819      	ldr	r1, [r3, #0]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f000 fb0d 	bl	8008350 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	69da      	ldr	r2, [r3, #28]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f022 020c 	bic.w	r2, r2, #12
 8007d44:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	69d9      	ldr	r1, [r3, #28]
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	689a      	ldr	r2, [r3, #8]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	430a      	orrs	r2, r1
 8007d56:	61da      	str	r2, [r3, #28]
 8007d58:	e01b      	b.n	8007d92 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6818      	ldr	r0, [r3, #0]
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	6819      	ldr	r1, [r3, #0]
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	685a      	ldr	r2, [r3, #4]
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	f000 fb2d 	bl	80083c8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	69da      	ldr	r2, [r3, #28]
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007d7c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	69d9      	ldr	r1, [r3, #28]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	021a      	lsls	r2, r3, #8
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d101      	bne.n	8007dbc <HAL_TIM_ConfigClockSource+0x18>
 8007db8:	2302      	movs	r3, #2
 8007dba:	e0b3      	b.n	8007f24 <HAL_TIM_ConfigClockSource+0x180>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007dda:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007de2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007df4:	d03e      	beq.n	8007e74 <HAL_TIM_ConfigClockSource+0xd0>
 8007df6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dfa:	f200 8087 	bhi.w	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e02:	f000 8085 	beq.w	8007f10 <HAL_TIM_ConfigClockSource+0x16c>
 8007e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e0a:	d87f      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e0c:	2b70      	cmp	r3, #112	; 0x70
 8007e0e:	d01a      	beq.n	8007e46 <HAL_TIM_ConfigClockSource+0xa2>
 8007e10:	2b70      	cmp	r3, #112	; 0x70
 8007e12:	d87b      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e14:	2b60      	cmp	r3, #96	; 0x60
 8007e16:	d050      	beq.n	8007eba <HAL_TIM_ConfigClockSource+0x116>
 8007e18:	2b60      	cmp	r3, #96	; 0x60
 8007e1a:	d877      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e1c:	2b50      	cmp	r3, #80	; 0x50
 8007e1e:	d03c      	beq.n	8007e9a <HAL_TIM_ConfigClockSource+0xf6>
 8007e20:	2b50      	cmp	r3, #80	; 0x50
 8007e22:	d873      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e24:	2b40      	cmp	r3, #64	; 0x40
 8007e26:	d058      	beq.n	8007eda <HAL_TIM_ConfigClockSource+0x136>
 8007e28:	2b40      	cmp	r3, #64	; 0x40
 8007e2a:	d86f      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e2c:	2b30      	cmp	r3, #48	; 0x30
 8007e2e:	d064      	beq.n	8007efa <HAL_TIM_ConfigClockSource+0x156>
 8007e30:	2b30      	cmp	r3, #48	; 0x30
 8007e32:	d86b      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e34:	2b20      	cmp	r3, #32
 8007e36:	d060      	beq.n	8007efa <HAL_TIM_ConfigClockSource+0x156>
 8007e38:	2b20      	cmp	r3, #32
 8007e3a:	d867      	bhi.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d05c      	beq.n	8007efa <HAL_TIM_ConfigClockSource+0x156>
 8007e40:	2b10      	cmp	r3, #16
 8007e42:	d05a      	beq.n	8007efa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007e44:	e062      	b.n	8007f0c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6818      	ldr	r0, [r3, #0]
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	6899      	ldr	r1, [r3, #8]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	685a      	ldr	r2, [r3, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	68db      	ldr	r3, [r3, #12]
 8007e56:	f000 fb0f 	bl	8008478 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e68:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	609a      	str	r2, [r3, #8]
      break;
 8007e72:	e04e      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6818      	ldr	r0, [r3, #0]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	6899      	ldr	r1, [r3, #8]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f000 faf8 	bl	8008478 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	689a      	ldr	r2, [r3, #8]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e96:	609a      	str	r2, [r3, #8]
      break;
 8007e98:	e03b      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6818      	ldr	r0, [r3, #0]
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	6859      	ldr	r1, [r3, #4]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	f000 f9b6 	bl	8008218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2150      	movs	r1, #80	; 0x50
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f000 fac5 	bl	8008442 <TIM_ITRx_SetConfig>
      break;
 8007eb8:	e02b      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6818      	ldr	r0, [r3, #0]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	6859      	ldr	r1, [r3, #4]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	68db      	ldr	r3, [r3, #12]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	f000 fa12 	bl	80082f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2160      	movs	r1, #96	; 0x60
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f000 fab5 	bl	8008442 <TIM_ITRx_SetConfig>
      break;
 8007ed8:	e01b      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6818      	ldr	r0, [r3, #0]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	6859      	ldr	r1, [r3, #4]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	f000 f996 	bl	8008218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2140      	movs	r1, #64	; 0x40
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f000 faa5 	bl	8008442 <TIM_ITRx_SetConfig>
      break;
 8007ef8:	e00b      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4619      	mov	r1, r3
 8007f04:	4610      	mov	r0, r2
 8007f06:	f000 fa9c 	bl	8008442 <TIM_ITRx_SetConfig>
        break;
 8007f0a:	e002      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f0c:	bf00      	nop
 8007f0e:	e000      	b.n	8007f12 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007f36:	2300      	movs	r3, #0
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b0c      	cmp	r3, #12
 8007f3e:	d831      	bhi.n	8007fa4 <HAL_TIM_ReadCapturedValue+0x78>
 8007f40:	a201      	add	r2, pc, #4	; (adr r2, 8007f48 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f46:	bf00      	nop
 8007f48:	08007f7d 	.word	0x08007f7d
 8007f4c:	08007fa5 	.word	0x08007fa5
 8007f50:	08007fa5 	.word	0x08007fa5
 8007f54:	08007fa5 	.word	0x08007fa5
 8007f58:	08007f87 	.word	0x08007f87
 8007f5c:	08007fa5 	.word	0x08007fa5
 8007f60:	08007fa5 	.word	0x08007fa5
 8007f64:	08007fa5 	.word	0x08007fa5
 8007f68:	08007f91 	.word	0x08007f91
 8007f6c:	08007fa5 	.word	0x08007fa5
 8007f70:	08007fa5 	.word	0x08007fa5
 8007f74:	08007fa5 	.word	0x08007fa5
 8007f78:	08007f9b 	.word	0x08007f9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f82:	60fb      	str	r3, [r7, #12]

      break;
 8007f84:	e00f      	b.n	8007fa6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8c:	60fb      	str	r3, [r7, #12]

      break;
 8007f8e:	e00a      	b.n	8007fa6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f96:	60fb      	str	r3, [r7, #12]

      break;
 8007f98:	e005      	b.n	8007fa6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa0:	60fb      	str	r3, [r7, #12]

      break;
 8007fa2:	e000      	b.n	8007fa6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007fa4:	bf00      	nop
  }

  return tmpreg;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3714      	adds	r7, #20
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	4a40      	ldr	r2, [pc, #256]	; (8008104 <TIM_Base_SetConfig+0x114>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d013      	beq.n	8008030 <TIM_Base_SetConfig+0x40>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800800e:	d00f      	beq.n	8008030 <TIM_Base_SetConfig+0x40>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a3d      	ldr	r2, [pc, #244]	; (8008108 <TIM_Base_SetConfig+0x118>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d00b      	beq.n	8008030 <TIM_Base_SetConfig+0x40>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a3c      	ldr	r2, [pc, #240]	; (800810c <TIM_Base_SetConfig+0x11c>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d007      	beq.n	8008030 <TIM_Base_SetConfig+0x40>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a3b      	ldr	r2, [pc, #236]	; (8008110 <TIM_Base_SetConfig+0x120>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d003      	beq.n	8008030 <TIM_Base_SetConfig+0x40>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a3a      	ldr	r2, [pc, #232]	; (8008114 <TIM_Base_SetConfig+0x124>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d108      	bne.n	8008042 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008036:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	4313      	orrs	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4a2f      	ldr	r2, [pc, #188]	; (8008104 <TIM_Base_SetConfig+0x114>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d02b      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008050:	d027      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	4a2c      	ldr	r2, [pc, #176]	; (8008108 <TIM_Base_SetConfig+0x118>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d023      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a2b      	ldr	r2, [pc, #172]	; (800810c <TIM_Base_SetConfig+0x11c>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d01f      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a2a      	ldr	r2, [pc, #168]	; (8008110 <TIM_Base_SetConfig+0x120>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d01b      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a29      	ldr	r2, [pc, #164]	; (8008114 <TIM_Base_SetConfig+0x124>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d017      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a28      	ldr	r2, [pc, #160]	; (8008118 <TIM_Base_SetConfig+0x128>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d013      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a27      	ldr	r2, [pc, #156]	; (800811c <TIM_Base_SetConfig+0x12c>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d00f      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a26      	ldr	r2, [pc, #152]	; (8008120 <TIM_Base_SetConfig+0x130>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d00b      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a25      	ldr	r2, [pc, #148]	; (8008124 <TIM_Base_SetConfig+0x134>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d007      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a24      	ldr	r2, [pc, #144]	; (8008128 <TIM_Base_SetConfig+0x138>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d003      	beq.n	80080a2 <TIM_Base_SetConfig+0xb2>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a23      	ldr	r2, [pc, #140]	; (800812c <TIM_Base_SetConfig+0x13c>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d108      	bne.n	80080b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	695b      	ldr	r3, [r3, #20]
 80080be:	4313      	orrs	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	689a      	ldr	r2, [r3, #8]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a0a      	ldr	r2, [pc, #40]	; (8008104 <TIM_Base_SetConfig+0x114>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d003      	beq.n	80080e8 <TIM_Base_SetConfig+0xf8>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a0c      	ldr	r2, [pc, #48]	; (8008114 <TIM_Base_SetConfig+0x124>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d103      	bne.n	80080f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	691a      	ldr	r2, [r3, #16]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2201      	movs	r2, #1
 80080f4:	615a      	str	r2, [r3, #20]
}
 80080f6:	bf00      	nop
 80080f8:	3714      	adds	r7, #20
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	40010000 	.word	0x40010000
 8008108:	40000400 	.word	0x40000400
 800810c:	40000800 	.word	0x40000800
 8008110:	40000c00 	.word	0x40000c00
 8008114:	40010400 	.word	0x40010400
 8008118:	40014000 	.word	0x40014000
 800811c:	40014400 	.word	0x40014400
 8008120:	40014800 	.word	0x40014800
 8008124:	40001800 	.word	0x40001800
 8008128:	40001c00 	.word	0x40001c00
 800812c:	40002000 	.word	0x40002000

08008130 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008130:	b480      	push	{r7}
 8008132:	b087      	sub	sp, #28
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]
 800813c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6a1b      	ldr	r3, [r3, #32]
 8008142:	f023 0201 	bic.w	r2, r3, #1
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	699b      	ldr	r3, [r3, #24]
 800814e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a1b      	ldr	r3, [r3, #32]
 8008154:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	4a28      	ldr	r2, [pc, #160]	; (80081fc <TIM_TI1_SetConfig+0xcc>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d01b      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008164:	d017      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	4a25      	ldr	r2, [pc, #148]	; (8008200 <TIM_TI1_SetConfig+0xd0>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d013      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	4a24      	ldr	r2, [pc, #144]	; (8008204 <TIM_TI1_SetConfig+0xd4>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d00f      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	4a23      	ldr	r2, [pc, #140]	; (8008208 <TIM_TI1_SetConfig+0xd8>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d00b      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	4a22      	ldr	r2, [pc, #136]	; (800820c <TIM_TI1_SetConfig+0xdc>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d007      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	4a21      	ldr	r2, [pc, #132]	; (8008210 <TIM_TI1_SetConfig+0xe0>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d003      	beq.n	8008196 <TIM_TI1_SetConfig+0x66>
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4a20      	ldr	r2, [pc, #128]	; (8008214 <TIM_TI1_SetConfig+0xe4>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d101      	bne.n	800819a <TIM_TI1_SetConfig+0x6a>
 8008196:	2301      	movs	r3, #1
 8008198:	e000      	b.n	800819c <TIM_TI1_SetConfig+0x6c>
 800819a:	2300      	movs	r3, #0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d008      	beq.n	80081b2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	f023 0303 	bic.w	r3, r3, #3
 80081a6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	617b      	str	r3, [r7, #20]
 80081b0:	e003      	b.n	80081ba <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f043 0301 	orr.w	r3, r3, #1
 80081b8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80081c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	f023 030a 	bic.w	r3, r3, #10
 80081d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f003 030a 	and.w	r3, r3, #10
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	4313      	orrs	r3, r2
 80081e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	697a      	ldr	r2, [r7, #20]
 80081e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	621a      	str	r2, [r3, #32]
}
 80081ee:	bf00      	nop
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	40010000 	.word	0x40010000
 8008200:	40000400 	.word	0x40000400
 8008204:	40000800 	.word	0x40000800
 8008208:	40000c00 	.word	0x40000c00
 800820c:	40010400 	.word	0x40010400
 8008210:	40014000 	.word	0x40014000
 8008214:	40001800 	.word	0x40001800

08008218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	6a1b      	ldr	r3, [r3, #32]
 8008228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6a1b      	ldr	r3, [r3, #32]
 800822e:	f023 0201 	bic.w	r2, r3, #1
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	011b      	lsls	r3, r3, #4
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	4313      	orrs	r3, r2
 800824c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f023 030a 	bic.w	r3, r3, #10
 8008254:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008256:	697a      	ldr	r2, [r7, #20]
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	697a      	ldr	r2, [r7, #20]
 8008268:	621a      	str	r2, [r3, #32]
}
 800826a:	bf00      	nop
 800826c:	371c      	adds	r7, #28
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr

08008276 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008276:	b480      	push	{r7}
 8008278:	b087      	sub	sp, #28
 800827a:	af00      	add	r7, sp, #0
 800827c:	60f8      	str	r0, [r7, #12]
 800827e:	60b9      	str	r1, [r7, #8]
 8008280:	607a      	str	r2, [r7, #4]
 8008282:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a1b      	ldr	r3, [r3, #32]
 8008288:	f023 0210 	bic.w	r2, r3, #16
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	021b      	lsls	r3, r3, #8
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	031b      	lsls	r3, r3, #12
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	697a      	ldr	r2, [r7, #20]
 80082be:	4313      	orrs	r3, r2
 80082c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082c8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	011b      	lsls	r3, r3, #4
 80082ce:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80082d2:	693a      	ldr	r2, [r7, #16]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	697a      	ldr	r2, [r7, #20]
 80082dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	621a      	str	r2, [r3, #32]
}
 80082e4:	bf00      	nop
 80082e6:	371c      	adds	r7, #28
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	60f8      	str	r0, [r7, #12]
 80082f8:	60b9      	str	r1, [r7, #8]
 80082fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	f023 0210 	bic.w	r2, r3, #16
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	699b      	ldr	r3, [r3, #24]
 800830c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6a1b      	ldr	r3, [r3, #32]
 8008312:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800831a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	031b      	lsls	r3, r3, #12
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	4313      	orrs	r3, r2
 8008324:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800832c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	011b      	lsls	r3, r3, #4
 8008332:	693a      	ldr	r2, [r7, #16]
 8008334:	4313      	orrs	r3, r2
 8008336:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	621a      	str	r2, [r3, #32]
}
 8008344:	bf00      	nop
 8008346:	371c      	adds	r7, #28
 8008348:	46bd      	mov	sp, r7
 800834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834e:	4770      	bx	lr

08008350 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008350:	b480      	push	{r7}
 8008352:	b087      	sub	sp, #28
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	607a      	str	r2, [r7, #4]
 800835c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6a1b      	ldr	r3, [r3, #32]
 8008374:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	f023 0303 	bic.w	r3, r3, #3
 800837c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	4313      	orrs	r3, r2
 8008384:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800838c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	011b      	lsls	r3, r3, #4
 8008392:	b2db      	uxtb	r3, r3
 8008394:	697a      	ldr	r2, [r7, #20]
 8008396:	4313      	orrs	r3, r2
 8008398:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80083a0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	021b      	lsls	r3, r3, #8
 80083a6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80083aa:	693a      	ldr	r2, [r7, #16]
 80083ac:	4313      	orrs	r3, r2
 80083ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	697a      	ldr	r2, [r7, #20]
 80083b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	693a      	ldr	r2, [r7, #16]
 80083ba:	621a      	str	r2, [r3, #32]
}
 80083bc:	bf00      	nop
 80083be:	371c      	adds	r7, #28
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b087      	sub	sp, #28
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
 80083d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6a1b      	ldr	r3, [r3, #32]
 80083da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	69db      	ldr	r3, [r3, #28]
 80083e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	6a1b      	ldr	r3, [r3, #32]
 80083ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083f4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	021b      	lsls	r3, r3, #8
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008406:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	031b      	lsls	r3, r3, #12
 800840c:	b29b      	uxth	r3, r3
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	4313      	orrs	r3, r2
 8008412:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800841a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	031b      	lsls	r3, r3, #12
 8008420:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008424:	693a      	ldr	r2, [r7, #16]
 8008426:	4313      	orrs	r3, r2
 8008428:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	697a      	ldr	r2, [r7, #20]
 800842e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	693a      	ldr	r2, [r7, #16]
 8008434:	621a      	str	r2, [r3, #32]
}
 8008436:	bf00      	nop
 8008438:	371c      	adds	r7, #28
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr

08008442 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008442:	b480      	push	{r7}
 8008444:	b085      	sub	sp, #20
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
 800844a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008458:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800845a:	683a      	ldr	r2, [r7, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	4313      	orrs	r3, r2
 8008460:	f043 0307 	orr.w	r3, r3, #7
 8008464:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	609a      	str	r2, [r3, #8]
}
 800846c:	bf00      	nop
 800846e:	3714      	adds	r7, #20
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008478:	b480      	push	{r7}
 800847a:	b087      	sub	sp, #28
 800847c:	af00      	add	r7, sp, #0
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
 8008484:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008492:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	021a      	lsls	r2, r3, #8
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	431a      	orrs	r2, r3
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4313      	orrs	r3, r2
 80084a0:	697a      	ldr	r2, [r7, #20]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	609a      	str	r2, [r3, #8]
}
 80084ac:	bf00      	nop
 80084ae:	371c      	adds	r7, #28
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b087      	sub	sp, #28
 80084bc:	af00      	add	r7, sp, #0
 80084be:	60f8      	str	r0, [r7, #12]
 80084c0:	60b9      	str	r1, [r7, #8]
 80084c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	f003 031f 	and.w	r3, r3, #31
 80084ca:	2201      	movs	r2, #1
 80084cc:	fa02 f303 	lsl.w	r3, r2, r3
 80084d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6a1a      	ldr	r2, [r3, #32]
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	43db      	mvns	r3, r3
 80084da:	401a      	ands	r2, r3
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6a1a      	ldr	r2, [r3, #32]
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	f003 031f 	and.w	r3, r3, #31
 80084ea:	6879      	ldr	r1, [r7, #4]
 80084ec:	fa01 f303 	lsl.w	r3, r1, r3
 80084f0:	431a      	orrs	r2, r3
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	621a      	str	r2, [r3, #32]
}
 80084f6:	bf00      	nop
 80084f8:	371c      	adds	r7, #28
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
	...

08008504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008514:	2b01      	cmp	r3, #1
 8008516:	d101      	bne.n	800851c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008518:	2302      	movs	r3, #2
 800851a:	e05a      	b.n	80085d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2202      	movs	r2, #2
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68fa      	ldr	r2, [r7, #12]
 8008554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	4a21      	ldr	r2, [pc, #132]	; (80085e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d022      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008568:	d01d      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a1d      	ldr	r2, [pc, #116]	; (80085e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d018      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a1b      	ldr	r2, [pc, #108]	; (80085e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d013      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a1a      	ldr	r2, [pc, #104]	; (80085ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d00e      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a18      	ldr	r2, [pc, #96]	; (80085f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d009      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a17      	ldr	r2, [pc, #92]	; (80085f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d004      	beq.n	80085a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a15      	ldr	r2, [pc, #84]	; (80085f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d10c      	bne.n	80085c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	68ba      	ldr	r2, [r7, #8]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2201      	movs	r2, #1
 80085c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3714      	adds	r7, #20
 80085d6:	46bd      	mov	sp, r7
 80085d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085dc:	4770      	bx	lr
 80085de:	bf00      	nop
 80085e0:	40010000 	.word	0x40010000
 80085e4:	40000400 	.word	0x40000400
 80085e8:	40000800 	.word	0x40000800
 80085ec:	40000c00 	.word	0x40000c00
 80085f0:	40010400 	.word	0x40010400
 80085f4:	40014000 	.word	0x40014000
 80085f8:	40001800 	.word	0x40001800

080085fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008618:	bf00      	nop
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d101      	bne.n	8008636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e03f      	b.n	80086b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d106      	bne.n	8008650 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2200      	movs	r2, #0
 8008646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f7fb fde8 	bl	8004220 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2224      	movs	r2, #36	; 0x24
 8008654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008666:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fcfd 	bl	8009068 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	691a      	ldr	r2, [r3, #16]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800867c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	695a      	ldr	r2, [r3, #20]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800868c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	68da      	ldr	r2, [r3, #12]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800869c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2220      	movs	r2, #32
 80086b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3708      	adds	r7, #8
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b084      	sub	sp, #16
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	60f8      	str	r0, [r7, #12]
 80086c6:	60b9      	str	r1, [r7, #8]
 80086c8:	4613      	mov	r3, r2
 80086ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80086d2:	b2db      	uxtb	r3, r3
 80086d4:	2b20      	cmp	r3, #32
 80086d6:	d11d      	bne.n	8008714 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d002      	beq.n	80086e4 <HAL_UART_Receive_DMA+0x26>
 80086de:	88fb      	ldrh	r3, [r7, #6]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d101      	bne.n	80086e8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	e016      	b.n	8008716 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d101      	bne.n	80086f6 <HAL_UART_Receive_DMA+0x38>
 80086f2:	2302      	movs	r3, #2
 80086f4:	e00f      	b.n	8008716 <HAL_UART_Receive_DMA+0x58>
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2200      	movs	r2, #0
 8008702:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8008704:	88fb      	ldrh	r3, [r7, #6]
 8008706:	461a      	mov	r2, r3
 8008708:	68b9      	ldr	r1, [r7, #8]
 800870a:	68f8      	ldr	r0, [r7, #12]
 800870c:	f000 faf2 	bl	8008cf4 <UART_Start_Receive_DMA>
 8008710:	4603      	mov	r3, r0
 8008712:	e000      	b.n	8008716 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008714:	2302      	movs	r3, #2
  }
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b084      	sub	sp, #16
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008726:	2300      	movs	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	695b      	ldr	r3, [r3, #20]
 8008730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008734:	2b80      	cmp	r3, #128	; 0x80
 8008736:	bf0c      	ite	eq
 8008738:	2301      	moveq	r3, #1
 800873a:	2300      	movne	r3, #0
 800873c:	b2db      	uxtb	r3, r3
 800873e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008746:	b2db      	uxtb	r3, r3
 8008748:	2b21      	cmp	r3, #33	; 0x21
 800874a:	d116      	bne.n	800877a <HAL_UART_DMAStop+0x5c>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d013      	beq.n	800877a <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	695a      	ldr	r2, [r3, #20]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008760:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008766:	2b00      	cmp	r3, #0
 8008768:	d004      	beq.n	8008774 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800876e:	4618      	mov	r0, r3
 8008770:	f7fc f8b2 	bl	80048d8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 fb21 	bl	8008dbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008784:	2b40      	cmp	r3, #64	; 0x40
 8008786:	bf0c      	ite	eq
 8008788:	2301      	moveq	r3, #1
 800878a:	2300      	movne	r3, #0
 800878c:	b2db      	uxtb	r3, r3
 800878e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b22      	cmp	r3, #34	; 0x22
 800879a:	d116      	bne.n	80087ca <HAL_UART_DMAStop+0xac>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d013      	beq.n	80087ca <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	695a      	ldr	r2, [r3, #20]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087b0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d004      	beq.n	80087c4 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087be:	4618      	mov	r0, r3
 80087c0:	f7fc f88a 	bl	80048d8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 fb0f 	bl	8008de8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80087ca:	2300      	movs	r3, #0
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3710      	adds	r7, #16
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08a      	sub	sp, #40	; 0x28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68db      	ldr	r3, [r3, #12]
 80087ea:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	695b      	ldr	r3, [r3, #20]
 80087f2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80087f4:	2300      	movs	r3, #0
 80087f6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80087fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fe:	f003 030f 	and.w	r3, r3, #15
 8008802:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d10d      	bne.n	8008826 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800880a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880c:	f003 0320 	and.w	r3, r3, #32
 8008810:	2b00      	cmp	r3, #0
 8008812:	d008      	beq.n	8008826 <HAL_UART_IRQHandler+0x52>
 8008814:	6a3b      	ldr	r3, [r7, #32]
 8008816:	f003 0320 	and.w	r3, r3, #32
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 fb8b 	bl	8008f3a <UART_Receive_IT>
      return;
 8008824:	e17c      	b.n	8008b20 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008826:	69bb      	ldr	r3, [r7, #24]
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 80b1 	beq.w	8008990 <HAL_UART_IRQHandler+0x1bc>
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	f003 0301 	and.w	r3, r3, #1
 8008834:	2b00      	cmp	r3, #0
 8008836:	d105      	bne.n	8008844 <HAL_UART_IRQHandler+0x70>
 8008838:	6a3b      	ldr	r3, [r7, #32]
 800883a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800883e:	2b00      	cmp	r3, #0
 8008840:	f000 80a6 	beq.w	8008990 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	f003 0301 	and.w	r3, r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00a      	beq.n	8008864 <HAL_UART_IRQHandler+0x90>
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008854:	2b00      	cmp	r3, #0
 8008856:	d005      	beq.n	8008864 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800885c:	f043 0201 	orr.w	r2, r3, #1
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008866:	f003 0304 	and.w	r3, r3, #4
 800886a:	2b00      	cmp	r3, #0
 800886c:	d00a      	beq.n	8008884 <HAL_UART_IRQHandler+0xb0>
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d005      	beq.n	8008884 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800887c:	f043 0202 	orr.w	r2, r3, #2
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008886:	f003 0302 	and.w	r3, r3, #2
 800888a:	2b00      	cmp	r3, #0
 800888c:	d00a      	beq.n	80088a4 <HAL_UART_IRQHandler+0xd0>
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	f003 0301 	and.w	r3, r3, #1
 8008894:	2b00      	cmp	r3, #0
 8008896:	d005      	beq.n	80088a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889c:	f043 0204 	orr.w	r2, r3, #4
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80088a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a6:	f003 0308 	and.w	r3, r3, #8
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00f      	beq.n	80088ce <HAL_UART_IRQHandler+0xfa>
 80088ae:	6a3b      	ldr	r3, [r7, #32]
 80088b0:	f003 0320 	and.w	r3, r3, #32
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d104      	bne.n	80088c2 <HAL_UART_IRQHandler+0xee>
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d005      	beq.n	80088ce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c6:	f043 0208 	orr.w	r2, r3, #8
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 811f 	beq.w	8008b16 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088da:	f003 0320 	and.w	r3, r3, #32
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d007      	beq.n	80088f2 <HAL_UART_IRQHandler+0x11e>
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	f003 0320 	and.w	r3, r3, #32
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fb24 	bl	8008f3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	695b      	ldr	r3, [r3, #20]
 80088f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088fc:	2b40      	cmp	r3, #64	; 0x40
 80088fe:	bf0c      	ite	eq
 8008900:	2301      	moveq	r3, #1
 8008902:	2300      	movne	r3, #0
 8008904:	b2db      	uxtb	r3, r3
 8008906:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800890c:	f003 0308 	and.w	r3, r3, #8
 8008910:	2b00      	cmp	r3, #0
 8008912:	d102      	bne.n	800891a <HAL_UART_IRQHandler+0x146>
 8008914:	697b      	ldr	r3, [r7, #20]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d031      	beq.n	800897e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fa64 	bl	8008de8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800892a:	2b40      	cmp	r3, #64	; 0x40
 800892c:	d123      	bne.n	8008976 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	695a      	ldr	r2, [r3, #20]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800893c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008942:	2b00      	cmp	r3, #0
 8008944:	d013      	beq.n	800896e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800894a:	4a77      	ldr	r2, [pc, #476]	; (8008b28 <HAL_UART_IRQHandler+0x354>)
 800894c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008952:	4618      	mov	r0, r3
 8008954:	f7fc f830 	bl	80049b8 <HAL_DMA_Abort_IT>
 8008958:	4603      	mov	r3, r0
 800895a:	2b00      	cmp	r3, #0
 800895c:	d016      	beq.n	800898c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008968:	4610      	mov	r0, r2
 800896a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800896c:	e00e      	b.n	800898c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 f8fa 	bl	8008b68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008974:	e00a      	b.n	800898c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 f8f6 	bl	8008b68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800897c:	e006      	b.n	800898c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f8f2 	bl	8008b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800898a:	e0c4      	b.n	8008b16 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800898c:	bf00      	nop
    return;
 800898e:	e0c2      	b.n	8008b16 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008994:	2b01      	cmp	r3, #1
 8008996:	f040 80a2 	bne.w	8008ade <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899c:	f003 0310 	and.w	r3, r3, #16
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 809c 	beq.w	8008ade <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	f003 0310 	and.w	r3, r3, #16
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f000 8096 	beq.w	8008ade <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089b2:	2300      	movs	r3, #0
 80089b4:	60fb      	str	r3, [r7, #12]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	60fb      	str	r3, [r7, #12]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	60fb      	str	r3, [r7, #12]
 80089c6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	695b      	ldr	r3, [r3, #20]
 80089ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d2:	2b40      	cmp	r3, #64	; 0x40
 80089d4:	d14f      	bne.n	8008a76 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80089e0:	8a3b      	ldrh	r3, [r7, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 8099 	beq.w	8008b1a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80089ec:	8a3a      	ldrh	r2, [r7, #16]
 80089ee:	429a      	cmp	r2, r3
 80089f0:	f080 8093 	bcs.w	8008b1a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	8a3a      	ldrh	r2, [r7, #16]
 80089f8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a04:	d02b      	beq.n	8008a5e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68da      	ldr	r2, [r3, #12]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a14:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	695a      	ldr	r2, [r3, #20]
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f022 0201 	bic.w	r2, r2, #1
 8008a24:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	695a      	ldr	r2, [r3, #20]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a34:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2220      	movs	r2, #32
 8008a3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f022 0210 	bic.w	r2, r2, #16
 8008a52:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7fb ff3d 	bl	80048d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f884 	bl	8008b7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008a74:	e051      	b.n	8008b1a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d047      	beq.n	8008b1e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8008a8e:	8a7b      	ldrh	r3, [r7, #18]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d044      	beq.n	8008b1e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008aa2:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	695a      	ldr	r2, [r3, #20]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f022 0201 	bic.w	r2, r2, #1
 8008ab2:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2220      	movs	r2, #32
 8008ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68da      	ldr	r2, [r3, #12]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0210 	bic.w	r2, r2, #16
 8008ad0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ad2:	8a7b      	ldrh	r3, [r7, #18]
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f850 	bl	8008b7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008adc:	e01f      	b.n	8008b1e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d008      	beq.n	8008afa <HAL_UART_IRQHandler+0x326>
 8008ae8:	6a3b      	ldr	r3, [r7, #32]
 8008aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f9b9 	bl	8008e6a <UART_Transmit_IT>
    return;
 8008af8:	e012      	b.n	8008b20 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d00d      	beq.n	8008b20 <HAL_UART_IRQHandler+0x34c>
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d008      	beq.n	8008b20 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f9fb 	bl	8008f0a <UART_EndTransmit_IT>
    return;
 8008b14:	e004      	b.n	8008b20 <HAL_UART_IRQHandler+0x34c>
    return;
 8008b16:	bf00      	nop
 8008b18:	e002      	b.n	8008b20 <HAL_UART_IRQHandler+0x34c>
      return;
 8008b1a:	bf00      	nop
 8008b1c:	e000      	b.n	8008b20 <HAL_UART_IRQHandler+0x34c>
      return;
 8008b1e:	bf00      	nop
  }
}
 8008b20:	3728      	adds	r7, #40	; 0x28
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	08008e43 	.word	0x08008e43

08008b2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008b48:	bf00      	nop
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	460b      	mov	r3, r1
 8008b86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ba0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d12a      	bne.n	8008c06 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68da      	ldr	r2, [r3, #12]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008bc4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	695a      	ldr	r2, [r3, #20]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f022 0201 	bic.w	r2, r2, #1
 8008bd4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	695a      	ldr	r2, [r3, #20]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008be4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2220      	movs	r2, #32
 8008bea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d107      	bne.n	8008c06 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68da      	ldr	r2, [r3, #12]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f022 0210 	bic.w	r2, r2, #16
 8008c04:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	d106      	bne.n	8008c1c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c12:	4619      	mov	r1, r3
 8008c14:	68f8      	ldr	r0, [r7, #12]
 8008c16:	f7ff ffb1 	bl	8008b7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c1a:	e002      	b.n	8008c22 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008c1c:	68f8      	ldr	r0, [r7, #12]
 8008c1e:	f7ff ff8f 	bl	8008b40 <HAL_UART_RxCpltCallback>
}
 8008c22:	bf00      	nop
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b084      	sub	sp, #16
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c36:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d108      	bne.n	8008c52 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c44:	085b      	lsrs	r3, r3, #1
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	4619      	mov	r1, r3
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f7ff ff96 	bl	8008b7c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c50:	e002      	b.n	8008c58 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f7ff ff7e 	bl	8008b54 <HAL_UART_RxHalfCpltCallback>
}
 8008c58:	bf00      	nop
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c70:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c7c:	2b80      	cmp	r3, #128	; 0x80
 8008c7e:	bf0c      	ite	eq
 8008c80:	2301      	moveq	r3, #1
 8008c82:	2300      	movne	r3, #0
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	2b21      	cmp	r3, #33	; 0x21
 8008c92:	d108      	bne.n	8008ca6 <UART_DMAError+0x46>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d005      	beq.n	8008ca6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008ca0:	68b8      	ldr	r0, [r7, #8]
 8008ca2:	f000 f88b 	bl	8008dbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb0:	2b40      	cmp	r3, #64	; 0x40
 8008cb2:	bf0c      	ite	eq
 8008cb4:	2301      	moveq	r3, #1
 8008cb6:	2300      	movne	r3, #0
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b22      	cmp	r3, #34	; 0x22
 8008cc6:	d108      	bne.n	8008cda <UART_DMAError+0x7a>
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d005      	beq.n	8008cda <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008cd4:	68b8      	ldr	r0, [r7, #8]
 8008cd6:	f000 f887 	bl	8008de8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cde:	f043 0210 	orr.w	r2, r3, #16
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ce6:	68b8      	ldr	r0, [r7, #8]
 8008ce8:	f7ff ff3e 	bl	8008b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cec:	bf00      	nop
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	88fa      	ldrh	r2, [r7, #6]
 8008d0c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2200      	movs	r2, #0
 8008d12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	2222      	movs	r2, #34	; 0x22
 8008d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d20:	4a23      	ldr	r2, [pc, #140]	; (8008db0 <UART_Start_Receive_DMA+0xbc>)
 8008d22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d28:	4a22      	ldr	r2, [pc, #136]	; (8008db4 <UART_Start_Receive_DMA+0xc0>)
 8008d2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d30:	4a21      	ldr	r2, [pc, #132]	; (8008db8 <UART_Start_Receive_DMA+0xc4>)
 8008d32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d38:	2200      	movs	r2, #0
 8008d3a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008d3c:	f107 0308 	add.w	r3, r7, #8
 8008d40:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3304      	adds	r3, #4
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	88fb      	ldrh	r3, [r7, #6]
 8008d54:	f7fb fd68 	bl	8004828 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008d58:	2300      	movs	r3, #0
 8008d5a:	613b      	str	r3, [r7, #16]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	613b      	str	r3, [r7, #16]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	613b      	str	r3, [r7, #16]
 8008d6c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	68da      	ldr	r2, [r3, #12]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d84:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	695a      	ldr	r2, [r3, #20]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f042 0201 	orr.w	r2, r2, #1
 8008d94:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	695a      	ldr	r2, [r3, #20]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008da4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008da6:	2300      	movs	r3, #0
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	08008b95 	.word	0x08008b95
 8008db4:	08008c2b 	.word	0x08008c2b
 8008db8:	08008c61 	.word	0x08008c61

08008dbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68da      	ldr	r2, [r3, #12]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008dd2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2220      	movs	r2, #32
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68da      	ldr	r2, [r3, #12]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008dfe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	695a      	ldr	r2, [r3, #20]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f022 0201 	bic.w	r2, r2, #1
 8008e0e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d107      	bne.n	8008e28 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 0210 	bic.w	r2, r2, #16
 8008e26:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2220      	movs	r2, #32
 8008e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008e36:	bf00      	nop
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b084      	sub	sp, #16
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e5c:	68f8      	ldr	r0, [r7, #12]
 8008e5e:	f7ff fe83 	bl	8008b68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e62:	bf00      	nop
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b085      	sub	sp, #20
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e78:	b2db      	uxtb	r3, r3
 8008e7a:	2b21      	cmp	r3, #33	; 0x21
 8008e7c:	d13e      	bne.n	8008efc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e86:	d114      	bne.n	8008eb2 <UART_Transmit_IT+0x48>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	691b      	ldr	r3, [r3, #16]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d110      	bne.n	8008eb2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	881b      	ldrh	r3, [r3, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ea4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a1b      	ldr	r3, [r3, #32]
 8008eaa:	1c9a      	adds	r2, r3, #2
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	621a      	str	r2, [r3, #32]
 8008eb0:	e008      	b.n	8008ec4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	1c59      	adds	r1, r3, #1
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	6211      	str	r1, [r2, #32]
 8008ebc:	781a      	ldrb	r2, [r3, #0]
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008ec8:	b29b      	uxth	r3, r3
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d10f      	bne.n	8008ef8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ee6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68da      	ldr	r2, [r3, #12]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ef6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	e000      	b.n	8008efe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008efc:	2302      	movs	r3, #2
  }
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3714      	adds	r7, #20
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b082      	sub	sp, #8
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	68da      	ldr	r2, [r3, #12]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2220      	movs	r2, #32
 8008f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f7ff fdfe 	bl	8008b2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b084      	sub	sp, #16
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	2b22      	cmp	r3, #34	; 0x22
 8008f4c:	f040 8087 	bne.w	800905e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	689b      	ldr	r3, [r3, #8]
 8008f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f58:	d117      	bne.n	8008f8a <UART_Receive_IT+0x50>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d113      	bne.n	8008f8a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008f62:	2300      	movs	r3, #0
 8008f64:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f6a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f82:	1c9a      	adds	r2, r3, #2
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	629a      	str	r2, [r3, #40]	; 0x28
 8008f88:	e026      	b.n	8008fd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f8e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008f90:	2300      	movs	r3, #0
 8008f92:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f9c:	d007      	beq.n	8008fae <UART_Receive_IT+0x74>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10a      	bne.n	8008fbc <UART_Receive_IT+0x82>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d106      	bne.n	8008fbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	b2da      	uxtb	r2, r3
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	701a      	strb	r2, [r3, #0]
 8008fba:	e008      	b.n	8008fce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fc8:	b2da      	uxtb	r2, r3
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd2:	1c5a      	adds	r2, r3, #1
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	3b01      	subs	r3, #1
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d136      	bne.n	800905a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68da      	ldr	r2, [r3, #12]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f022 0220 	bic.w	r2, r2, #32
 8008ffa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68da      	ldr	r2, [r3, #12]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800900a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	695a      	ldr	r2, [r3, #20]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f022 0201 	bic.w	r2, r2, #1
 800901a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2220      	movs	r2, #32
 8009020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009028:	2b01      	cmp	r3, #1
 800902a:	d10e      	bne.n	800904a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68da      	ldr	r2, [r3, #12]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f022 0210 	bic.w	r2, r2, #16
 800903a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009040:	4619      	mov	r1, r3
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7ff fd9a 	bl	8008b7c <HAL_UARTEx_RxEventCallback>
 8009048:	e002      	b.n	8009050 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f7ff fd78 	bl	8008b40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2200      	movs	r2, #0
 8009054:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8009056:	2300      	movs	r3, #0
 8009058:	e002      	b.n	8009060 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800905a:	2300      	movs	r3, #0
 800905c:	e000      	b.n	8009060 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800905e:	2302      	movs	r3, #2
  }
}
 8009060:	4618      	mov	r0, r3
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906c:	b09f      	sub	sp, #124	; 0x7c
 800906e:	af00      	add	r7, sp, #0
 8009070:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800907c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800907e:	68d9      	ldr	r1, [r3, #12]
 8009080:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	ea40 0301 	orr.w	r3, r0, r1
 8009088:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800908a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800908c:	689a      	ldr	r2, [r3, #8]
 800908e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009090:	691b      	ldr	r3, [r3, #16]
 8009092:	431a      	orrs	r2, r3
 8009094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009096:	695b      	ldr	r3, [r3, #20]
 8009098:	431a      	orrs	r2, r3
 800909a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800909c:	69db      	ldr	r3, [r3, #28]
 800909e:	4313      	orrs	r3, r2
 80090a0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80090a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80090ac:	f021 010c 	bic.w	r1, r1, #12
 80090b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80090b6:	430b      	orrs	r3, r1
 80090b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80090ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	695b      	ldr	r3, [r3, #20]
 80090c0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80090c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090c6:	6999      	ldr	r1, [r3, #24]
 80090c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	ea40 0301 	orr.w	r3, r0, r1
 80090d0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	4bc5      	ldr	r3, [pc, #788]	; (80093ec <UART_SetConfig+0x384>)
 80090d8:	429a      	cmp	r2, r3
 80090da:	d004      	beq.n	80090e6 <UART_SetConfig+0x7e>
 80090dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	4bc3      	ldr	r3, [pc, #780]	; (80093f0 <UART_SetConfig+0x388>)
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d103      	bne.n	80090ee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090e6:	f7fd fe85 	bl	8006df4 <HAL_RCC_GetPCLK2Freq>
 80090ea:	6778      	str	r0, [r7, #116]	; 0x74
 80090ec:	e002      	b.n	80090f4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090ee:	f7fd fe6d 	bl	8006dcc <HAL_RCC_GetPCLK1Freq>
 80090f2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f6:	69db      	ldr	r3, [r3, #28]
 80090f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090fc:	f040 80b6 	bne.w	800926c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009100:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009102:	461c      	mov	r4, r3
 8009104:	f04f 0500 	mov.w	r5, #0
 8009108:	4622      	mov	r2, r4
 800910a:	462b      	mov	r3, r5
 800910c:	1891      	adds	r1, r2, r2
 800910e:	6439      	str	r1, [r7, #64]	; 0x40
 8009110:	415b      	adcs	r3, r3
 8009112:	647b      	str	r3, [r7, #68]	; 0x44
 8009114:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009118:	1912      	adds	r2, r2, r4
 800911a:	eb45 0303 	adc.w	r3, r5, r3
 800911e:	f04f 0000 	mov.w	r0, #0
 8009122:	f04f 0100 	mov.w	r1, #0
 8009126:	00d9      	lsls	r1, r3, #3
 8009128:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800912c:	00d0      	lsls	r0, r2, #3
 800912e:	4602      	mov	r2, r0
 8009130:	460b      	mov	r3, r1
 8009132:	1911      	adds	r1, r2, r4
 8009134:	6639      	str	r1, [r7, #96]	; 0x60
 8009136:	416b      	adcs	r3, r5
 8009138:	667b      	str	r3, [r7, #100]	; 0x64
 800913a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	461a      	mov	r2, r3
 8009140:	f04f 0300 	mov.w	r3, #0
 8009144:	1891      	adds	r1, r2, r2
 8009146:	63b9      	str	r1, [r7, #56]	; 0x38
 8009148:	415b      	adcs	r3, r3
 800914a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800914c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009150:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009154:	f7f7 fd98 	bl	8000c88 <__aeabi_uldivmod>
 8009158:	4602      	mov	r2, r0
 800915a:	460b      	mov	r3, r1
 800915c:	4ba5      	ldr	r3, [pc, #660]	; (80093f4 <UART_SetConfig+0x38c>)
 800915e:	fba3 2302 	umull	r2, r3, r3, r2
 8009162:	095b      	lsrs	r3, r3, #5
 8009164:	011e      	lsls	r6, r3, #4
 8009166:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009168:	461c      	mov	r4, r3
 800916a:	f04f 0500 	mov.w	r5, #0
 800916e:	4622      	mov	r2, r4
 8009170:	462b      	mov	r3, r5
 8009172:	1891      	adds	r1, r2, r2
 8009174:	6339      	str	r1, [r7, #48]	; 0x30
 8009176:	415b      	adcs	r3, r3
 8009178:	637b      	str	r3, [r7, #52]	; 0x34
 800917a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800917e:	1912      	adds	r2, r2, r4
 8009180:	eb45 0303 	adc.w	r3, r5, r3
 8009184:	f04f 0000 	mov.w	r0, #0
 8009188:	f04f 0100 	mov.w	r1, #0
 800918c:	00d9      	lsls	r1, r3, #3
 800918e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009192:	00d0      	lsls	r0, r2, #3
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	1911      	adds	r1, r2, r4
 800919a:	65b9      	str	r1, [r7, #88]	; 0x58
 800919c:	416b      	adcs	r3, r5
 800919e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	461a      	mov	r2, r3
 80091a6:	f04f 0300 	mov.w	r3, #0
 80091aa:	1891      	adds	r1, r2, r2
 80091ac:	62b9      	str	r1, [r7, #40]	; 0x28
 80091ae:	415b      	adcs	r3, r3
 80091b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80091ba:	f7f7 fd65 	bl	8000c88 <__aeabi_uldivmod>
 80091be:	4602      	mov	r2, r0
 80091c0:	460b      	mov	r3, r1
 80091c2:	4b8c      	ldr	r3, [pc, #560]	; (80093f4 <UART_SetConfig+0x38c>)
 80091c4:	fba3 1302 	umull	r1, r3, r3, r2
 80091c8:	095b      	lsrs	r3, r3, #5
 80091ca:	2164      	movs	r1, #100	; 0x64
 80091cc:	fb01 f303 	mul.w	r3, r1, r3
 80091d0:	1ad3      	subs	r3, r2, r3
 80091d2:	00db      	lsls	r3, r3, #3
 80091d4:	3332      	adds	r3, #50	; 0x32
 80091d6:	4a87      	ldr	r2, [pc, #540]	; (80093f4 <UART_SetConfig+0x38c>)
 80091d8:	fba2 2303 	umull	r2, r3, r2, r3
 80091dc:	095b      	lsrs	r3, r3, #5
 80091de:	005b      	lsls	r3, r3, #1
 80091e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80091e4:	441e      	add	r6, r3
 80091e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091e8:	4618      	mov	r0, r3
 80091ea:	f04f 0100 	mov.w	r1, #0
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	1894      	adds	r4, r2, r2
 80091f4:	623c      	str	r4, [r7, #32]
 80091f6:	415b      	adcs	r3, r3
 80091f8:	627b      	str	r3, [r7, #36]	; 0x24
 80091fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091fe:	1812      	adds	r2, r2, r0
 8009200:	eb41 0303 	adc.w	r3, r1, r3
 8009204:	f04f 0400 	mov.w	r4, #0
 8009208:	f04f 0500 	mov.w	r5, #0
 800920c:	00dd      	lsls	r5, r3, #3
 800920e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009212:	00d4      	lsls	r4, r2, #3
 8009214:	4622      	mov	r2, r4
 8009216:	462b      	mov	r3, r5
 8009218:	1814      	adds	r4, r2, r0
 800921a:	653c      	str	r4, [r7, #80]	; 0x50
 800921c:	414b      	adcs	r3, r1
 800921e:	657b      	str	r3, [r7, #84]	; 0x54
 8009220:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009222:	685b      	ldr	r3, [r3, #4]
 8009224:	461a      	mov	r2, r3
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	1891      	adds	r1, r2, r2
 800922c:	61b9      	str	r1, [r7, #24]
 800922e:	415b      	adcs	r3, r3
 8009230:	61fb      	str	r3, [r7, #28]
 8009232:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009236:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800923a:	f7f7 fd25 	bl	8000c88 <__aeabi_uldivmod>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	4b6c      	ldr	r3, [pc, #432]	; (80093f4 <UART_SetConfig+0x38c>)
 8009244:	fba3 1302 	umull	r1, r3, r3, r2
 8009248:	095b      	lsrs	r3, r3, #5
 800924a:	2164      	movs	r1, #100	; 0x64
 800924c:	fb01 f303 	mul.w	r3, r1, r3
 8009250:	1ad3      	subs	r3, r2, r3
 8009252:	00db      	lsls	r3, r3, #3
 8009254:	3332      	adds	r3, #50	; 0x32
 8009256:	4a67      	ldr	r2, [pc, #412]	; (80093f4 <UART_SetConfig+0x38c>)
 8009258:	fba2 2303 	umull	r2, r3, r2, r3
 800925c:	095b      	lsrs	r3, r3, #5
 800925e:	f003 0207 	and.w	r2, r3, #7
 8009262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4432      	add	r2, r6
 8009268:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800926a:	e0b9      	b.n	80093e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800926c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800926e:	461c      	mov	r4, r3
 8009270:	f04f 0500 	mov.w	r5, #0
 8009274:	4622      	mov	r2, r4
 8009276:	462b      	mov	r3, r5
 8009278:	1891      	adds	r1, r2, r2
 800927a:	6139      	str	r1, [r7, #16]
 800927c:	415b      	adcs	r3, r3
 800927e:	617b      	str	r3, [r7, #20]
 8009280:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009284:	1912      	adds	r2, r2, r4
 8009286:	eb45 0303 	adc.w	r3, r5, r3
 800928a:	f04f 0000 	mov.w	r0, #0
 800928e:	f04f 0100 	mov.w	r1, #0
 8009292:	00d9      	lsls	r1, r3, #3
 8009294:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009298:	00d0      	lsls	r0, r2, #3
 800929a:	4602      	mov	r2, r0
 800929c:	460b      	mov	r3, r1
 800929e:	eb12 0804 	adds.w	r8, r2, r4
 80092a2:	eb43 0905 	adc.w	r9, r3, r5
 80092a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092a8:	685b      	ldr	r3, [r3, #4]
 80092aa:	4618      	mov	r0, r3
 80092ac:	f04f 0100 	mov.w	r1, #0
 80092b0:	f04f 0200 	mov.w	r2, #0
 80092b4:	f04f 0300 	mov.w	r3, #0
 80092b8:	008b      	lsls	r3, r1, #2
 80092ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80092be:	0082      	lsls	r2, r0, #2
 80092c0:	4640      	mov	r0, r8
 80092c2:	4649      	mov	r1, r9
 80092c4:	f7f7 fce0 	bl	8000c88 <__aeabi_uldivmod>
 80092c8:	4602      	mov	r2, r0
 80092ca:	460b      	mov	r3, r1
 80092cc:	4b49      	ldr	r3, [pc, #292]	; (80093f4 <UART_SetConfig+0x38c>)
 80092ce:	fba3 2302 	umull	r2, r3, r3, r2
 80092d2:	095b      	lsrs	r3, r3, #5
 80092d4:	011e      	lsls	r6, r3, #4
 80092d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092d8:	4618      	mov	r0, r3
 80092da:	f04f 0100 	mov.w	r1, #0
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	1894      	adds	r4, r2, r2
 80092e4:	60bc      	str	r4, [r7, #8]
 80092e6:	415b      	adcs	r3, r3
 80092e8:	60fb      	str	r3, [r7, #12]
 80092ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80092ee:	1812      	adds	r2, r2, r0
 80092f0:	eb41 0303 	adc.w	r3, r1, r3
 80092f4:	f04f 0400 	mov.w	r4, #0
 80092f8:	f04f 0500 	mov.w	r5, #0
 80092fc:	00dd      	lsls	r5, r3, #3
 80092fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009302:	00d4      	lsls	r4, r2, #3
 8009304:	4622      	mov	r2, r4
 8009306:	462b      	mov	r3, r5
 8009308:	1814      	adds	r4, r2, r0
 800930a:	64bc      	str	r4, [r7, #72]	; 0x48
 800930c:	414b      	adcs	r3, r1
 800930e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	4618      	mov	r0, r3
 8009316:	f04f 0100 	mov.w	r1, #0
 800931a:	f04f 0200 	mov.w	r2, #0
 800931e:	f04f 0300 	mov.w	r3, #0
 8009322:	008b      	lsls	r3, r1, #2
 8009324:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009328:	0082      	lsls	r2, r0, #2
 800932a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800932e:	f7f7 fcab 	bl	8000c88 <__aeabi_uldivmod>
 8009332:	4602      	mov	r2, r0
 8009334:	460b      	mov	r3, r1
 8009336:	4b2f      	ldr	r3, [pc, #188]	; (80093f4 <UART_SetConfig+0x38c>)
 8009338:	fba3 1302 	umull	r1, r3, r3, r2
 800933c:	095b      	lsrs	r3, r3, #5
 800933e:	2164      	movs	r1, #100	; 0x64
 8009340:	fb01 f303 	mul.w	r3, r1, r3
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	011b      	lsls	r3, r3, #4
 8009348:	3332      	adds	r3, #50	; 0x32
 800934a:	4a2a      	ldr	r2, [pc, #168]	; (80093f4 <UART_SetConfig+0x38c>)
 800934c:	fba2 2303 	umull	r2, r3, r2, r3
 8009350:	095b      	lsrs	r3, r3, #5
 8009352:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009356:	441e      	add	r6, r3
 8009358:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800935a:	4618      	mov	r0, r3
 800935c:	f04f 0100 	mov.w	r1, #0
 8009360:	4602      	mov	r2, r0
 8009362:	460b      	mov	r3, r1
 8009364:	1894      	adds	r4, r2, r2
 8009366:	603c      	str	r4, [r7, #0]
 8009368:	415b      	adcs	r3, r3
 800936a:	607b      	str	r3, [r7, #4]
 800936c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009370:	1812      	adds	r2, r2, r0
 8009372:	eb41 0303 	adc.w	r3, r1, r3
 8009376:	f04f 0400 	mov.w	r4, #0
 800937a:	f04f 0500 	mov.w	r5, #0
 800937e:	00dd      	lsls	r5, r3, #3
 8009380:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009384:	00d4      	lsls	r4, r2, #3
 8009386:	4622      	mov	r2, r4
 8009388:	462b      	mov	r3, r5
 800938a:	eb12 0a00 	adds.w	sl, r2, r0
 800938e:	eb43 0b01 	adc.w	fp, r3, r1
 8009392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	4618      	mov	r0, r3
 8009398:	f04f 0100 	mov.w	r1, #0
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	008b      	lsls	r3, r1, #2
 80093a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80093aa:	0082      	lsls	r2, r0, #2
 80093ac:	4650      	mov	r0, sl
 80093ae:	4659      	mov	r1, fp
 80093b0:	f7f7 fc6a 	bl	8000c88 <__aeabi_uldivmod>
 80093b4:	4602      	mov	r2, r0
 80093b6:	460b      	mov	r3, r1
 80093b8:	4b0e      	ldr	r3, [pc, #56]	; (80093f4 <UART_SetConfig+0x38c>)
 80093ba:	fba3 1302 	umull	r1, r3, r3, r2
 80093be:	095b      	lsrs	r3, r3, #5
 80093c0:	2164      	movs	r1, #100	; 0x64
 80093c2:	fb01 f303 	mul.w	r3, r1, r3
 80093c6:	1ad3      	subs	r3, r2, r3
 80093c8:	011b      	lsls	r3, r3, #4
 80093ca:	3332      	adds	r3, #50	; 0x32
 80093cc:	4a09      	ldr	r2, [pc, #36]	; (80093f4 <UART_SetConfig+0x38c>)
 80093ce:	fba2 2303 	umull	r2, r3, r2, r3
 80093d2:	095b      	lsrs	r3, r3, #5
 80093d4:	f003 020f 	and.w	r2, r3, #15
 80093d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4432      	add	r2, r6
 80093de:	609a      	str	r2, [r3, #8]
}
 80093e0:	bf00      	nop
 80093e2:	377c      	adds	r7, #124	; 0x7c
 80093e4:	46bd      	mov	sp, r7
 80093e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ea:	bf00      	nop
 80093ec:	40011000 	.word	0x40011000
 80093f0:	40011400 	.word	0x40011400
 80093f4:	51eb851f 	.word	0x51eb851f

080093f8 <__errno>:
 80093f8:	4b01      	ldr	r3, [pc, #4]	; (8009400 <__errno+0x8>)
 80093fa:	6818      	ldr	r0, [r3, #0]
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	20000018 	.word	0x20000018

08009404 <__libc_init_array>:
 8009404:	b570      	push	{r4, r5, r6, lr}
 8009406:	4d0d      	ldr	r5, [pc, #52]	; (800943c <__libc_init_array+0x38>)
 8009408:	4c0d      	ldr	r4, [pc, #52]	; (8009440 <__libc_init_array+0x3c>)
 800940a:	1b64      	subs	r4, r4, r5
 800940c:	10a4      	asrs	r4, r4, #2
 800940e:	2600      	movs	r6, #0
 8009410:	42a6      	cmp	r6, r4
 8009412:	d109      	bne.n	8009428 <__libc_init_array+0x24>
 8009414:	4d0b      	ldr	r5, [pc, #44]	; (8009444 <__libc_init_array+0x40>)
 8009416:	4c0c      	ldr	r4, [pc, #48]	; (8009448 <__libc_init_array+0x44>)
 8009418:	f004 f8e0 	bl	800d5dc <_init>
 800941c:	1b64      	subs	r4, r4, r5
 800941e:	10a4      	asrs	r4, r4, #2
 8009420:	2600      	movs	r6, #0
 8009422:	42a6      	cmp	r6, r4
 8009424:	d105      	bne.n	8009432 <__libc_init_array+0x2e>
 8009426:	bd70      	pop	{r4, r5, r6, pc}
 8009428:	f855 3b04 	ldr.w	r3, [r5], #4
 800942c:	4798      	blx	r3
 800942e:	3601      	adds	r6, #1
 8009430:	e7ee      	b.n	8009410 <__libc_init_array+0xc>
 8009432:	f855 3b04 	ldr.w	r3, [r5], #4
 8009436:	4798      	blx	r3
 8009438:	3601      	adds	r6, #1
 800943a:	e7f2      	b.n	8009422 <__libc_init_array+0x1e>
 800943c:	0800e4a0 	.word	0x0800e4a0
 8009440:	0800e4a0 	.word	0x0800e4a0
 8009444:	0800e4a0 	.word	0x0800e4a0
 8009448:	0800e4a4 	.word	0x0800e4a4

0800944c <memcpy>:
 800944c:	440a      	add	r2, r1
 800944e:	4291      	cmp	r1, r2
 8009450:	f100 33ff 	add.w	r3, r0, #4294967295
 8009454:	d100      	bne.n	8009458 <memcpy+0xc>
 8009456:	4770      	bx	lr
 8009458:	b510      	push	{r4, lr}
 800945a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800945e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009462:	4291      	cmp	r1, r2
 8009464:	d1f9      	bne.n	800945a <memcpy+0xe>
 8009466:	bd10      	pop	{r4, pc}

08009468 <memset>:
 8009468:	4402      	add	r2, r0
 800946a:	4603      	mov	r3, r0
 800946c:	4293      	cmp	r3, r2
 800946e:	d100      	bne.n	8009472 <memset+0xa>
 8009470:	4770      	bx	lr
 8009472:	f803 1b01 	strb.w	r1, [r3], #1
 8009476:	e7f9      	b.n	800946c <memset+0x4>

08009478 <__cvt>:
 8009478:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800947c:	ec55 4b10 	vmov	r4, r5, d0
 8009480:	2d00      	cmp	r5, #0
 8009482:	460e      	mov	r6, r1
 8009484:	4619      	mov	r1, r3
 8009486:	462b      	mov	r3, r5
 8009488:	bfbb      	ittet	lt
 800948a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800948e:	461d      	movlt	r5, r3
 8009490:	2300      	movge	r3, #0
 8009492:	232d      	movlt	r3, #45	; 0x2d
 8009494:	700b      	strb	r3, [r1, #0]
 8009496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009498:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800949c:	4691      	mov	r9, r2
 800949e:	f023 0820 	bic.w	r8, r3, #32
 80094a2:	bfbc      	itt	lt
 80094a4:	4622      	movlt	r2, r4
 80094a6:	4614      	movlt	r4, r2
 80094a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094ac:	d005      	beq.n	80094ba <__cvt+0x42>
 80094ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80094b2:	d100      	bne.n	80094b6 <__cvt+0x3e>
 80094b4:	3601      	adds	r6, #1
 80094b6:	2102      	movs	r1, #2
 80094b8:	e000      	b.n	80094bc <__cvt+0x44>
 80094ba:	2103      	movs	r1, #3
 80094bc:	ab03      	add	r3, sp, #12
 80094be:	9301      	str	r3, [sp, #4]
 80094c0:	ab02      	add	r3, sp, #8
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	ec45 4b10 	vmov	d0, r4, r5
 80094c8:	4653      	mov	r3, sl
 80094ca:	4632      	mov	r2, r6
 80094cc:	f000 fe38 	bl	800a140 <_dtoa_r>
 80094d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80094d4:	4607      	mov	r7, r0
 80094d6:	d102      	bne.n	80094de <__cvt+0x66>
 80094d8:	f019 0f01 	tst.w	r9, #1
 80094dc:	d022      	beq.n	8009524 <__cvt+0xac>
 80094de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80094e2:	eb07 0906 	add.w	r9, r7, r6
 80094e6:	d110      	bne.n	800950a <__cvt+0x92>
 80094e8:	783b      	ldrb	r3, [r7, #0]
 80094ea:	2b30      	cmp	r3, #48	; 0x30
 80094ec:	d10a      	bne.n	8009504 <__cvt+0x8c>
 80094ee:	2200      	movs	r2, #0
 80094f0:	2300      	movs	r3, #0
 80094f2:	4620      	mov	r0, r4
 80094f4:	4629      	mov	r1, r5
 80094f6:	f7f7 fae7 	bl	8000ac8 <__aeabi_dcmpeq>
 80094fa:	b918      	cbnz	r0, 8009504 <__cvt+0x8c>
 80094fc:	f1c6 0601 	rsb	r6, r6, #1
 8009500:	f8ca 6000 	str.w	r6, [sl]
 8009504:	f8da 3000 	ldr.w	r3, [sl]
 8009508:	4499      	add	r9, r3
 800950a:	2200      	movs	r2, #0
 800950c:	2300      	movs	r3, #0
 800950e:	4620      	mov	r0, r4
 8009510:	4629      	mov	r1, r5
 8009512:	f7f7 fad9 	bl	8000ac8 <__aeabi_dcmpeq>
 8009516:	b108      	cbz	r0, 800951c <__cvt+0xa4>
 8009518:	f8cd 900c 	str.w	r9, [sp, #12]
 800951c:	2230      	movs	r2, #48	; 0x30
 800951e:	9b03      	ldr	r3, [sp, #12]
 8009520:	454b      	cmp	r3, r9
 8009522:	d307      	bcc.n	8009534 <__cvt+0xbc>
 8009524:	9b03      	ldr	r3, [sp, #12]
 8009526:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009528:	1bdb      	subs	r3, r3, r7
 800952a:	4638      	mov	r0, r7
 800952c:	6013      	str	r3, [r2, #0]
 800952e:	b004      	add	sp, #16
 8009530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009534:	1c59      	adds	r1, r3, #1
 8009536:	9103      	str	r1, [sp, #12]
 8009538:	701a      	strb	r2, [r3, #0]
 800953a:	e7f0      	b.n	800951e <__cvt+0xa6>

0800953c <__exponent>:
 800953c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800953e:	4603      	mov	r3, r0
 8009540:	2900      	cmp	r1, #0
 8009542:	bfb8      	it	lt
 8009544:	4249      	neglt	r1, r1
 8009546:	f803 2b02 	strb.w	r2, [r3], #2
 800954a:	bfb4      	ite	lt
 800954c:	222d      	movlt	r2, #45	; 0x2d
 800954e:	222b      	movge	r2, #43	; 0x2b
 8009550:	2909      	cmp	r1, #9
 8009552:	7042      	strb	r2, [r0, #1]
 8009554:	dd2a      	ble.n	80095ac <__exponent+0x70>
 8009556:	f10d 0407 	add.w	r4, sp, #7
 800955a:	46a4      	mov	ip, r4
 800955c:	270a      	movs	r7, #10
 800955e:	46a6      	mov	lr, r4
 8009560:	460a      	mov	r2, r1
 8009562:	fb91 f6f7 	sdiv	r6, r1, r7
 8009566:	fb07 1516 	mls	r5, r7, r6, r1
 800956a:	3530      	adds	r5, #48	; 0x30
 800956c:	2a63      	cmp	r2, #99	; 0x63
 800956e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009572:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009576:	4631      	mov	r1, r6
 8009578:	dcf1      	bgt.n	800955e <__exponent+0x22>
 800957a:	3130      	adds	r1, #48	; 0x30
 800957c:	f1ae 0502 	sub.w	r5, lr, #2
 8009580:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009584:	1c44      	adds	r4, r0, #1
 8009586:	4629      	mov	r1, r5
 8009588:	4561      	cmp	r1, ip
 800958a:	d30a      	bcc.n	80095a2 <__exponent+0x66>
 800958c:	f10d 0209 	add.w	r2, sp, #9
 8009590:	eba2 020e 	sub.w	r2, r2, lr
 8009594:	4565      	cmp	r5, ip
 8009596:	bf88      	it	hi
 8009598:	2200      	movhi	r2, #0
 800959a:	4413      	add	r3, r2
 800959c:	1a18      	subs	r0, r3, r0
 800959e:	b003      	add	sp, #12
 80095a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80095aa:	e7ed      	b.n	8009588 <__exponent+0x4c>
 80095ac:	2330      	movs	r3, #48	; 0x30
 80095ae:	3130      	adds	r1, #48	; 0x30
 80095b0:	7083      	strb	r3, [r0, #2]
 80095b2:	70c1      	strb	r1, [r0, #3]
 80095b4:	1d03      	adds	r3, r0, #4
 80095b6:	e7f1      	b.n	800959c <__exponent+0x60>

080095b8 <_printf_float>:
 80095b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095bc:	ed2d 8b02 	vpush	{d8}
 80095c0:	b08d      	sub	sp, #52	; 0x34
 80095c2:	460c      	mov	r4, r1
 80095c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80095c8:	4616      	mov	r6, r2
 80095ca:	461f      	mov	r7, r3
 80095cc:	4605      	mov	r5, r0
 80095ce:	f001 fd5b 	bl	800b088 <_localeconv_r>
 80095d2:	f8d0 a000 	ldr.w	sl, [r0]
 80095d6:	4650      	mov	r0, sl
 80095d8:	f7f6 fdfa 	bl	80001d0 <strlen>
 80095dc:	2300      	movs	r3, #0
 80095de:	930a      	str	r3, [sp, #40]	; 0x28
 80095e0:	6823      	ldr	r3, [r4, #0]
 80095e2:	9305      	str	r3, [sp, #20]
 80095e4:	f8d8 3000 	ldr.w	r3, [r8]
 80095e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80095ec:	3307      	adds	r3, #7
 80095ee:	f023 0307 	bic.w	r3, r3, #7
 80095f2:	f103 0208 	add.w	r2, r3, #8
 80095f6:	f8c8 2000 	str.w	r2, [r8]
 80095fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009602:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009606:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800960a:	9307      	str	r3, [sp, #28]
 800960c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009610:	ee08 0a10 	vmov	s16, r0
 8009614:	4b9f      	ldr	r3, [pc, #636]	; (8009894 <_printf_float+0x2dc>)
 8009616:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800961a:	f04f 32ff 	mov.w	r2, #4294967295
 800961e:	f7f7 fa85 	bl	8000b2c <__aeabi_dcmpun>
 8009622:	bb88      	cbnz	r0, 8009688 <_printf_float+0xd0>
 8009624:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009628:	4b9a      	ldr	r3, [pc, #616]	; (8009894 <_printf_float+0x2dc>)
 800962a:	f04f 32ff 	mov.w	r2, #4294967295
 800962e:	f7f7 fa5f 	bl	8000af0 <__aeabi_dcmple>
 8009632:	bb48      	cbnz	r0, 8009688 <_printf_float+0xd0>
 8009634:	2200      	movs	r2, #0
 8009636:	2300      	movs	r3, #0
 8009638:	4640      	mov	r0, r8
 800963a:	4649      	mov	r1, r9
 800963c:	f7f7 fa4e 	bl	8000adc <__aeabi_dcmplt>
 8009640:	b110      	cbz	r0, 8009648 <_printf_float+0x90>
 8009642:	232d      	movs	r3, #45	; 0x2d
 8009644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009648:	4b93      	ldr	r3, [pc, #588]	; (8009898 <_printf_float+0x2e0>)
 800964a:	4894      	ldr	r0, [pc, #592]	; (800989c <_printf_float+0x2e4>)
 800964c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009650:	bf94      	ite	ls
 8009652:	4698      	movls	r8, r3
 8009654:	4680      	movhi	r8, r0
 8009656:	2303      	movs	r3, #3
 8009658:	6123      	str	r3, [r4, #16]
 800965a:	9b05      	ldr	r3, [sp, #20]
 800965c:	f023 0204 	bic.w	r2, r3, #4
 8009660:	6022      	str	r2, [r4, #0]
 8009662:	f04f 0900 	mov.w	r9, #0
 8009666:	9700      	str	r7, [sp, #0]
 8009668:	4633      	mov	r3, r6
 800966a:	aa0b      	add	r2, sp, #44	; 0x2c
 800966c:	4621      	mov	r1, r4
 800966e:	4628      	mov	r0, r5
 8009670:	f000 f9d8 	bl	8009a24 <_printf_common>
 8009674:	3001      	adds	r0, #1
 8009676:	f040 8090 	bne.w	800979a <_printf_float+0x1e2>
 800967a:	f04f 30ff 	mov.w	r0, #4294967295
 800967e:	b00d      	add	sp, #52	; 0x34
 8009680:	ecbd 8b02 	vpop	{d8}
 8009684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009688:	4642      	mov	r2, r8
 800968a:	464b      	mov	r3, r9
 800968c:	4640      	mov	r0, r8
 800968e:	4649      	mov	r1, r9
 8009690:	f7f7 fa4c 	bl	8000b2c <__aeabi_dcmpun>
 8009694:	b140      	cbz	r0, 80096a8 <_printf_float+0xf0>
 8009696:	464b      	mov	r3, r9
 8009698:	2b00      	cmp	r3, #0
 800969a:	bfbc      	itt	lt
 800969c:	232d      	movlt	r3, #45	; 0x2d
 800969e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80096a2:	487f      	ldr	r0, [pc, #508]	; (80098a0 <_printf_float+0x2e8>)
 80096a4:	4b7f      	ldr	r3, [pc, #508]	; (80098a4 <_printf_float+0x2ec>)
 80096a6:	e7d1      	b.n	800964c <_printf_float+0x94>
 80096a8:	6863      	ldr	r3, [r4, #4]
 80096aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80096ae:	9206      	str	r2, [sp, #24]
 80096b0:	1c5a      	adds	r2, r3, #1
 80096b2:	d13f      	bne.n	8009734 <_printf_float+0x17c>
 80096b4:	2306      	movs	r3, #6
 80096b6:	6063      	str	r3, [r4, #4]
 80096b8:	9b05      	ldr	r3, [sp, #20]
 80096ba:	6861      	ldr	r1, [r4, #4]
 80096bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80096c0:	2300      	movs	r3, #0
 80096c2:	9303      	str	r3, [sp, #12]
 80096c4:	ab0a      	add	r3, sp, #40	; 0x28
 80096c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80096ca:	ab09      	add	r3, sp, #36	; 0x24
 80096cc:	ec49 8b10 	vmov	d0, r8, r9
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	6022      	str	r2, [r4, #0]
 80096d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80096d8:	4628      	mov	r0, r5
 80096da:	f7ff fecd 	bl	8009478 <__cvt>
 80096de:	9b06      	ldr	r3, [sp, #24]
 80096e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096e2:	2b47      	cmp	r3, #71	; 0x47
 80096e4:	4680      	mov	r8, r0
 80096e6:	d108      	bne.n	80096fa <_printf_float+0x142>
 80096e8:	1cc8      	adds	r0, r1, #3
 80096ea:	db02      	blt.n	80096f2 <_printf_float+0x13a>
 80096ec:	6863      	ldr	r3, [r4, #4]
 80096ee:	4299      	cmp	r1, r3
 80096f0:	dd41      	ble.n	8009776 <_printf_float+0x1be>
 80096f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80096f6:	fa5f fb8b 	uxtb.w	fp, fp
 80096fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80096fe:	d820      	bhi.n	8009742 <_printf_float+0x18a>
 8009700:	3901      	subs	r1, #1
 8009702:	465a      	mov	r2, fp
 8009704:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009708:	9109      	str	r1, [sp, #36]	; 0x24
 800970a:	f7ff ff17 	bl	800953c <__exponent>
 800970e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009710:	1813      	adds	r3, r2, r0
 8009712:	2a01      	cmp	r2, #1
 8009714:	4681      	mov	r9, r0
 8009716:	6123      	str	r3, [r4, #16]
 8009718:	dc02      	bgt.n	8009720 <_printf_float+0x168>
 800971a:	6822      	ldr	r2, [r4, #0]
 800971c:	07d2      	lsls	r2, r2, #31
 800971e:	d501      	bpl.n	8009724 <_printf_float+0x16c>
 8009720:	3301      	adds	r3, #1
 8009722:	6123      	str	r3, [r4, #16]
 8009724:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009728:	2b00      	cmp	r3, #0
 800972a:	d09c      	beq.n	8009666 <_printf_float+0xae>
 800972c:	232d      	movs	r3, #45	; 0x2d
 800972e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009732:	e798      	b.n	8009666 <_printf_float+0xae>
 8009734:	9a06      	ldr	r2, [sp, #24]
 8009736:	2a47      	cmp	r2, #71	; 0x47
 8009738:	d1be      	bne.n	80096b8 <_printf_float+0x100>
 800973a:	2b00      	cmp	r3, #0
 800973c:	d1bc      	bne.n	80096b8 <_printf_float+0x100>
 800973e:	2301      	movs	r3, #1
 8009740:	e7b9      	b.n	80096b6 <_printf_float+0xfe>
 8009742:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009746:	d118      	bne.n	800977a <_printf_float+0x1c2>
 8009748:	2900      	cmp	r1, #0
 800974a:	6863      	ldr	r3, [r4, #4]
 800974c:	dd0b      	ble.n	8009766 <_printf_float+0x1ae>
 800974e:	6121      	str	r1, [r4, #16]
 8009750:	b913      	cbnz	r3, 8009758 <_printf_float+0x1a0>
 8009752:	6822      	ldr	r2, [r4, #0]
 8009754:	07d0      	lsls	r0, r2, #31
 8009756:	d502      	bpl.n	800975e <_printf_float+0x1a6>
 8009758:	3301      	adds	r3, #1
 800975a:	440b      	add	r3, r1
 800975c:	6123      	str	r3, [r4, #16]
 800975e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009760:	f04f 0900 	mov.w	r9, #0
 8009764:	e7de      	b.n	8009724 <_printf_float+0x16c>
 8009766:	b913      	cbnz	r3, 800976e <_printf_float+0x1b6>
 8009768:	6822      	ldr	r2, [r4, #0]
 800976a:	07d2      	lsls	r2, r2, #31
 800976c:	d501      	bpl.n	8009772 <_printf_float+0x1ba>
 800976e:	3302      	adds	r3, #2
 8009770:	e7f4      	b.n	800975c <_printf_float+0x1a4>
 8009772:	2301      	movs	r3, #1
 8009774:	e7f2      	b.n	800975c <_printf_float+0x1a4>
 8009776:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800977a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800977c:	4299      	cmp	r1, r3
 800977e:	db05      	blt.n	800978c <_printf_float+0x1d4>
 8009780:	6823      	ldr	r3, [r4, #0]
 8009782:	6121      	str	r1, [r4, #16]
 8009784:	07d8      	lsls	r0, r3, #31
 8009786:	d5ea      	bpl.n	800975e <_printf_float+0x1a6>
 8009788:	1c4b      	adds	r3, r1, #1
 800978a:	e7e7      	b.n	800975c <_printf_float+0x1a4>
 800978c:	2900      	cmp	r1, #0
 800978e:	bfd4      	ite	le
 8009790:	f1c1 0202 	rsble	r2, r1, #2
 8009794:	2201      	movgt	r2, #1
 8009796:	4413      	add	r3, r2
 8009798:	e7e0      	b.n	800975c <_printf_float+0x1a4>
 800979a:	6823      	ldr	r3, [r4, #0]
 800979c:	055a      	lsls	r2, r3, #21
 800979e:	d407      	bmi.n	80097b0 <_printf_float+0x1f8>
 80097a0:	6923      	ldr	r3, [r4, #16]
 80097a2:	4642      	mov	r2, r8
 80097a4:	4631      	mov	r1, r6
 80097a6:	4628      	mov	r0, r5
 80097a8:	47b8      	blx	r7
 80097aa:	3001      	adds	r0, #1
 80097ac:	d12c      	bne.n	8009808 <_printf_float+0x250>
 80097ae:	e764      	b.n	800967a <_printf_float+0xc2>
 80097b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80097b4:	f240 80e0 	bls.w	8009978 <_printf_float+0x3c0>
 80097b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80097bc:	2200      	movs	r2, #0
 80097be:	2300      	movs	r3, #0
 80097c0:	f7f7 f982 	bl	8000ac8 <__aeabi_dcmpeq>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	d034      	beq.n	8009832 <_printf_float+0x27a>
 80097c8:	4a37      	ldr	r2, [pc, #220]	; (80098a8 <_printf_float+0x2f0>)
 80097ca:	2301      	movs	r3, #1
 80097cc:	4631      	mov	r1, r6
 80097ce:	4628      	mov	r0, r5
 80097d0:	47b8      	blx	r7
 80097d2:	3001      	adds	r0, #1
 80097d4:	f43f af51 	beq.w	800967a <_printf_float+0xc2>
 80097d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097dc:	429a      	cmp	r2, r3
 80097de:	db02      	blt.n	80097e6 <_printf_float+0x22e>
 80097e0:	6823      	ldr	r3, [r4, #0]
 80097e2:	07d8      	lsls	r0, r3, #31
 80097e4:	d510      	bpl.n	8009808 <_printf_float+0x250>
 80097e6:	ee18 3a10 	vmov	r3, s16
 80097ea:	4652      	mov	r2, sl
 80097ec:	4631      	mov	r1, r6
 80097ee:	4628      	mov	r0, r5
 80097f0:	47b8      	blx	r7
 80097f2:	3001      	adds	r0, #1
 80097f4:	f43f af41 	beq.w	800967a <_printf_float+0xc2>
 80097f8:	f04f 0800 	mov.w	r8, #0
 80097fc:	f104 091a 	add.w	r9, r4, #26
 8009800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009802:	3b01      	subs	r3, #1
 8009804:	4543      	cmp	r3, r8
 8009806:	dc09      	bgt.n	800981c <_printf_float+0x264>
 8009808:	6823      	ldr	r3, [r4, #0]
 800980a:	079b      	lsls	r3, r3, #30
 800980c:	f100 8105 	bmi.w	8009a1a <_printf_float+0x462>
 8009810:	68e0      	ldr	r0, [r4, #12]
 8009812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009814:	4298      	cmp	r0, r3
 8009816:	bfb8      	it	lt
 8009818:	4618      	movlt	r0, r3
 800981a:	e730      	b.n	800967e <_printf_float+0xc6>
 800981c:	2301      	movs	r3, #1
 800981e:	464a      	mov	r2, r9
 8009820:	4631      	mov	r1, r6
 8009822:	4628      	mov	r0, r5
 8009824:	47b8      	blx	r7
 8009826:	3001      	adds	r0, #1
 8009828:	f43f af27 	beq.w	800967a <_printf_float+0xc2>
 800982c:	f108 0801 	add.w	r8, r8, #1
 8009830:	e7e6      	b.n	8009800 <_printf_float+0x248>
 8009832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009834:	2b00      	cmp	r3, #0
 8009836:	dc39      	bgt.n	80098ac <_printf_float+0x2f4>
 8009838:	4a1b      	ldr	r2, [pc, #108]	; (80098a8 <_printf_float+0x2f0>)
 800983a:	2301      	movs	r3, #1
 800983c:	4631      	mov	r1, r6
 800983e:	4628      	mov	r0, r5
 8009840:	47b8      	blx	r7
 8009842:	3001      	adds	r0, #1
 8009844:	f43f af19 	beq.w	800967a <_printf_float+0xc2>
 8009848:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800984c:	4313      	orrs	r3, r2
 800984e:	d102      	bne.n	8009856 <_printf_float+0x29e>
 8009850:	6823      	ldr	r3, [r4, #0]
 8009852:	07d9      	lsls	r1, r3, #31
 8009854:	d5d8      	bpl.n	8009808 <_printf_float+0x250>
 8009856:	ee18 3a10 	vmov	r3, s16
 800985a:	4652      	mov	r2, sl
 800985c:	4631      	mov	r1, r6
 800985e:	4628      	mov	r0, r5
 8009860:	47b8      	blx	r7
 8009862:	3001      	adds	r0, #1
 8009864:	f43f af09 	beq.w	800967a <_printf_float+0xc2>
 8009868:	f04f 0900 	mov.w	r9, #0
 800986c:	f104 0a1a 	add.w	sl, r4, #26
 8009870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009872:	425b      	negs	r3, r3
 8009874:	454b      	cmp	r3, r9
 8009876:	dc01      	bgt.n	800987c <_printf_float+0x2c4>
 8009878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800987a:	e792      	b.n	80097a2 <_printf_float+0x1ea>
 800987c:	2301      	movs	r3, #1
 800987e:	4652      	mov	r2, sl
 8009880:	4631      	mov	r1, r6
 8009882:	4628      	mov	r0, r5
 8009884:	47b8      	blx	r7
 8009886:	3001      	adds	r0, #1
 8009888:	f43f aef7 	beq.w	800967a <_printf_float+0xc2>
 800988c:	f109 0901 	add.w	r9, r9, #1
 8009890:	e7ee      	b.n	8009870 <_printf_float+0x2b8>
 8009892:	bf00      	nop
 8009894:	7fefffff 	.word	0x7fefffff
 8009898:	0800dedc 	.word	0x0800dedc
 800989c:	0800dee0 	.word	0x0800dee0
 80098a0:	0800dee8 	.word	0x0800dee8
 80098a4:	0800dee4 	.word	0x0800dee4
 80098a8:	0800deec 	.word	0x0800deec
 80098ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098b0:	429a      	cmp	r2, r3
 80098b2:	bfa8      	it	ge
 80098b4:	461a      	movge	r2, r3
 80098b6:	2a00      	cmp	r2, #0
 80098b8:	4691      	mov	r9, r2
 80098ba:	dc37      	bgt.n	800992c <_printf_float+0x374>
 80098bc:	f04f 0b00 	mov.w	fp, #0
 80098c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098c4:	f104 021a 	add.w	r2, r4, #26
 80098c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80098ca:	9305      	str	r3, [sp, #20]
 80098cc:	eba3 0309 	sub.w	r3, r3, r9
 80098d0:	455b      	cmp	r3, fp
 80098d2:	dc33      	bgt.n	800993c <_printf_float+0x384>
 80098d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098d8:	429a      	cmp	r2, r3
 80098da:	db3b      	blt.n	8009954 <_printf_float+0x39c>
 80098dc:	6823      	ldr	r3, [r4, #0]
 80098de:	07da      	lsls	r2, r3, #31
 80098e0:	d438      	bmi.n	8009954 <_printf_float+0x39c>
 80098e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80098e4:	9b05      	ldr	r3, [sp, #20]
 80098e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	eba2 0901 	sub.w	r9, r2, r1
 80098ee:	4599      	cmp	r9, r3
 80098f0:	bfa8      	it	ge
 80098f2:	4699      	movge	r9, r3
 80098f4:	f1b9 0f00 	cmp.w	r9, #0
 80098f8:	dc35      	bgt.n	8009966 <_printf_float+0x3ae>
 80098fa:	f04f 0800 	mov.w	r8, #0
 80098fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009902:	f104 0a1a 	add.w	sl, r4, #26
 8009906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800990a:	1a9b      	subs	r3, r3, r2
 800990c:	eba3 0309 	sub.w	r3, r3, r9
 8009910:	4543      	cmp	r3, r8
 8009912:	f77f af79 	ble.w	8009808 <_printf_float+0x250>
 8009916:	2301      	movs	r3, #1
 8009918:	4652      	mov	r2, sl
 800991a:	4631      	mov	r1, r6
 800991c:	4628      	mov	r0, r5
 800991e:	47b8      	blx	r7
 8009920:	3001      	adds	r0, #1
 8009922:	f43f aeaa 	beq.w	800967a <_printf_float+0xc2>
 8009926:	f108 0801 	add.w	r8, r8, #1
 800992a:	e7ec      	b.n	8009906 <_printf_float+0x34e>
 800992c:	4613      	mov	r3, r2
 800992e:	4631      	mov	r1, r6
 8009930:	4642      	mov	r2, r8
 8009932:	4628      	mov	r0, r5
 8009934:	47b8      	blx	r7
 8009936:	3001      	adds	r0, #1
 8009938:	d1c0      	bne.n	80098bc <_printf_float+0x304>
 800993a:	e69e      	b.n	800967a <_printf_float+0xc2>
 800993c:	2301      	movs	r3, #1
 800993e:	4631      	mov	r1, r6
 8009940:	4628      	mov	r0, r5
 8009942:	9205      	str	r2, [sp, #20]
 8009944:	47b8      	blx	r7
 8009946:	3001      	adds	r0, #1
 8009948:	f43f ae97 	beq.w	800967a <_printf_float+0xc2>
 800994c:	9a05      	ldr	r2, [sp, #20]
 800994e:	f10b 0b01 	add.w	fp, fp, #1
 8009952:	e7b9      	b.n	80098c8 <_printf_float+0x310>
 8009954:	ee18 3a10 	vmov	r3, s16
 8009958:	4652      	mov	r2, sl
 800995a:	4631      	mov	r1, r6
 800995c:	4628      	mov	r0, r5
 800995e:	47b8      	blx	r7
 8009960:	3001      	adds	r0, #1
 8009962:	d1be      	bne.n	80098e2 <_printf_float+0x32a>
 8009964:	e689      	b.n	800967a <_printf_float+0xc2>
 8009966:	9a05      	ldr	r2, [sp, #20]
 8009968:	464b      	mov	r3, r9
 800996a:	4442      	add	r2, r8
 800996c:	4631      	mov	r1, r6
 800996e:	4628      	mov	r0, r5
 8009970:	47b8      	blx	r7
 8009972:	3001      	adds	r0, #1
 8009974:	d1c1      	bne.n	80098fa <_printf_float+0x342>
 8009976:	e680      	b.n	800967a <_printf_float+0xc2>
 8009978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800997a:	2a01      	cmp	r2, #1
 800997c:	dc01      	bgt.n	8009982 <_printf_float+0x3ca>
 800997e:	07db      	lsls	r3, r3, #31
 8009980:	d538      	bpl.n	80099f4 <_printf_float+0x43c>
 8009982:	2301      	movs	r3, #1
 8009984:	4642      	mov	r2, r8
 8009986:	4631      	mov	r1, r6
 8009988:	4628      	mov	r0, r5
 800998a:	47b8      	blx	r7
 800998c:	3001      	adds	r0, #1
 800998e:	f43f ae74 	beq.w	800967a <_printf_float+0xc2>
 8009992:	ee18 3a10 	vmov	r3, s16
 8009996:	4652      	mov	r2, sl
 8009998:	4631      	mov	r1, r6
 800999a:	4628      	mov	r0, r5
 800999c:	47b8      	blx	r7
 800999e:	3001      	adds	r0, #1
 80099a0:	f43f ae6b 	beq.w	800967a <_printf_float+0xc2>
 80099a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80099a8:	2200      	movs	r2, #0
 80099aa:	2300      	movs	r3, #0
 80099ac:	f7f7 f88c 	bl	8000ac8 <__aeabi_dcmpeq>
 80099b0:	b9d8      	cbnz	r0, 80099ea <_printf_float+0x432>
 80099b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099b4:	f108 0201 	add.w	r2, r8, #1
 80099b8:	3b01      	subs	r3, #1
 80099ba:	4631      	mov	r1, r6
 80099bc:	4628      	mov	r0, r5
 80099be:	47b8      	blx	r7
 80099c0:	3001      	adds	r0, #1
 80099c2:	d10e      	bne.n	80099e2 <_printf_float+0x42a>
 80099c4:	e659      	b.n	800967a <_printf_float+0xc2>
 80099c6:	2301      	movs	r3, #1
 80099c8:	4652      	mov	r2, sl
 80099ca:	4631      	mov	r1, r6
 80099cc:	4628      	mov	r0, r5
 80099ce:	47b8      	blx	r7
 80099d0:	3001      	adds	r0, #1
 80099d2:	f43f ae52 	beq.w	800967a <_printf_float+0xc2>
 80099d6:	f108 0801 	add.w	r8, r8, #1
 80099da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099dc:	3b01      	subs	r3, #1
 80099de:	4543      	cmp	r3, r8
 80099e0:	dcf1      	bgt.n	80099c6 <_printf_float+0x40e>
 80099e2:	464b      	mov	r3, r9
 80099e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80099e8:	e6dc      	b.n	80097a4 <_printf_float+0x1ec>
 80099ea:	f04f 0800 	mov.w	r8, #0
 80099ee:	f104 0a1a 	add.w	sl, r4, #26
 80099f2:	e7f2      	b.n	80099da <_printf_float+0x422>
 80099f4:	2301      	movs	r3, #1
 80099f6:	4642      	mov	r2, r8
 80099f8:	e7df      	b.n	80099ba <_printf_float+0x402>
 80099fa:	2301      	movs	r3, #1
 80099fc:	464a      	mov	r2, r9
 80099fe:	4631      	mov	r1, r6
 8009a00:	4628      	mov	r0, r5
 8009a02:	47b8      	blx	r7
 8009a04:	3001      	adds	r0, #1
 8009a06:	f43f ae38 	beq.w	800967a <_printf_float+0xc2>
 8009a0a:	f108 0801 	add.w	r8, r8, #1
 8009a0e:	68e3      	ldr	r3, [r4, #12]
 8009a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a12:	1a5b      	subs	r3, r3, r1
 8009a14:	4543      	cmp	r3, r8
 8009a16:	dcf0      	bgt.n	80099fa <_printf_float+0x442>
 8009a18:	e6fa      	b.n	8009810 <_printf_float+0x258>
 8009a1a:	f04f 0800 	mov.w	r8, #0
 8009a1e:	f104 0919 	add.w	r9, r4, #25
 8009a22:	e7f4      	b.n	8009a0e <_printf_float+0x456>

08009a24 <_printf_common>:
 8009a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a28:	4616      	mov	r6, r2
 8009a2a:	4699      	mov	r9, r3
 8009a2c:	688a      	ldr	r2, [r1, #8]
 8009a2e:	690b      	ldr	r3, [r1, #16]
 8009a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a34:	4293      	cmp	r3, r2
 8009a36:	bfb8      	it	lt
 8009a38:	4613      	movlt	r3, r2
 8009a3a:	6033      	str	r3, [r6, #0]
 8009a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a40:	4607      	mov	r7, r0
 8009a42:	460c      	mov	r4, r1
 8009a44:	b10a      	cbz	r2, 8009a4a <_printf_common+0x26>
 8009a46:	3301      	adds	r3, #1
 8009a48:	6033      	str	r3, [r6, #0]
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	0699      	lsls	r1, r3, #26
 8009a4e:	bf42      	ittt	mi
 8009a50:	6833      	ldrmi	r3, [r6, #0]
 8009a52:	3302      	addmi	r3, #2
 8009a54:	6033      	strmi	r3, [r6, #0]
 8009a56:	6825      	ldr	r5, [r4, #0]
 8009a58:	f015 0506 	ands.w	r5, r5, #6
 8009a5c:	d106      	bne.n	8009a6c <_printf_common+0x48>
 8009a5e:	f104 0a19 	add.w	sl, r4, #25
 8009a62:	68e3      	ldr	r3, [r4, #12]
 8009a64:	6832      	ldr	r2, [r6, #0]
 8009a66:	1a9b      	subs	r3, r3, r2
 8009a68:	42ab      	cmp	r3, r5
 8009a6a:	dc26      	bgt.n	8009aba <_printf_common+0x96>
 8009a6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a70:	1e13      	subs	r3, r2, #0
 8009a72:	6822      	ldr	r2, [r4, #0]
 8009a74:	bf18      	it	ne
 8009a76:	2301      	movne	r3, #1
 8009a78:	0692      	lsls	r2, r2, #26
 8009a7a:	d42b      	bmi.n	8009ad4 <_printf_common+0xb0>
 8009a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a80:	4649      	mov	r1, r9
 8009a82:	4638      	mov	r0, r7
 8009a84:	47c0      	blx	r8
 8009a86:	3001      	adds	r0, #1
 8009a88:	d01e      	beq.n	8009ac8 <_printf_common+0xa4>
 8009a8a:	6823      	ldr	r3, [r4, #0]
 8009a8c:	68e5      	ldr	r5, [r4, #12]
 8009a8e:	6832      	ldr	r2, [r6, #0]
 8009a90:	f003 0306 	and.w	r3, r3, #6
 8009a94:	2b04      	cmp	r3, #4
 8009a96:	bf08      	it	eq
 8009a98:	1aad      	subeq	r5, r5, r2
 8009a9a:	68a3      	ldr	r3, [r4, #8]
 8009a9c:	6922      	ldr	r2, [r4, #16]
 8009a9e:	bf0c      	ite	eq
 8009aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009aa4:	2500      	movne	r5, #0
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	bfc4      	itt	gt
 8009aaa:	1a9b      	subgt	r3, r3, r2
 8009aac:	18ed      	addgt	r5, r5, r3
 8009aae:	2600      	movs	r6, #0
 8009ab0:	341a      	adds	r4, #26
 8009ab2:	42b5      	cmp	r5, r6
 8009ab4:	d11a      	bne.n	8009aec <_printf_common+0xc8>
 8009ab6:	2000      	movs	r0, #0
 8009ab8:	e008      	b.n	8009acc <_printf_common+0xa8>
 8009aba:	2301      	movs	r3, #1
 8009abc:	4652      	mov	r2, sl
 8009abe:	4649      	mov	r1, r9
 8009ac0:	4638      	mov	r0, r7
 8009ac2:	47c0      	blx	r8
 8009ac4:	3001      	adds	r0, #1
 8009ac6:	d103      	bne.n	8009ad0 <_printf_common+0xac>
 8009ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8009acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ad0:	3501      	adds	r5, #1
 8009ad2:	e7c6      	b.n	8009a62 <_printf_common+0x3e>
 8009ad4:	18e1      	adds	r1, r4, r3
 8009ad6:	1c5a      	adds	r2, r3, #1
 8009ad8:	2030      	movs	r0, #48	; 0x30
 8009ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ade:	4422      	add	r2, r4
 8009ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ae8:	3302      	adds	r3, #2
 8009aea:	e7c7      	b.n	8009a7c <_printf_common+0x58>
 8009aec:	2301      	movs	r3, #1
 8009aee:	4622      	mov	r2, r4
 8009af0:	4649      	mov	r1, r9
 8009af2:	4638      	mov	r0, r7
 8009af4:	47c0      	blx	r8
 8009af6:	3001      	adds	r0, #1
 8009af8:	d0e6      	beq.n	8009ac8 <_printf_common+0xa4>
 8009afa:	3601      	adds	r6, #1
 8009afc:	e7d9      	b.n	8009ab2 <_printf_common+0x8e>
	...

08009b00 <_printf_i>:
 8009b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b04:	460c      	mov	r4, r1
 8009b06:	4691      	mov	r9, r2
 8009b08:	7e27      	ldrb	r7, [r4, #24]
 8009b0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009b0c:	2f78      	cmp	r7, #120	; 0x78
 8009b0e:	4680      	mov	r8, r0
 8009b10:	469a      	mov	sl, r3
 8009b12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b16:	d807      	bhi.n	8009b28 <_printf_i+0x28>
 8009b18:	2f62      	cmp	r7, #98	; 0x62
 8009b1a:	d80a      	bhi.n	8009b32 <_printf_i+0x32>
 8009b1c:	2f00      	cmp	r7, #0
 8009b1e:	f000 80d8 	beq.w	8009cd2 <_printf_i+0x1d2>
 8009b22:	2f58      	cmp	r7, #88	; 0x58
 8009b24:	f000 80a3 	beq.w	8009c6e <_printf_i+0x16e>
 8009b28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b30:	e03a      	b.n	8009ba8 <_printf_i+0xa8>
 8009b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b36:	2b15      	cmp	r3, #21
 8009b38:	d8f6      	bhi.n	8009b28 <_printf_i+0x28>
 8009b3a:	a001      	add	r0, pc, #4	; (adr r0, 8009b40 <_printf_i+0x40>)
 8009b3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009b40:	08009b99 	.word	0x08009b99
 8009b44:	08009bad 	.word	0x08009bad
 8009b48:	08009b29 	.word	0x08009b29
 8009b4c:	08009b29 	.word	0x08009b29
 8009b50:	08009b29 	.word	0x08009b29
 8009b54:	08009b29 	.word	0x08009b29
 8009b58:	08009bad 	.word	0x08009bad
 8009b5c:	08009b29 	.word	0x08009b29
 8009b60:	08009b29 	.word	0x08009b29
 8009b64:	08009b29 	.word	0x08009b29
 8009b68:	08009b29 	.word	0x08009b29
 8009b6c:	08009cb9 	.word	0x08009cb9
 8009b70:	08009bdd 	.word	0x08009bdd
 8009b74:	08009c9b 	.word	0x08009c9b
 8009b78:	08009b29 	.word	0x08009b29
 8009b7c:	08009b29 	.word	0x08009b29
 8009b80:	08009cdb 	.word	0x08009cdb
 8009b84:	08009b29 	.word	0x08009b29
 8009b88:	08009bdd 	.word	0x08009bdd
 8009b8c:	08009b29 	.word	0x08009b29
 8009b90:	08009b29 	.word	0x08009b29
 8009b94:	08009ca3 	.word	0x08009ca3
 8009b98:	680b      	ldr	r3, [r1, #0]
 8009b9a:	1d1a      	adds	r2, r3, #4
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	600a      	str	r2, [r1, #0]
 8009ba0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e0a3      	b.n	8009cf4 <_printf_i+0x1f4>
 8009bac:	6825      	ldr	r5, [r4, #0]
 8009bae:	6808      	ldr	r0, [r1, #0]
 8009bb0:	062e      	lsls	r6, r5, #24
 8009bb2:	f100 0304 	add.w	r3, r0, #4
 8009bb6:	d50a      	bpl.n	8009bce <_printf_i+0xce>
 8009bb8:	6805      	ldr	r5, [r0, #0]
 8009bba:	600b      	str	r3, [r1, #0]
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	da03      	bge.n	8009bc8 <_printf_i+0xc8>
 8009bc0:	232d      	movs	r3, #45	; 0x2d
 8009bc2:	426d      	negs	r5, r5
 8009bc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bc8:	485e      	ldr	r0, [pc, #376]	; (8009d44 <_printf_i+0x244>)
 8009bca:	230a      	movs	r3, #10
 8009bcc:	e019      	b.n	8009c02 <_printf_i+0x102>
 8009bce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009bd2:	6805      	ldr	r5, [r0, #0]
 8009bd4:	600b      	str	r3, [r1, #0]
 8009bd6:	bf18      	it	ne
 8009bd8:	b22d      	sxthne	r5, r5
 8009bda:	e7ef      	b.n	8009bbc <_printf_i+0xbc>
 8009bdc:	680b      	ldr	r3, [r1, #0]
 8009bde:	6825      	ldr	r5, [r4, #0]
 8009be0:	1d18      	adds	r0, r3, #4
 8009be2:	6008      	str	r0, [r1, #0]
 8009be4:	0628      	lsls	r0, r5, #24
 8009be6:	d501      	bpl.n	8009bec <_printf_i+0xec>
 8009be8:	681d      	ldr	r5, [r3, #0]
 8009bea:	e002      	b.n	8009bf2 <_printf_i+0xf2>
 8009bec:	0669      	lsls	r1, r5, #25
 8009bee:	d5fb      	bpl.n	8009be8 <_printf_i+0xe8>
 8009bf0:	881d      	ldrh	r5, [r3, #0]
 8009bf2:	4854      	ldr	r0, [pc, #336]	; (8009d44 <_printf_i+0x244>)
 8009bf4:	2f6f      	cmp	r7, #111	; 0x6f
 8009bf6:	bf0c      	ite	eq
 8009bf8:	2308      	moveq	r3, #8
 8009bfa:	230a      	movne	r3, #10
 8009bfc:	2100      	movs	r1, #0
 8009bfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c02:	6866      	ldr	r6, [r4, #4]
 8009c04:	60a6      	str	r6, [r4, #8]
 8009c06:	2e00      	cmp	r6, #0
 8009c08:	bfa2      	ittt	ge
 8009c0a:	6821      	ldrge	r1, [r4, #0]
 8009c0c:	f021 0104 	bicge.w	r1, r1, #4
 8009c10:	6021      	strge	r1, [r4, #0]
 8009c12:	b90d      	cbnz	r5, 8009c18 <_printf_i+0x118>
 8009c14:	2e00      	cmp	r6, #0
 8009c16:	d04d      	beq.n	8009cb4 <_printf_i+0x1b4>
 8009c18:	4616      	mov	r6, r2
 8009c1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c1e:	fb03 5711 	mls	r7, r3, r1, r5
 8009c22:	5dc7      	ldrb	r7, [r0, r7]
 8009c24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c28:	462f      	mov	r7, r5
 8009c2a:	42bb      	cmp	r3, r7
 8009c2c:	460d      	mov	r5, r1
 8009c2e:	d9f4      	bls.n	8009c1a <_printf_i+0x11a>
 8009c30:	2b08      	cmp	r3, #8
 8009c32:	d10b      	bne.n	8009c4c <_printf_i+0x14c>
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	07df      	lsls	r7, r3, #31
 8009c38:	d508      	bpl.n	8009c4c <_printf_i+0x14c>
 8009c3a:	6923      	ldr	r3, [r4, #16]
 8009c3c:	6861      	ldr	r1, [r4, #4]
 8009c3e:	4299      	cmp	r1, r3
 8009c40:	bfde      	ittt	le
 8009c42:	2330      	movle	r3, #48	; 0x30
 8009c44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c4c:	1b92      	subs	r2, r2, r6
 8009c4e:	6122      	str	r2, [r4, #16]
 8009c50:	f8cd a000 	str.w	sl, [sp]
 8009c54:	464b      	mov	r3, r9
 8009c56:	aa03      	add	r2, sp, #12
 8009c58:	4621      	mov	r1, r4
 8009c5a:	4640      	mov	r0, r8
 8009c5c:	f7ff fee2 	bl	8009a24 <_printf_common>
 8009c60:	3001      	adds	r0, #1
 8009c62:	d14c      	bne.n	8009cfe <_printf_i+0x1fe>
 8009c64:	f04f 30ff 	mov.w	r0, #4294967295
 8009c68:	b004      	add	sp, #16
 8009c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c6e:	4835      	ldr	r0, [pc, #212]	; (8009d44 <_printf_i+0x244>)
 8009c70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	680e      	ldr	r6, [r1, #0]
 8009c78:	061f      	lsls	r7, r3, #24
 8009c7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8009c7e:	600e      	str	r6, [r1, #0]
 8009c80:	d514      	bpl.n	8009cac <_printf_i+0x1ac>
 8009c82:	07d9      	lsls	r1, r3, #31
 8009c84:	bf44      	itt	mi
 8009c86:	f043 0320 	orrmi.w	r3, r3, #32
 8009c8a:	6023      	strmi	r3, [r4, #0]
 8009c8c:	b91d      	cbnz	r5, 8009c96 <_printf_i+0x196>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	f023 0320 	bic.w	r3, r3, #32
 8009c94:	6023      	str	r3, [r4, #0]
 8009c96:	2310      	movs	r3, #16
 8009c98:	e7b0      	b.n	8009bfc <_printf_i+0xfc>
 8009c9a:	6823      	ldr	r3, [r4, #0]
 8009c9c:	f043 0320 	orr.w	r3, r3, #32
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	2378      	movs	r3, #120	; 0x78
 8009ca4:	4828      	ldr	r0, [pc, #160]	; (8009d48 <_printf_i+0x248>)
 8009ca6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009caa:	e7e3      	b.n	8009c74 <_printf_i+0x174>
 8009cac:	065e      	lsls	r6, r3, #25
 8009cae:	bf48      	it	mi
 8009cb0:	b2ad      	uxthmi	r5, r5
 8009cb2:	e7e6      	b.n	8009c82 <_printf_i+0x182>
 8009cb4:	4616      	mov	r6, r2
 8009cb6:	e7bb      	b.n	8009c30 <_printf_i+0x130>
 8009cb8:	680b      	ldr	r3, [r1, #0]
 8009cba:	6826      	ldr	r6, [r4, #0]
 8009cbc:	6960      	ldr	r0, [r4, #20]
 8009cbe:	1d1d      	adds	r5, r3, #4
 8009cc0:	600d      	str	r5, [r1, #0]
 8009cc2:	0635      	lsls	r5, r6, #24
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	d501      	bpl.n	8009ccc <_printf_i+0x1cc>
 8009cc8:	6018      	str	r0, [r3, #0]
 8009cca:	e002      	b.n	8009cd2 <_printf_i+0x1d2>
 8009ccc:	0671      	lsls	r1, r6, #25
 8009cce:	d5fb      	bpl.n	8009cc8 <_printf_i+0x1c8>
 8009cd0:	8018      	strh	r0, [r3, #0]
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	6123      	str	r3, [r4, #16]
 8009cd6:	4616      	mov	r6, r2
 8009cd8:	e7ba      	b.n	8009c50 <_printf_i+0x150>
 8009cda:	680b      	ldr	r3, [r1, #0]
 8009cdc:	1d1a      	adds	r2, r3, #4
 8009cde:	600a      	str	r2, [r1, #0]
 8009ce0:	681e      	ldr	r6, [r3, #0]
 8009ce2:	6862      	ldr	r2, [r4, #4]
 8009ce4:	2100      	movs	r1, #0
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	f7f6 fa7a 	bl	80001e0 <memchr>
 8009cec:	b108      	cbz	r0, 8009cf2 <_printf_i+0x1f2>
 8009cee:	1b80      	subs	r0, r0, r6
 8009cf0:	6060      	str	r0, [r4, #4]
 8009cf2:	6863      	ldr	r3, [r4, #4]
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cfc:	e7a8      	b.n	8009c50 <_printf_i+0x150>
 8009cfe:	6923      	ldr	r3, [r4, #16]
 8009d00:	4632      	mov	r2, r6
 8009d02:	4649      	mov	r1, r9
 8009d04:	4640      	mov	r0, r8
 8009d06:	47d0      	blx	sl
 8009d08:	3001      	adds	r0, #1
 8009d0a:	d0ab      	beq.n	8009c64 <_printf_i+0x164>
 8009d0c:	6823      	ldr	r3, [r4, #0]
 8009d0e:	079b      	lsls	r3, r3, #30
 8009d10:	d413      	bmi.n	8009d3a <_printf_i+0x23a>
 8009d12:	68e0      	ldr	r0, [r4, #12]
 8009d14:	9b03      	ldr	r3, [sp, #12]
 8009d16:	4298      	cmp	r0, r3
 8009d18:	bfb8      	it	lt
 8009d1a:	4618      	movlt	r0, r3
 8009d1c:	e7a4      	b.n	8009c68 <_printf_i+0x168>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4632      	mov	r2, r6
 8009d22:	4649      	mov	r1, r9
 8009d24:	4640      	mov	r0, r8
 8009d26:	47d0      	blx	sl
 8009d28:	3001      	adds	r0, #1
 8009d2a:	d09b      	beq.n	8009c64 <_printf_i+0x164>
 8009d2c:	3501      	adds	r5, #1
 8009d2e:	68e3      	ldr	r3, [r4, #12]
 8009d30:	9903      	ldr	r1, [sp, #12]
 8009d32:	1a5b      	subs	r3, r3, r1
 8009d34:	42ab      	cmp	r3, r5
 8009d36:	dcf2      	bgt.n	8009d1e <_printf_i+0x21e>
 8009d38:	e7eb      	b.n	8009d12 <_printf_i+0x212>
 8009d3a:	2500      	movs	r5, #0
 8009d3c:	f104 0619 	add.w	r6, r4, #25
 8009d40:	e7f5      	b.n	8009d2e <_printf_i+0x22e>
 8009d42:	bf00      	nop
 8009d44:	0800deee 	.word	0x0800deee
 8009d48:	0800deff 	.word	0x0800deff

08009d4c <iprintf>:
 8009d4c:	b40f      	push	{r0, r1, r2, r3}
 8009d4e:	4b0a      	ldr	r3, [pc, #40]	; (8009d78 <iprintf+0x2c>)
 8009d50:	b513      	push	{r0, r1, r4, lr}
 8009d52:	681c      	ldr	r4, [r3, #0]
 8009d54:	b124      	cbz	r4, 8009d60 <iprintf+0x14>
 8009d56:	69a3      	ldr	r3, [r4, #24]
 8009d58:	b913      	cbnz	r3, 8009d60 <iprintf+0x14>
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f001 f8f6 	bl	800af4c <__sinit>
 8009d60:	ab05      	add	r3, sp, #20
 8009d62:	9a04      	ldr	r2, [sp, #16]
 8009d64:	68a1      	ldr	r1, [r4, #8]
 8009d66:	9301      	str	r3, [sp, #4]
 8009d68:	4620      	mov	r0, r4
 8009d6a:	f001 ffbf 	bl	800bcec <_vfiprintf_r>
 8009d6e:	b002      	add	sp, #8
 8009d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d74:	b004      	add	sp, #16
 8009d76:	4770      	bx	lr
 8009d78:	20000018 	.word	0x20000018

08009d7c <_puts_r>:
 8009d7c:	b570      	push	{r4, r5, r6, lr}
 8009d7e:	460e      	mov	r6, r1
 8009d80:	4605      	mov	r5, r0
 8009d82:	b118      	cbz	r0, 8009d8c <_puts_r+0x10>
 8009d84:	6983      	ldr	r3, [r0, #24]
 8009d86:	b90b      	cbnz	r3, 8009d8c <_puts_r+0x10>
 8009d88:	f001 f8e0 	bl	800af4c <__sinit>
 8009d8c:	69ab      	ldr	r3, [r5, #24]
 8009d8e:	68ac      	ldr	r4, [r5, #8]
 8009d90:	b913      	cbnz	r3, 8009d98 <_puts_r+0x1c>
 8009d92:	4628      	mov	r0, r5
 8009d94:	f001 f8da 	bl	800af4c <__sinit>
 8009d98:	4b2c      	ldr	r3, [pc, #176]	; (8009e4c <_puts_r+0xd0>)
 8009d9a:	429c      	cmp	r4, r3
 8009d9c:	d120      	bne.n	8009de0 <_puts_r+0x64>
 8009d9e:	686c      	ldr	r4, [r5, #4]
 8009da0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009da2:	07db      	lsls	r3, r3, #31
 8009da4:	d405      	bmi.n	8009db2 <_puts_r+0x36>
 8009da6:	89a3      	ldrh	r3, [r4, #12]
 8009da8:	0598      	lsls	r0, r3, #22
 8009daa:	d402      	bmi.n	8009db2 <_puts_r+0x36>
 8009dac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dae:	f001 f970 	bl	800b092 <__retarget_lock_acquire_recursive>
 8009db2:	89a3      	ldrh	r3, [r4, #12]
 8009db4:	0719      	lsls	r1, r3, #28
 8009db6:	d51d      	bpl.n	8009df4 <_puts_r+0x78>
 8009db8:	6923      	ldr	r3, [r4, #16]
 8009dba:	b1db      	cbz	r3, 8009df4 <_puts_r+0x78>
 8009dbc:	3e01      	subs	r6, #1
 8009dbe:	68a3      	ldr	r3, [r4, #8]
 8009dc0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	60a3      	str	r3, [r4, #8]
 8009dc8:	bb39      	cbnz	r1, 8009e1a <_puts_r+0x9e>
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	da38      	bge.n	8009e40 <_puts_r+0xc4>
 8009dce:	4622      	mov	r2, r4
 8009dd0:	210a      	movs	r1, #10
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	f000 f868 	bl	8009ea8 <__swbuf_r>
 8009dd8:	3001      	adds	r0, #1
 8009dda:	d011      	beq.n	8009e00 <_puts_r+0x84>
 8009ddc:	250a      	movs	r5, #10
 8009dde:	e011      	b.n	8009e04 <_puts_r+0x88>
 8009de0:	4b1b      	ldr	r3, [pc, #108]	; (8009e50 <_puts_r+0xd4>)
 8009de2:	429c      	cmp	r4, r3
 8009de4:	d101      	bne.n	8009dea <_puts_r+0x6e>
 8009de6:	68ac      	ldr	r4, [r5, #8]
 8009de8:	e7da      	b.n	8009da0 <_puts_r+0x24>
 8009dea:	4b1a      	ldr	r3, [pc, #104]	; (8009e54 <_puts_r+0xd8>)
 8009dec:	429c      	cmp	r4, r3
 8009dee:	bf08      	it	eq
 8009df0:	68ec      	ldreq	r4, [r5, #12]
 8009df2:	e7d5      	b.n	8009da0 <_puts_r+0x24>
 8009df4:	4621      	mov	r1, r4
 8009df6:	4628      	mov	r0, r5
 8009df8:	f000 f8a8 	bl	8009f4c <__swsetup_r>
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	d0dd      	beq.n	8009dbc <_puts_r+0x40>
 8009e00:	f04f 35ff 	mov.w	r5, #4294967295
 8009e04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e06:	07da      	lsls	r2, r3, #31
 8009e08:	d405      	bmi.n	8009e16 <_puts_r+0x9a>
 8009e0a:	89a3      	ldrh	r3, [r4, #12]
 8009e0c:	059b      	lsls	r3, r3, #22
 8009e0e:	d402      	bmi.n	8009e16 <_puts_r+0x9a>
 8009e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e12:	f001 f93f 	bl	800b094 <__retarget_lock_release_recursive>
 8009e16:	4628      	mov	r0, r5
 8009e18:	bd70      	pop	{r4, r5, r6, pc}
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	da04      	bge.n	8009e28 <_puts_r+0xac>
 8009e1e:	69a2      	ldr	r2, [r4, #24]
 8009e20:	429a      	cmp	r2, r3
 8009e22:	dc06      	bgt.n	8009e32 <_puts_r+0xb6>
 8009e24:	290a      	cmp	r1, #10
 8009e26:	d004      	beq.n	8009e32 <_puts_r+0xb6>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	6022      	str	r2, [r4, #0]
 8009e2e:	7019      	strb	r1, [r3, #0]
 8009e30:	e7c5      	b.n	8009dbe <_puts_r+0x42>
 8009e32:	4622      	mov	r2, r4
 8009e34:	4628      	mov	r0, r5
 8009e36:	f000 f837 	bl	8009ea8 <__swbuf_r>
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	d1bf      	bne.n	8009dbe <_puts_r+0x42>
 8009e3e:	e7df      	b.n	8009e00 <_puts_r+0x84>
 8009e40:	6823      	ldr	r3, [r4, #0]
 8009e42:	250a      	movs	r5, #10
 8009e44:	1c5a      	adds	r2, r3, #1
 8009e46:	6022      	str	r2, [r4, #0]
 8009e48:	701d      	strb	r5, [r3, #0]
 8009e4a:	e7db      	b.n	8009e04 <_puts_r+0x88>
 8009e4c:	0800dfc4 	.word	0x0800dfc4
 8009e50:	0800dfe4 	.word	0x0800dfe4
 8009e54:	0800dfa4 	.word	0x0800dfa4

08009e58 <puts>:
 8009e58:	4b02      	ldr	r3, [pc, #8]	; (8009e64 <puts+0xc>)
 8009e5a:	4601      	mov	r1, r0
 8009e5c:	6818      	ldr	r0, [r3, #0]
 8009e5e:	f7ff bf8d 	b.w	8009d7c <_puts_r>
 8009e62:	bf00      	nop
 8009e64:	20000018 	.word	0x20000018

08009e68 <siprintf>:
 8009e68:	b40e      	push	{r1, r2, r3}
 8009e6a:	b500      	push	{lr}
 8009e6c:	b09c      	sub	sp, #112	; 0x70
 8009e6e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e70:	9002      	str	r0, [sp, #8]
 8009e72:	9006      	str	r0, [sp, #24]
 8009e74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e78:	4809      	ldr	r0, [pc, #36]	; (8009ea0 <siprintf+0x38>)
 8009e7a:	9107      	str	r1, [sp, #28]
 8009e7c:	9104      	str	r1, [sp, #16]
 8009e7e:	4909      	ldr	r1, [pc, #36]	; (8009ea4 <siprintf+0x3c>)
 8009e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e84:	9105      	str	r1, [sp, #20]
 8009e86:	6800      	ldr	r0, [r0, #0]
 8009e88:	9301      	str	r3, [sp, #4]
 8009e8a:	a902      	add	r1, sp, #8
 8009e8c:	f001 fe04 	bl	800ba98 <_svfiprintf_r>
 8009e90:	9b02      	ldr	r3, [sp, #8]
 8009e92:	2200      	movs	r2, #0
 8009e94:	701a      	strb	r2, [r3, #0]
 8009e96:	b01c      	add	sp, #112	; 0x70
 8009e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e9c:	b003      	add	sp, #12
 8009e9e:	4770      	bx	lr
 8009ea0:	20000018 	.word	0x20000018
 8009ea4:	ffff0208 	.word	0xffff0208

08009ea8 <__swbuf_r>:
 8009ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eaa:	460e      	mov	r6, r1
 8009eac:	4614      	mov	r4, r2
 8009eae:	4605      	mov	r5, r0
 8009eb0:	b118      	cbz	r0, 8009eba <__swbuf_r+0x12>
 8009eb2:	6983      	ldr	r3, [r0, #24]
 8009eb4:	b90b      	cbnz	r3, 8009eba <__swbuf_r+0x12>
 8009eb6:	f001 f849 	bl	800af4c <__sinit>
 8009eba:	4b21      	ldr	r3, [pc, #132]	; (8009f40 <__swbuf_r+0x98>)
 8009ebc:	429c      	cmp	r4, r3
 8009ebe:	d12b      	bne.n	8009f18 <__swbuf_r+0x70>
 8009ec0:	686c      	ldr	r4, [r5, #4]
 8009ec2:	69a3      	ldr	r3, [r4, #24]
 8009ec4:	60a3      	str	r3, [r4, #8]
 8009ec6:	89a3      	ldrh	r3, [r4, #12]
 8009ec8:	071a      	lsls	r2, r3, #28
 8009eca:	d52f      	bpl.n	8009f2c <__swbuf_r+0x84>
 8009ecc:	6923      	ldr	r3, [r4, #16]
 8009ece:	b36b      	cbz	r3, 8009f2c <__swbuf_r+0x84>
 8009ed0:	6923      	ldr	r3, [r4, #16]
 8009ed2:	6820      	ldr	r0, [r4, #0]
 8009ed4:	1ac0      	subs	r0, r0, r3
 8009ed6:	6963      	ldr	r3, [r4, #20]
 8009ed8:	b2f6      	uxtb	r6, r6
 8009eda:	4283      	cmp	r3, r0
 8009edc:	4637      	mov	r7, r6
 8009ede:	dc04      	bgt.n	8009eea <__swbuf_r+0x42>
 8009ee0:	4621      	mov	r1, r4
 8009ee2:	4628      	mov	r0, r5
 8009ee4:	f000 ff9e 	bl	800ae24 <_fflush_r>
 8009ee8:	bb30      	cbnz	r0, 8009f38 <__swbuf_r+0x90>
 8009eea:	68a3      	ldr	r3, [r4, #8]
 8009eec:	3b01      	subs	r3, #1
 8009eee:	60a3      	str	r3, [r4, #8]
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	1c5a      	adds	r2, r3, #1
 8009ef4:	6022      	str	r2, [r4, #0]
 8009ef6:	701e      	strb	r6, [r3, #0]
 8009ef8:	6963      	ldr	r3, [r4, #20]
 8009efa:	3001      	adds	r0, #1
 8009efc:	4283      	cmp	r3, r0
 8009efe:	d004      	beq.n	8009f0a <__swbuf_r+0x62>
 8009f00:	89a3      	ldrh	r3, [r4, #12]
 8009f02:	07db      	lsls	r3, r3, #31
 8009f04:	d506      	bpl.n	8009f14 <__swbuf_r+0x6c>
 8009f06:	2e0a      	cmp	r6, #10
 8009f08:	d104      	bne.n	8009f14 <__swbuf_r+0x6c>
 8009f0a:	4621      	mov	r1, r4
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	f000 ff89 	bl	800ae24 <_fflush_r>
 8009f12:	b988      	cbnz	r0, 8009f38 <__swbuf_r+0x90>
 8009f14:	4638      	mov	r0, r7
 8009f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f18:	4b0a      	ldr	r3, [pc, #40]	; (8009f44 <__swbuf_r+0x9c>)
 8009f1a:	429c      	cmp	r4, r3
 8009f1c:	d101      	bne.n	8009f22 <__swbuf_r+0x7a>
 8009f1e:	68ac      	ldr	r4, [r5, #8]
 8009f20:	e7cf      	b.n	8009ec2 <__swbuf_r+0x1a>
 8009f22:	4b09      	ldr	r3, [pc, #36]	; (8009f48 <__swbuf_r+0xa0>)
 8009f24:	429c      	cmp	r4, r3
 8009f26:	bf08      	it	eq
 8009f28:	68ec      	ldreq	r4, [r5, #12]
 8009f2a:	e7ca      	b.n	8009ec2 <__swbuf_r+0x1a>
 8009f2c:	4621      	mov	r1, r4
 8009f2e:	4628      	mov	r0, r5
 8009f30:	f000 f80c 	bl	8009f4c <__swsetup_r>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d0cb      	beq.n	8009ed0 <__swbuf_r+0x28>
 8009f38:	f04f 37ff 	mov.w	r7, #4294967295
 8009f3c:	e7ea      	b.n	8009f14 <__swbuf_r+0x6c>
 8009f3e:	bf00      	nop
 8009f40:	0800dfc4 	.word	0x0800dfc4
 8009f44:	0800dfe4 	.word	0x0800dfe4
 8009f48:	0800dfa4 	.word	0x0800dfa4

08009f4c <__swsetup_r>:
 8009f4c:	4b32      	ldr	r3, [pc, #200]	; (800a018 <__swsetup_r+0xcc>)
 8009f4e:	b570      	push	{r4, r5, r6, lr}
 8009f50:	681d      	ldr	r5, [r3, #0]
 8009f52:	4606      	mov	r6, r0
 8009f54:	460c      	mov	r4, r1
 8009f56:	b125      	cbz	r5, 8009f62 <__swsetup_r+0x16>
 8009f58:	69ab      	ldr	r3, [r5, #24]
 8009f5a:	b913      	cbnz	r3, 8009f62 <__swsetup_r+0x16>
 8009f5c:	4628      	mov	r0, r5
 8009f5e:	f000 fff5 	bl	800af4c <__sinit>
 8009f62:	4b2e      	ldr	r3, [pc, #184]	; (800a01c <__swsetup_r+0xd0>)
 8009f64:	429c      	cmp	r4, r3
 8009f66:	d10f      	bne.n	8009f88 <__swsetup_r+0x3c>
 8009f68:	686c      	ldr	r4, [r5, #4]
 8009f6a:	89a3      	ldrh	r3, [r4, #12]
 8009f6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f70:	0719      	lsls	r1, r3, #28
 8009f72:	d42c      	bmi.n	8009fce <__swsetup_r+0x82>
 8009f74:	06dd      	lsls	r5, r3, #27
 8009f76:	d411      	bmi.n	8009f9c <__swsetup_r+0x50>
 8009f78:	2309      	movs	r3, #9
 8009f7a:	6033      	str	r3, [r6, #0]
 8009f7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f80:	81a3      	strh	r3, [r4, #12]
 8009f82:	f04f 30ff 	mov.w	r0, #4294967295
 8009f86:	e03e      	b.n	800a006 <__swsetup_r+0xba>
 8009f88:	4b25      	ldr	r3, [pc, #148]	; (800a020 <__swsetup_r+0xd4>)
 8009f8a:	429c      	cmp	r4, r3
 8009f8c:	d101      	bne.n	8009f92 <__swsetup_r+0x46>
 8009f8e:	68ac      	ldr	r4, [r5, #8]
 8009f90:	e7eb      	b.n	8009f6a <__swsetup_r+0x1e>
 8009f92:	4b24      	ldr	r3, [pc, #144]	; (800a024 <__swsetup_r+0xd8>)
 8009f94:	429c      	cmp	r4, r3
 8009f96:	bf08      	it	eq
 8009f98:	68ec      	ldreq	r4, [r5, #12]
 8009f9a:	e7e6      	b.n	8009f6a <__swsetup_r+0x1e>
 8009f9c:	0758      	lsls	r0, r3, #29
 8009f9e:	d512      	bpl.n	8009fc6 <__swsetup_r+0x7a>
 8009fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fa2:	b141      	cbz	r1, 8009fb6 <__swsetup_r+0x6a>
 8009fa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fa8:	4299      	cmp	r1, r3
 8009faa:	d002      	beq.n	8009fb2 <__swsetup_r+0x66>
 8009fac:	4630      	mov	r0, r6
 8009fae:	f001 fc6d 	bl	800b88c <_free_r>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	6363      	str	r3, [r4, #52]	; 0x34
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009fbc:	81a3      	strh	r3, [r4, #12]
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	6063      	str	r3, [r4, #4]
 8009fc2:	6923      	ldr	r3, [r4, #16]
 8009fc4:	6023      	str	r3, [r4, #0]
 8009fc6:	89a3      	ldrh	r3, [r4, #12]
 8009fc8:	f043 0308 	orr.w	r3, r3, #8
 8009fcc:	81a3      	strh	r3, [r4, #12]
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	b94b      	cbnz	r3, 8009fe6 <__swsetup_r+0x9a>
 8009fd2:	89a3      	ldrh	r3, [r4, #12]
 8009fd4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fdc:	d003      	beq.n	8009fe6 <__swsetup_r+0x9a>
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4630      	mov	r0, r6
 8009fe2:	f001 f87d 	bl	800b0e0 <__smakebuf_r>
 8009fe6:	89a0      	ldrh	r0, [r4, #12]
 8009fe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009fec:	f010 0301 	ands.w	r3, r0, #1
 8009ff0:	d00a      	beq.n	800a008 <__swsetup_r+0xbc>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	60a3      	str	r3, [r4, #8]
 8009ff6:	6963      	ldr	r3, [r4, #20]
 8009ff8:	425b      	negs	r3, r3
 8009ffa:	61a3      	str	r3, [r4, #24]
 8009ffc:	6923      	ldr	r3, [r4, #16]
 8009ffe:	b943      	cbnz	r3, 800a012 <__swsetup_r+0xc6>
 800a000:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a004:	d1ba      	bne.n	8009f7c <__swsetup_r+0x30>
 800a006:	bd70      	pop	{r4, r5, r6, pc}
 800a008:	0781      	lsls	r1, r0, #30
 800a00a:	bf58      	it	pl
 800a00c:	6963      	ldrpl	r3, [r4, #20]
 800a00e:	60a3      	str	r3, [r4, #8]
 800a010:	e7f4      	b.n	8009ffc <__swsetup_r+0xb0>
 800a012:	2000      	movs	r0, #0
 800a014:	e7f7      	b.n	800a006 <__swsetup_r+0xba>
 800a016:	bf00      	nop
 800a018:	20000018 	.word	0x20000018
 800a01c:	0800dfc4 	.word	0x0800dfc4
 800a020:	0800dfe4 	.word	0x0800dfe4
 800a024:	0800dfa4 	.word	0x0800dfa4

0800a028 <quorem>:
 800a028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02c:	6903      	ldr	r3, [r0, #16]
 800a02e:	690c      	ldr	r4, [r1, #16]
 800a030:	42a3      	cmp	r3, r4
 800a032:	4607      	mov	r7, r0
 800a034:	f2c0 8081 	blt.w	800a13a <quorem+0x112>
 800a038:	3c01      	subs	r4, #1
 800a03a:	f101 0814 	add.w	r8, r1, #20
 800a03e:	f100 0514 	add.w	r5, r0, #20
 800a042:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a04c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a050:	3301      	adds	r3, #1
 800a052:	429a      	cmp	r2, r3
 800a054:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a058:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a05c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a060:	d331      	bcc.n	800a0c6 <quorem+0x9e>
 800a062:	f04f 0e00 	mov.w	lr, #0
 800a066:	4640      	mov	r0, r8
 800a068:	46ac      	mov	ip, r5
 800a06a:	46f2      	mov	sl, lr
 800a06c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a070:	b293      	uxth	r3, r2
 800a072:	fb06 e303 	mla	r3, r6, r3, lr
 800a076:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	ebaa 0303 	sub.w	r3, sl, r3
 800a080:	0c12      	lsrs	r2, r2, #16
 800a082:	f8dc a000 	ldr.w	sl, [ip]
 800a086:	fb06 e202 	mla	r2, r6, r2, lr
 800a08a:	fa13 f38a 	uxtah	r3, r3, sl
 800a08e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a092:	fa1f fa82 	uxth.w	sl, r2
 800a096:	f8dc 2000 	ldr.w	r2, [ip]
 800a09a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a09e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0a2:	b29b      	uxth	r3, r3
 800a0a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0a8:	4581      	cmp	r9, r0
 800a0aa:	f84c 3b04 	str.w	r3, [ip], #4
 800a0ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a0b2:	d2db      	bcs.n	800a06c <quorem+0x44>
 800a0b4:	f855 300b 	ldr.w	r3, [r5, fp]
 800a0b8:	b92b      	cbnz	r3, 800a0c6 <quorem+0x9e>
 800a0ba:	9b01      	ldr	r3, [sp, #4]
 800a0bc:	3b04      	subs	r3, #4
 800a0be:	429d      	cmp	r5, r3
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	d32e      	bcc.n	800a122 <quorem+0xfa>
 800a0c4:	613c      	str	r4, [r7, #16]
 800a0c6:	4638      	mov	r0, r7
 800a0c8:	f001 fad0 	bl	800b66c <__mcmp>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	db24      	blt.n	800a11a <quorem+0xf2>
 800a0d0:	3601      	adds	r6, #1
 800a0d2:	4628      	mov	r0, r5
 800a0d4:	f04f 0c00 	mov.w	ip, #0
 800a0d8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a0dc:	f8d0 e000 	ldr.w	lr, [r0]
 800a0e0:	b293      	uxth	r3, r2
 800a0e2:	ebac 0303 	sub.w	r3, ip, r3
 800a0e6:	0c12      	lsrs	r2, r2, #16
 800a0e8:	fa13 f38e 	uxtah	r3, r3, lr
 800a0ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a0f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a0f4:	b29b      	uxth	r3, r3
 800a0f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0fa:	45c1      	cmp	r9, r8
 800a0fc:	f840 3b04 	str.w	r3, [r0], #4
 800a100:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a104:	d2e8      	bcs.n	800a0d8 <quorem+0xb0>
 800a106:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a10a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a10e:	b922      	cbnz	r2, 800a11a <quorem+0xf2>
 800a110:	3b04      	subs	r3, #4
 800a112:	429d      	cmp	r5, r3
 800a114:	461a      	mov	r2, r3
 800a116:	d30a      	bcc.n	800a12e <quorem+0x106>
 800a118:	613c      	str	r4, [r7, #16]
 800a11a:	4630      	mov	r0, r6
 800a11c:	b003      	add	sp, #12
 800a11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a122:	6812      	ldr	r2, [r2, #0]
 800a124:	3b04      	subs	r3, #4
 800a126:	2a00      	cmp	r2, #0
 800a128:	d1cc      	bne.n	800a0c4 <quorem+0x9c>
 800a12a:	3c01      	subs	r4, #1
 800a12c:	e7c7      	b.n	800a0be <quorem+0x96>
 800a12e:	6812      	ldr	r2, [r2, #0]
 800a130:	3b04      	subs	r3, #4
 800a132:	2a00      	cmp	r2, #0
 800a134:	d1f0      	bne.n	800a118 <quorem+0xf0>
 800a136:	3c01      	subs	r4, #1
 800a138:	e7eb      	b.n	800a112 <quorem+0xea>
 800a13a:	2000      	movs	r0, #0
 800a13c:	e7ee      	b.n	800a11c <quorem+0xf4>
	...

0800a140 <_dtoa_r>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	ed2d 8b02 	vpush	{d8}
 800a148:	ec57 6b10 	vmov	r6, r7, d0
 800a14c:	b095      	sub	sp, #84	; 0x54
 800a14e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a150:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a154:	9105      	str	r1, [sp, #20]
 800a156:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a15a:	4604      	mov	r4, r0
 800a15c:	9209      	str	r2, [sp, #36]	; 0x24
 800a15e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a160:	b975      	cbnz	r5, 800a180 <_dtoa_r+0x40>
 800a162:	2010      	movs	r0, #16
 800a164:	f000 fffc 	bl	800b160 <malloc>
 800a168:	4602      	mov	r2, r0
 800a16a:	6260      	str	r0, [r4, #36]	; 0x24
 800a16c:	b920      	cbnz	r0, 800a178 <_dtoa_r+0x38>
 800a16e:	4bb2      	ldr	r3, [pc, #712]	; (800a438 <_dtoa_r+0x2f8>)
 800a170:	21ea      	movs	r1, #234	; 0xea
 800a172:	48b2      	ldr	r0, [pc, #712]	; (800a43c <_dtoa_r+0x2fc>)
 800a174:	f001 ff50 	bl	800c018 <__assert_func>
 800a178:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a17c:	6005      	str	r5, [r0, #0]
 800a17e:	60c5      	str	r5, [r0, #12]
 800a180:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a182:	6819      	ldr	r1, [r3, #0]
 800a184:	b151      	cbz	r1, 800a19c <_dtoa_r+0x5c>
 800a186:	685a      	ldr	r2, [r3, #4]
 800a188:	604a      	str	r2, [r1, #4]
 800a18a:	2301      	movs	r3, #1
 800a18c:	4093      	lsls	r3, r2
 800a18e:	608b      	str	r3, [r1, #8]
 800a190:	4620      	mov	r0, r4
 800a192:	f001 f82d 	bl	800b1f0 <_Bfree>
 800a196:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a198:	2200      	movs	r2, #0
 800a19a:	601a      	str	r2, [r3, #0]
 800a19c:	1e3b      	subs	r3, r7, #0
 800a19e:	bfb9      	ittee	lt
 800a1a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a1a4:	9303      	strlt	r3, [sp, #12]
 800a1a6:	2300      	movge	r3, #0
 800a1a8:	f8c8 3000 	strge.w	r3, [r8]
 800a1ac:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a1b0:	4ba3      	ldr	r3, [pc, #652]	; (800a440 <_dtoa_r+0x300>)
 800a1b2:	bfbc      	itt	lt
 800a1b4:	2201      	movlt	r2, #1
 800a1b6:	f8c8 2000 	strlt.w	r2, [r8]
 800a1ba:	ea33 0309 	bics.w	r3, r3, r9
 800a1be:	d11b      	bne.n	800a1f8 <_dtoa_r+0xb8>
 800a1c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a1c2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a1c6:	6013      	str	r3, [r2, #0]
 800a1c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1cc:	4333      	orrs	r3, r6
 800a1ce:	f000 857a 	beq.w	800acc6 <_dtoa_r+0xb86>
 800a1d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1d4:	b963      	cbnz	r3, 800a1f0 <_dtoa_r+0xb0>
 800a1d6:	4b9b      	ldr	r3, [pc, #620]	; (800a444 <_dtoa_r+0x304>)
 800a1d8:	e024      	b.n	800a224 <_dtoa_r+0xe4>
 800a1da:	4b9b      	ldr	r3, [pc, #620]	; (800a448 <_dtoa_r+0x308>)
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	3308      	adds	r3, #8
 800a1e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a1e2:	6013      	str	r3, [r2, #0]
 800a1e4:	9800      	ldr	r0, [sp, #0]
 800a1e6:	b015      	add	sp, #84	; 0x54
 800a1e8:	ecbd 8b02 	vpop	{d8}
 800a1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f0:	4b94      	ldr	r3, [pc, #592]	; (800a444 <_dtoa_r+0x304>)
 800a1f2:	9300      	str	r3, [sp, #0]
 800a1f4:	3303      	adds	r3, #3
 800a1f6:	e7f3      	b.n	800a1e0 <_dtoa_r+0xa0>
 800a1f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	ec51 0b17 	vmov	r0, r1, d7
 800a202:	2300      	movs	r3, #0
 800a204:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a208:	f7f6 fc5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a20c:	4680      	mov	r8, r0
 800a20e:	b158      	cbz	r0, 800a228 <_dtoa_r+0xe8>
 800a210:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a212:	2301      	movs	r3, #1
 800a214:	6013      	str	r3, [r2, #0]
 800a216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f000 8551 	beq.w	800acc0 <_dtoa_r+0xb80>
 800a21e:	488b      	ldr	r0, [pc, #556]	; (800a44c <_dtoa_r+0x30c>)
 800a220:	6018      	str	r0, [r3, #0]
 800a222:	1e43      	subs	r3, r0, #1
 800a224:	9300      	str	r3, [sp, #0]
 800a226:	e7dd      	b.n	800a1e4 <_dtoa_r+0xa4>
 800a228:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a22c:	aa12      	add	r2, sp, #72	; 0x48
 800a22e:	a913      	add	r1, sp, #76	; 0x4c
 800a230:	4620      	mov	r0, r4
 800a232:	f001 fabf 	bl	800b7b4 <__d2b>
 800a236:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a23a:	4683      	mov	fp, r0
 800a23c:	2d00      	cmp	r5, #0
 800a23e:	d07c      	beq.n	800a33a <_dtoa_r+0x1fa>
 800a240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a242:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a246:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a24a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a24e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a252:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a256:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a25a:	4b7d      	ldr	r3, [pc, #500]	; (800a450 <_dtoa_r+0x310>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	4630      	mov	r0, r6
 800a260:	4639      	mov	r1, r7
 800a262:	f7f6 f811 	bl	8000288 <__aeabi_dsub>
 800a266:	a36e      	add	r3, pc, #440	; (adr r3, 800a420 <_dtoa_r+0x2e0>)
 800a268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26c:	f7f6 f9c4 	bl	80005f8 <__aeabi_dmul>
 800a270:	a36d      	add	r3, pc, #436	; (adr r3, 800a428 <_dtoa_r+0x2e8>)
 800a272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a276:	f7f6 f809 	bl	800028c <__adddf3>
 800a27a:	4606      	mov	r6, r0
 800a27c:	4628      	mov	r0, r5
 800a27e:	460f      	mov	r7, r1
 800a280:	f7f6 f950 	bl	8000524 <__aeabi_i2d>
 800a284:	a36a      	add	r3, pc, #424	; (adr r3, 800a430 <_dtoa_r+0x2f0>)
 800a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28a:	f7f6 f9b5 	bl	80005f8 <__aeabi_dmul>
 800a28e:	4602      	mov	r2, r0
 800a290:	460b      	mov	r3, r1
 800a292:	4630      	mov	r0, r6
 800a294:	4639      	mov	r1, r7
 800a296:	f7f5 fff9 	bl	800028c <__adddf3>
 800a29a:	4606      	mov	r6, r0
 800a29c:	460f      	mov	r7, r1
 800a29e:	f7f6 fc5b 	bl	8000b58 <__aeabi_d2iz>
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	4682      	mov	sl, r0
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	4639      	mov	r1, r7
 800a2ac:	f7f6 fc16 	bl	8000adc <__aeabi_dcmplt>
 800a2b0:	b148      	cbz	r0, 800a2c6 <_dtoa_r+0x186>
 800a2b2:	4650      	mov	r0, sl
 800a2b4:	f7f6 f936 	bl	8000524 <__aeabi_i2d>
 800a2b8:	4632      	mov	r2, r6
 800a2ba:	463b      	mov	r3, r7
 800a2bc:	f7f6 fc04 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2c0:	b908      	cbnz	r0, 800a2c6 <_dtoa_r+0x186>
 800a2c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2c6:	f1ba 0f16 	cmp.w	sl, #22
 800a2ca:	d854      	bhi.n	800a376 <_dtoa_r+0x236>
 800a2cc:	4b61      	ldr	r3, [pc, #388]	; (800a454 <_dtoa_r+0x314>)
 800a2ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a2da:	f7f6 fbff 	bl	8000adc <__aeabi_dcmplt>
 800a2de:	2800      	cmp	r0, #0
 800a2e0:	d04b      	beq.n	800a37a <_dtoa_r+0x23a>
 800a2e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	930e      	str	r3, [sp, #56]	; 0x38
 800a2ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a2ec:	1b5d      	subs	r5, r3, r5
 800a2ee:	1e6b      	subs	r3, r5, #1
 800a2f0:	9304      	str	r3, [sp, #16]
 800a2f2:	bf43      	ittte	mi
 800a2f4:	2300      	movmi	r3, #0
 800a2f6:	f1c5 0801 	rsbmi	r8, r5, #1
 800a2fa:	9304      	strmi	r3, [sp, #16]
 800a2fc:	f04f 0800 	movpl.w	r8, #0
 800a300:	f1ba 0f00 	cmp.w	sl, #0
 800a304:	db3b      	blt.n	800a37e <_dtoa_r+0x23e>
 800a306:	9b04      	ldr	r3, [sp, #16]
 800a308:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a30c:	4453      	add	r3, sl
 800a30e:	9304      	str	r3, [sp, #16]
 800a310:	2300      	movs	r3, #0
 800a312:	9306      	str	r3, [sp, #24]
 800a314:	9b05      	ldr	r3, [sp, #20]
 800a316:	2b09      	cmp	r3, #9
 800a318:	d869      	bhi.n	800a3ee <_dtoa_r+0x2ae>
 800a31a:	2b05      	cmp	r3, #5
 800a31c:	bfc4      	itt	gt
 800a31e:	3b04      	subgt	r3, #4
 800a320:	9305      	strgt	r3, [sp, #20]
 800a322:	9b05      	ldr	r3, [sp, #20]
 800a324:	f1a3 0302 	sub.w	r3, r3, #2
 800a328:	bfcc      	ite	gt
 800a32a:	2500      	movgt	r5, #0
 800a32c:	2501      	movle	r5, #1
 800a32e:	2b03      	cmp	r3, #3
 800a330:	d869      	bhi.n	800a406 <_dtoa_r+0x2c6>
 800a332:	e8df f003 	tbb	[pc, r3]
 800a336:	4e2c      	.short	0x4e2c
 800a338:	5a4c      	.short	0x5a4c
 800a33a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a33e:	441d      	add	r5, r3
 800a340:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a344:	2b20      	cmp	r3, #32
 800a346:	bfc1      	itttt	gt
 800a348:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a34c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a350:	fa09 f303 	lslgt.w	r3, r9, r3
 800a354:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a358:	bfda      	itte	le
 800a35a:	f1c3 0320 	rsble	r3, r3, #32
 800a35e:	fa06 f003 	lslle.w	r0, r6, r3
 800a362:	4318      	orrgt	r0, r3
 800a364:	f7f6 f8ce 	bl	8000504 <__aeabi_ui2d>
 800a368:	2301      	movs	r3, #1
 800a36a:	4606      	mov	r6, r0
 800a36c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a370:	3d01      	subs	r5, #1
 800a372:	9310      	str	r3, [sp, #64]	; 0x40
 800a374:	e771      	b.n	800a25a <_dtoa_r+0x11a>
 800a376:	2301      	movs	r3, #1
 800a378:	e7b6      	b.n	800a2e8 <_dtoa_r+0x1a8>
 800a37a:	900e      	str	r0, [sp, #56]	; 0x38
 800a37c:	e7b5      	b.n	800a2ea <_dtoa_r+0x1aa>
 800a37e:	f1ca 0300 	rsb	r3, sl, #0
 800a382:	9306      	str	r3, [sp, #24]
 800a384:	2300      	movs	r3, #0
 800a386:	eba8 080a 	sub.w	r8, r8, sl
 800a38a:	930d      	str	r3, [sp, #52]	; 0x34
 800a38c:	e7c2      	b.n	800a314 <_dtoa_r+0x1d4>
 800a38e:	2300      	movs	r3, #0
 800a390:	9308      	str	r3, [sp, #32]
 800a392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a394:	2b00      	cmp	r3, #0
 800a396:	dc39      	bgt.n	800a40c <_dtoa_r+0x2cc>
 800a398:	f04f 0901 	mov.w	r9, #1
 800a39c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a3a0:	464b      	mov	r3, r9
 800a3a2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a3a6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	6042      	str	r2, [r0, #4]
 800a3ac:	2204      	movs	r2, #4
 800a3ae:	f102 0614 	add.w	r6, r2, #20
 800a3b2:	429e      	cmp	r6, r3
 800a3b4:	6841      	ldr	r1, [r0, #4]
 800a3b6:	d92f      	bls.n	800a418 <_dtoa_r+0x2d8>
 800a3b8:	4620      	mov	r0, r4
 800a3ba:	f000 fed9 	bl	800b170 <_Balloc>
 800a3be:	9000      	str	r0, [sp, #0]
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d14b      	bne.n	800a45c <_dtoa_r+0x31c>
 800a3c4:	4b24      	ldr	r3, [pc, #144]	; (800a458 <_dtoa_r+0x318>)
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a3cc:	e6d1      	b.n	800a172 <_dtoa_r+0x32>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e7de      	b.n	800a390 <_dtoa_r+0x250>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	9308      	str	r3, [sp, #32]
 800a3d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d8:	eb0a 0903 	add.w	r9, sl, r3
 800a3dc:	f109 0301 	add.w	r3, r9, #1
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	9301      	str	r3, [sp, #4]
 800a3e4:	bfb8      	it	lt
 800a3e6:	2301      	movlt	r3, #1
 800a3e8:	e7dd      	b.n	800a3a6 <_dtoa_r+0x266>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e7f2      	b.n	800a3d4 <_dtoa_r+0x294>
 800a3ee:	2501      	movs	r5, #1
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	9305      	str	r3, [sp, #20]
 800a3f4:	9508      	str	r5, [sp, #32]
 800a3f6:	f04f 39ff 	mov.w	r9, #4294967295
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f8cd 9004 	str.w	r9, [sp, #4]
 800a400:	2312      	movs	r3, #18
 800a402:	9209      	str	r2, [sp, #36]	; 0x24
 800a404:	e7cf      	b.n	800a3a6 <_dtoa_r+0x266>
 800a406:	2301      	movs	r3, #1
 800a408:	9308      	str	r3, [sp, #32]
 800a40a:	e7f4      	b.n	800a3f6 <_dtoa_r+0x2b6>
 800a40c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a410:	f8cd 9004 	str.w	r9, [sp, #4]
 800a414:	464b      	mov	r3, r9
 800a416:	e7c6      	b.n	800a3a6 <_dtoa_r+0x266>
 800a418:	3101      	adds	r1, #1
 800a41a:	6041      	str	r1, [r0, #4]
 800a41c:	0052      	lsls	r2, r2, #1
 800a41e:	e7c6      	b.n	800a3ae <_dtoa_r+0x26e>
 800a420:	636f4361 	.word	0x636f4361
 800a424:	3fd287a7 	.word	0x3fd287a7
 800a428:	8b60c8b3 	.word	0x8b60c8b3
 800a42c:	3fc68a28 	.word	0x3fc68a28
 800a430:	509f79fb 	.word	0x509f79fb
 800a434:	3fd34413 	.word	0x3fd34413
 800a438:	0800df1d 	.word	0x0800df1d
 800a43c:	0800df34 	.word	0x0800df34
 800a440:	7ff00000 	.word	0x7ff00000
 800a444:	0800df19 	.word	0x0800df19
 800a448:	0800df10 	.word	0x0800df10
 800a44c:	0800deed 	.word	0x0800deed
 800a450:	3ff80000 	.word	0x3ff80000
 800a454:	0800e090 	.word	0x0800e090
 800a458:	0800df93 	.word	0x0800df93
 800a45c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a45e:	9a00      	ldr	r2, [sp, #0]
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	9b01      	ldr	r3, [sp, #4]
 800a464:	2b0e      	cmp	r3, #14
 800a466:	f200 80ad 	bhi.w	800a5c4 <_dtoa_r+0x484>
 800a46a:	2d00      	cmp	r5, #0
 800a46c:	f000 80aa 	beq.w	800a5c4 <_dtoa_r+0x484>
 800a470:	f1ba 0f00 	cmp.w	sl, #0
 800a474:	dd36      	ble.n	800a4e4 <_dtoa_r+0x3a4>
 800a476:	4ac3      	ldr	r2, [pc, #780]	; (800a784 <_dtoa_r+0x644>)
 800a478:	f00a 030f 	and.w	r3, sl, #15
 800a47c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a480:	ed93 7b00 	vldr	d7, [r3]
 800a484:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a488:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a48c:	eeb0 8a47 	vmov.f32	s16, s14
 800a490:	eef0 8a67 	vmov.f32	s17, s15
 800a494:	d016      	beq.n	800a4c4 <_dtoa_r+0x384>
 800a496:	4bbc      	ldr	r3, [pc, #752]	; (800a788 <_dtoa_r+0x648>)
 800a498:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a49c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a4a0:	f7f6 f9d4 	bl	800084c <__aeabi_ddiv>
 800a4a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4a8:	f007 070f 	and.w	r7, r7, #15
 800a4ac:	2503      	movs	r5, #3
 800a4ae:	4eb6      	ldr	r6, [pc, #728]	; (800a788 <_dtoa_r+0x648>)
 800a4b0:	b957      	cbnz	r7, 800a4c8 <_dtoa_r+0x388>
 800a4b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4b6:	ec53 2b18 	vmov	r2, r3, d8
 800a4ba:	f7f6 f9c7 	bl	800084c <__aeabi_ddiv>
 800a4be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4c2:	e029      	b.n	800a518 <_dtoa_r+0x3d8>
 800a4c4:	2502      	movs	r5, #2
 800a4c6:	e7f2      	b.n	800a4ae <_dtoa_r+0x36e>
 800a4c8:	07f9      	lsls	r1, r7, #31
 800a4ca:	d508      	bpl.n	800a4de <_dtoa_r+0x39e>
 800a4cc:	ec51 0b18 	vmov	r0, r1, d8
 800a4d0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a4d4:	f7f6 f890 	bl	80005f8 <__aeabi_dmul>
 800a4d8:	ec41 0b18 	vmov	d8, r0, r1
 800a4dc:	3501      	adds	r5, #1
 800a4de:	107f      	asrs	r7, r7, #1
 800a4e0:	3608      	adds	r6, #8
 800a4e2:	e7e5      	b.n	800a4b0 <_dtoa_r+0x370>
 800a4e4:	f000 80a6 	beq.w	800a634 <_dtoa_r+0x4f4>
 800a4e8:	f1ca 0600 	rsb	r6, sl, #0
 800a4ec:	4ba5      	ldr	r3, [pc, #660]	; (800a784 <_dtoa_r+0x644>)
 800a4ee:	4fa6      	ldr	r7, [pc, #664]	; (800a788 <_dtoa_r+0x648>)
 800a4f0:	f006 020f 	and.w	r2, r6, #15
 800a4f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4fc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a500:	f7f6 f87a 	bl	80005f8 <__aeabi_dmul>
 800a504:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a508:	1136      	asrs	r6, r6, #4
 800a50a:	2300      	movs	r3, #0
 800a50c:	2502      	movs	r5, #2
 800a50e:	2e00      	cmp	r6, #0
 800a510:	f040 8085 	bne.w	800a61e <_dtoa_r+0x4de>
 800a514:	2b00      	cmp	r3, #0
 800a516:	d1d2      	bne.n	800a4be <_dtoa_r+0x37e>
 800a518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f000 808c 	beq.w	800a638 <_dtoa_r+0x4f8>
 800a520:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a524:	4b99      	ldr	r3, [pc, #612]	; (800a78c <_dtoa_r+0x64c>)
 800a526:	2200      	movs	r2, #0
 800a528:	4630      	mov	r0, r6
 800a52a:	4639      	mov	r1, r7
 800a52c:	f7f6 fad6 	bl	8000adc <__aeabi_dcmplt>
 800a530:	2800      	cmp	r0, #0
 800a532:	f000 8081 	beq.w	800a638 <_dtoa_r+0x4f8>
 800a536:	9b01      	ldr	r3, [sp, #4]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d07d      	beq.n	800a638 <_dtoa_r+0x4f8>
 800a53c:	f1b9 0f00 	cmp.w	r9, #0
 800a540:	dd3c      	ble.n	800a5bc <_dtoa_r+0x47c>
 800a542:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a546:	9307      	str	r3, [sp, #28]
 800a548:	2200      	movs	r2, #0
 800a54a:	4b91      	ldr	r3, [pc, #580]	; (800a790 <_dtoa_r+0x650>)
 800a54c:	4630      	mov	r0, r6
 800a54e:	4639      	mov	r1, r7
 800a550:	f7f6 f852 	bl	80005f8 <__aeabi_dmul>
 800a554:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a558:	3501      	adds	r5, #1
 800a55a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a55e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a562:	4628      	mov	r0, r5
 800a564:	f7f5 ffde 	bl	8000524 <__aeabi_i2d>
 800a568:	4632      	mov	r2, r6
 800a56a:	463b      	mov	r3, r7
 800a56c:	f7f6 f844 	bl	80005f8 <__aeabi_dmul>
 800a570:	4b88      	ldr	r3, [pc, #544]	; (800a794 <_dtoa_r+0x654>)
 800a572:	2200      	movs	r2, #0
 800a574:	f7f5 fe8a 	bl	800028c <__adddf3>
 800a578:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a57c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a580:	9303      	str	r3, [sp, #12]
 800a582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a584:	2b00      	cmp	r3, #0
 800a586:	d15c      	bne.n	800a642 <_dtoa_r+0x502>
 800a588:	4b83      	ldr	r3, [pc, #524]	; (800a798 <_dtoa_r+0x658>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	4630      	mov	r0, r6
 800a58e:	4639      	mov	r1, r7
 800a590:	f7f5 fe7a 	bl	8000288 <__aeabi_dsub>
 800a594:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a598:	4606      	mov	r6, r0
 800a59a:	460f      	mov	r7, r1
 800a59c:	f7f6 fabc 	bl	8000b18 <__aeabi_dcmpgt>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	f040 8296 	bne.w	800aad2 <_dtoa_r+0x992>
 800a5a6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5b0:	4639      	mov	r1, r7
 800a5b2:	f7f6 fa93 	bl	8000adc <__aeabi_dcmplt>
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f040 8288 	bne.w	800aacc <_dtoa_r+0x98c>
 800a5bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a5c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a5c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	f2c0 8158 	blt.w	800a87c <_dtoa_r+0x73c>
 800a5cc:	f1ba 0f0e 	cmp.w	sl, #14
 800a5d0:	f300 8154 	bgt.w	800a87c <_dtoa_r+0x73c>
 800a5d4:	4b6b      	ldr	r3, [pc, #428]	; (800a784 <_dtoa_r+0x644>)
 800a5d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a5da:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f280 80e3 	bge.w	800a7ac <_dtoa_r+0x66c>
 800a5e6:	9b01      	ldr	r3, [sp, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	f300 80df 	bgt.w	800a7ac <_dtoa_r+0x66c>
 800a5ee:	f040 826d 	bne.w	800aacc <_dtoa_r+0x98c>
 800a5f2:	4b69      	ldr	r3, [pc, #420]	; (800a798 <_dtoa_r+0x658>)
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	4640      	mov	r0, r8
 800a5f8:	4649      	mov	r1, r9
 800a5fa:	f7f5 fffd 	bl	80005f8 <__aeabi_dmul>
 800a5fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a602:	f7f6 fa7f 	bl	8000b04 <__aeabi_dcmpge>
 800a606:	9e01      	ldr	r6, [sp, #4]
 800a608:	4637      	mov	r7, r6
 800a60a:	2800      	cmp	r0, #0
 800a60c:	f040 8243 	bne.w	800aa96 <_dtoa_r+0x956>
 800a610:	9d00      	ldr	r5, [sp, #0]
 800a612:	2331      	movs	r3, #49	; 0x31
 800a614:	f805 3b01 	strb.w	r3, [r5], #1
 800a618:	f10a 0a01 	add.w	sl, sl, #1
 800a61c:	e23f      	b.n	800aa9e <_dtoa_r+0x95e>
 800a61e:	07f2      	lsls	r2, r6, #31
 800a620:	d505      	bpl.n	800a62e <_dtoa_r+0x4ee>
 800a622:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a626:	f7f5 ffe7 	bl	80005f8 <__aeabi_dmul>
 800a62a:	3501      	adds	r5, #1
 800a62c:	2301      	movs	r3, #1
 800a62e:	1076      	asrs	r6, r6, #1
 800a630:	3708      	adds	r7, #8
 800a632:	e76c      	b.n	800a50e <_dtoa_r+0x3ce>
 800a634:	2502      	movs	r5, #2
 800a636:	e76f      	b.n	800a518 <_dtoa_r+0x3d8>
 800a638:	9b01      	ldr	r3, [sp, #4]
 800a63a:	f8cd a01c 	str.w	sl, [sp, #28]
 800a63e:	930c      	str	r3, [sp, #48]	; 0x30
 800a640:	e78d      	b.n	800a55e <_dtoa_r+0x41e>
 800a642:	9900      	ldr	r1, [sp, #0]
 800a644:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a646:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a648:	4b4e      	ldr	r3, [pc, #312]	; (800a784 <_dtoa_r+0x644>)
 800a64a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a64e:	4401      	add	r1, r0
 800a650:	9102      	str	r1, [sp, #8]
 800a652:	9908      	ldr	r1, [sp, #32]
 800a654:	eeb0 8a47 	vmov.f32	s16, s14
 800a658:	eef0 8a67 	vmov.f32	s17, s15
 800a65c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a660:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a664:	2900      	cmp	r1, #0
 800a666:	d045      	beq.n	800a6f4 <_dtoa_r+0x5b4>
 800a668:	494c      	ldr	r1, [pc, #304]	; (800a79c <_dtoa_r+0x65c>)
 800a66a:	2000      	movs	r0, #0
 800a66c:	f7f6 f8ee 	bl	800084c <__aeabi_ddiv>
 800a670:	ec53 2b18 	vmov	r2, r3, d8
 800a674:	f7f5 fe08 	bl	8000288 <__aeabi_dsub>
 800a678:	9d00      	ldr	r5, [sp, #0]
 800a67a:	ec41 0b18 	vmov	d8, r0, r1
 800a67e:	4639      	mov	r1, r7
 800a680:	4630      	mov	r0, r6
 800a682:	f7f6 fa69 	bl	8000b58 <__aeabi_d2iz>
 800a686:	900c      	str	r0, [sp, #48]	; 0x30
 800a688:	f7f5 ff4c 	bl	8000524 <__aeabi_i2d>
 800a68c:	4602      	mov	r2, r0
 800a68e:	460b      	mov	r3, r1
 800a690:	4630      	mov	r0, r6
 800a692:	4639      	mov	r1, r7
 800a694:	f7f5 fdf8 	bl	8000288 <__aeabi_dsub>
 800a698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a69a:	3330      	adds	r3, #48	; 0x30
 800a69c:	f805 3b01 	strb.w	r3, [r5], #1
 800a6a0:	ec53 2b18 	vmov	r2, r3, d8
 800a6a4:	4606      	mov	r6, r0
 800a6a6:	460f      	mov	r7, r1
 800a6a8:	f7f6 fa18 	bl	8000adc <__aeabi_dcmplt>
 800a6ac:	2800      	cmp	r0, #0
 800a6ae:	d165      	bne.n	800a77c <_dtoa_r+0x63c>
 800a6b0:	4632      	mov	r2, r6
 800a6b2:	463b      	mov	r3, r7
 800a6b4:	4935      	ldr	r1, [pc, #212]	; (800a78c <_dtoa_r+0x64c>)
 800a6b6:	2000      	movs	r0, #0
 800a6b8:	f7f5 fde6 	bl	8000288 <__aeabi_dsub>
 800a6bc:	ec53 2b18 	vmov	r2, r3, d8
 800a6c0:	f7f6 fa0c 	bl	8000adc <__aeabi_dcmplt>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	f040 80b9 	bne.w	800a83c <_dtoa_r+0x6fc>
 800a6ca:	9b02      	ldr	r3, [sp, #8]
 800a6cc:	429d      	cmp	r5, r3
 800a6ce:	f43f af75 	beq.w	800a5bc <_dtoa_r+0x47c>
 800a6d2:	4b2f      	ldr	r3, [pc, #188]	; (800a790 <_dtoa_r+0x650>)
 800a6d4:	ec51 0b18 	vmov	r0, r1, d8
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f7f5 ff8d 	bl	80005f8 <__aeabi_dmul>
 800a6de:	4b2c      	ldr	r3, [pc, #176]	; (800a790 <_dtoa_r+0x650>)
 800a6e0:	ec41 0b18 	vmov	d8, r0, r1
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	4630      	mov	r0, r6
 800a6e8:	4639      	mov	r1, r7
 800a6ea:	f7f5 ff85 	bl	80005f8 <__aeabi_dmul>
 800a6ee:	4606      	mov	r6, r0
 800a6f0:	460f      	mov	r7, r1
 800a6f2:	e7c4      	b.n	800a67e <_dtoa_r+0x53e>
 800a6f4:	ec51 0b17 	vmov	r0, r1, d7
 800a6f8:	f7f5 ff7e 	bl	80005f8 <__aeabi_dmul>
 800a6fc:	9b02      	ldr	r3, [sp, #8]
 800a6fe:	9d00      	ldr	r5, [sp, #0]
 800a700:	930c      	str	r3, [sp, #48]	; 0x30
 800a702:	ec41 0b18 	vmov	d8, r0, r1
 800a706:	4639      	mov	r1, r7
 800a708:	4630      	mov	r0, r6
 800a70a:	f7f6 fa25 	bl	8000b58 <__aeabi_d2iz>
 800a70e:	9011      	str	r0, [sp, #68]	; 0x44
 800a710:	f7f5 ff08 	bl	8000524 <__aeabi_i2d>
 800a714:	4602      	mov	r2, r0
 800a716:	460b      	mov	r3, r1
 800a718:	4630      	mov	r0, r6
 800a71a:	4639      	mov	r1, r7
 800a71c:	f7f5 fdb4 	bl	8000288 <__aeabi_dsub>
 800a720:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a722:	3330      	adds	r3, #48	; 0x30
 800a724:	f805 3b01 	strb.w	r3, [r5], #1
 800a728:	9b02      	ldr	r3, [sp, #8]
 800a72a:	429d      	cmp	r5, r3
 800a72c:	4606      	mov	r6, r0
 800a72e:	460f      	mov	r7, r1
 800a730:	f04f 0200 	mov.w	r2, #0
 800a734:	d134      	bne.n	800a7a0 <_dtoa_r+0x660>
 800a736:	4b19      	ldr	r3, [pc, #100]	; (800a79c <_dtoa_r+0x65c>)
 800a738:	ec51 0b18 	vmov	r0, r1, d8
 800a73c:	f7f5 fda6 	bl	800028c <__adddf3>
 800a740:	4602      	mov	r2, r0
 800a742:	460b      	mov	r3, r1
 800a744:	4630      	mov	r0, r6
 800a746:	4639      	mov	r1, r7
 800a748:	f7f6 f9e6 	bl	8000b18 <__aeabi_dcmpgt>
 800a74c:	2800      	cmp	r0, #0
 800a74e:	d175      	bne.n	800a83c <_dtoa_r+0x6fc>
 800a750:	ec53 2b18 	vmov	r2, r3, d8
 800a754:	4911      	ldr	r1, [pc, #68]	; (800a79c <_dtoa_r+0x65c>)
 800a756:	2000      	movs	r0, #0
 800a758:	f7f5 fd96 	bl	8000288 <__aeabi_dsub>
 800a75c:	4602      	mov	r2, r0
 800a75e:	460b      	mov	r3, r1
 800a760:	4630      	mov	r0, r6
 800a762:	4639      	mov	r1, r7
 800a764:	f7f6 f9ba 	bl	8000adc <__aeabi_dcmplt>
 800a768:	2800      	cmp	r0, #0
 800a76a:	f43f af27 	beq.w	800a5bc <_dtoa_r+0x47c>
 800a76e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a770:	1e6b      	subs	r3, r5, #1
 800a772:	930c      	str	r3, [sp, #48]	; 0x30
 800a774:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a778:	2b30      	cmp	r3, #48	; 0x30
 800a77a:	d0f8      	beq.n	800a76e <_dtoa_r+0x62e>
 800a77c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a780:	e04a      	b.n	800a818 <_dtoa_r+0x6d8>
 800a782:	bf00      	nop
 800a784:	0800e090 	.word	0x0800e090
 800a788:	0800e068 	.word	0x0800e068
 800a78c:	3ff00000 	.word	0x3ff00000
 800a790:	40240000 	.word	0x40240000
 800a794:	401c0000 	.word	0x401c0000
 800a798:	40140000 	.word	0x40140000
 800a79c:	3fe00000 	.word	0x3fe00000
 800a7a0:	4baf      	ldr	r3, [pc, #700]	; (800aa60 <_dtoa_r+0x920>)
 800a7a2:	f7f5 ff29 	bl	80005f8 <__aeabi_dmul>
 800a7a6:	4606      	mov	r6, r0
 800a7a8:	460f      	mov	r7, r1
 800a7aa:	e7ac      	b.n	800a706 <_dtoa_r+0x5c6>
 800a7ac:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a7b0:	9d00      	ldr	r5, [sp, #0]
 800a7b2:	4642      	mov	r2, r8
 800a7b4:	464b      	mov	r3, r9
 800a7b6:	4630      	mov	r0, r6
 800a7b8:	4639      	mov	r1, r7
 800a7ba:	f7f6 f847 	bl	800084c <__aeabi_ddiv>
 800a7be:	f7f6 f9cb 	bl	8000b58 <__aeabi_d2iz>
 800a7c2:	9002      	str	r0, [sp, #8]
 800a7c4:	f7f5 feae 	bl	8000524 <__aeabi_i2d>
 800a7c8:	4642      	mov	r2, r8
 800a7ca:	464b      	mov	r3, r9
 800a7cc:	f7f5 ff14 	bl	80005f8 <__aeabi_dmul>
 800a7d0:	4602      	mov	r2, r0
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	4639      	mov	r1, r7
 800a7d8:	f7f5 fd56 	bl	8000288 <__aeabi_dsub>
 800a7dc:	9e02      	ldr	r6, [sp, #8]
 800a7de:	9f01      	ldr	r7, [sp, #4]
 800a7e0:	3630      	adds	r6, #48	; 0x30
 800a7e2:	f805 6b01 	strb.w	r6, [r5], #1
 800a7e6:	9e00      	ldr	r6, [sp, #0]
 800a7e8:	1bae      	subs	r6, r5, r6
 800a7ea:	42b7      	cmp	r7, r6
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	460b      	mov	r3, r1
 800a7f0:	d137      	bne.n	800a862 <_dtoa_r+0x722>
 800a7f2:	f7f5 fd4b 	bl	800028c <__adddf3>
 800a7f6:	4642      	mov	r2, r8
 800a7f8:	464b      	mov	r3, r9
 800a7fa:	4606      	mov	r6, r0
 800a7fc:	460f      	mov	r7, r1
 800a7fe:	f7f6 f98b 	bl	8000b18 <__aeabi_dcmpgt>
 800a802:	b9c8      	cbnz	r0, 800a838 <_dtoa_r+0x6f8>
 800a804:	4642      	mov	r2, r8
 800a806:	464b      	mov	r3, r9
 800a808:	4630      	mov	r0, r6
 800a80a:	4639      	mov	r1, r7
 800a80c:	f7f6 f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a810:	b110      	cbz	r0, 800a818 <_dtoa_r+0x6d8>
 800a812:	9b02      	ldr	r3, [sp, #8]
 800a814:	07d9      	lsls	r1, r3, #31
 800a816:	d40f      	bmi.n	800a838 <_dtoa_r+0x6f8>
 800a818:	4620      	mov	r0, r4
 800a81a:	4659      	mov	r1, fp
 800a81c:	f000 fce8 	bl	800b1f0 <_Bfree>
 800a820:	2300      	movs	r3, #0
 800a822:	702b      	strb	r3, [r5, #0]
 800a824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a826:	f10a 0001 	add.w	r0, sl, #1
 800a82a:	6018      	str	r0, [r3, #0]
 800a82c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f43f acd8 	beq.w	800a1e4 <_dtoa_r+0xa4>
 800a834:	601d      	str	r5, [r3, #0]
 800a836:	e4d5      	b.n	800a1e4 <_dtoa_r+0xa4>
 800a838:	f8cd a01c 	str.w	sl, [sp, #28]
 800a83c:	462b      	mov	r3, r5
 800a83e:	461d      	mov	r5, r3
 800a840:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a844:	2a39      	cmp	r2, #57	; 0x39
 800a846:	d108      	bne.n	800a85a <_dtoa_r+0x71a>
 800a848:	9a00      	ldr	r2, [sp, #0]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d1f7      	bne.n	800a83e <_dtoa_r+0x6fe>
 800a84e:	9a07      	ldr	r2, [sp, #28]
 800a850:	9900      	ldr	r1, [sp, #0]
 800a852:	3201      	adds	r2, #1
 800a854:	9207      	str	r2, [sp, #28]
 800a856:	2230      	movs	r2, #48	; 0x30
 800a858:	700a      	strb	r2, [r1, #0]
 800a85a:	781a      	ldrb	r2, [r3, #0]
 800a85c:	3201      	adds	r2, #1
 800a85e:	701a      	strb	r2, [r3, #0]
 800a860:	e78c      	b.n	800a77c <_dtoa_r+0x63c>
 800a862:	4b7f      	ldr	r3, [pc, #508]	; (800aa60 <_dtoa_r+0x920>)
 800a864:	2200      	movs	r2, #0
 800a866:	f7f5 fec7 	bl	80005f8 <__aeabi_dmul>
 800a86a:	2200      	movs	r2, #0
 800a86c:	2300      	movs	r3, #0
 800a86e:	4606      	mov	r6, r0
 800a870:	460f      	mov	r7, r1
 800a872:	f7f6 f929 	bl	8000ac8 <__aeabi_dcmpeq>
 800a876:	2800      	cmp	r0, #0
 800a878:	d09b      	beq.n	800a7b2 <_dtoa_r+0x672>
 800a87a:	e7cd      	b.n	800a818 <_dtoa_r+0x6d8>
 800a87c:	9a08      	ldr	r2, [sp, #32]
 800a87e:	2a00      	cmp	r2, #0
 800a880:	f000 80c4 	beq.w	800aa0c <_dtoa_r+0x8cc>
 800a884:	9a05      	ldr	r2, [sp, #20]
 800a886:	2a01      	cmp	r2, #1
 800a888:	f300 80a8 	bgt.w	800a9dc <_dtoa_r+0x89c>
 800a88c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a88e:	2a00      	cmp	r2, #0
 800a890:	f000 80a0 	beq.w	800a9d4 <_dtoa_r+0x894>
 800a894:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a898:	9e06      	ldr	r6, [sp, #24]
 800a89a:	4645      	mov	r5, r8
 800a89c:	9a04      	ldr	r2, [sp, #16]
 800a89e:	2101      	movs	r1, #1
 800a8a0:	441a      	add	r2, r3
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	4498      	add	r8, r3
 800a8a6:	9204      	str	r2, [sp, #16]
 800a8a8:	f000 fd5e 	bl	800b368 <__i2b>
 800a8ac:	4607      	mov	r7, r0
 800a8ae:	2d00      	cmp	r5, #0
 800a8b0:	dd0b      	ble.n	800a8ca <_dtoa_r+0x78a>
 800a8b2:	9b04      	ldr	r3, [sp, #16]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	dd08      	ble.n	800a8ca <_dtoa_r+0x78a>
 800a8b8:	42ab      	cmp	r3, r5
 800a8ba:	9a04      	ldr	r2, [sp, #16]
 800a8bc:	bfa8      	it	ge
 800a8be:	462b      	movge	r3, r5
 800a8c0:	eba8 0803 	sub.w	r8, r8, r3
 800a8c4:	1aed      	subs	r5, r5, r3
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	9304      	str	r3, [sp, #16]
 800a8ca:	9b06      	ldr	r3, [sp, #24]
 800a8cc:	b1fb      	cbz	r3, 800a90e <_dtoa_r+0x7ce>
 800a8ce:	9b08      	ldr	r3, [sp, #32]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	f000 809f 	beq.w	800aa14 <_dtoa_r+0x8d4>
 800a8d6:	2e00      	cmp	r6, #0
 800a8d8:	dd11      	ble.n	800a8fe <_dtoa_r+0x7be>
 800a8da:	4639      	mov	r1, r7
 800a8dc:	4632      	mov	r2, r6
 800a8de:	4620      	mov	r0, r4
 800a8e0:	f000 fdfe 	bl	800b4e0 <__pow5mult>
 800a8e4:	465a      	mov	r2, fp
 800a8e6:	4601      	mov	r1, r0
 800a8e8:	4607      	mov	r7, r0
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f000 fd52 	bl	800b394 <__multiply>
 800a8f0:	4659      	mov	r1, fp
 800a8f2:	9007      	str	r0, [sp, #28]
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	f000 fc7b 	bl	800b1f0 <_Bfree>
 800a8fa:	9b07      	ldr	r3, [sp, #28]
 800a8fc:	469b      	mov	fp, r3
 800a8fe:	9b06      	ldr	r3, [sp, #24]
 800a900:	1b9a      	subs	r2, r3, r6
 800a902:	d004      	beq.n	800a90e <_dtoa_r+0x7ce>
 800a904:	4659      	mov	r1, fp
 800a906:	4620      	mov	r0, r4
 800a908:	f000 fdea 	bl	800b4e0 <__pow5mult>
 800a90c:	4683      	mov	fp, r0
 800a90e:	2101      	movs	r1, #1
 800a910:	4620      	mov	r0, r4
 800a912:	f000 fd29 	bl	800b368 <__i2b>
 800a916:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a918:	2b00      	cmp	r3, #0
 800a91a:	4606      	mov	r6, r0
 800a91c:	dd7c      	ble.n	800aa18 <_dtoa_r+0x8d8>
 800a91e:	461a      	mov	r2, r3
 800a920:	4601      	mov	r1, r0
 800a922:	4620      	mov	r0, r4
 800a924:	f000 fddc 	bl	800b4e0 <__pow5mult>
 800a928:	9b05      	ldr	r3, [sp, #20]
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	4606      	mov	r6, r0
 800a92e:	dd76      	ble.n	800aa1e <_dtoa_r+0x8de>
 800a930:	2300      	movs	r3, #0
 800a932:	9306      	str	r3, [sp, #24]
 800a934:	6933      	ldr	r3, [r6, #16]
 800a936:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a93a:	6918      	ldr	r0, [r3, #16]
 800a93c:	f000 fcc4 	bl	800b2c8 <__hi0bits>
 800a940:	f1c0 0020 	rsb	r0, r0, #32
 800a944:	9b04      	ldr	r3, [sp, #16]
 800a946:	4418      	add	r0, r3
 800a948:	f010 001f 	ands.w	r0, r0, #31
 800a94c:	f000 8086 	beq.w	800aa5c <_dtoa_r+0x91c>
 800a950:	f1c0 0320 	rsb	r3, r0, #32
 800a954:	2b04      	cmp	r3, #4
 800a956:	dd7f      	ble.n	800aa58 <_dtoa_r+0x918>
 800a958:	f1c0 001c 	rsb	r0, r0, #28
 800a95c:	9b04      	ldr	r3, [sp, #16]
 800a95e:	4403      	add	r3, r0
 800a960:	4480      	add	r8, r0
 800a962:	4405      	add	r5, r0
 800a964:	9304      	str	r3, [sp, #16]
 800a966:	f1b8 0f00 	cmp.w	r8, #0
 800a96a:	dd05      	ble.n	800a978 <_dtoa_r+0x838>
 800a96c:	4659      	mov	r1, fp
 800a96e:	4642      	mov	r2, r8
 800a970:	4620      	mov	r0, r4
 800a972:	f000 fe0f 	bl	800b594 <__lshift>
 800a976:	4683      	mov	fp, r0
 800a978:	9b04      	ldr	r3, [sp, #16]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	dd05      	ble.n	800a98a <_dtoa_r+0x84a>
 800a97e:	4631      	mov	r1, r6
 800a980:	461a      	mov	r2, r3
 800a982:	4620      	mov	r0, r4
 800a984:	f000 fe06 	bl	800b594 <__lshift>
 800a988:	4606      	mov	r6, r0
 800a98a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d069      	beq.n	800aa64 <_dtoa_r+0x924>
 800a990:	4631      	mov	r1, r6
 800a992:	4658      	mov	r0, fp
 800a994:	f000 fe6a 	bl	800b66c <__mcmp>
 800a998:	2800      	cmp	r0, #0
 800a99a:	da63      	bge.n	800aa64 <_dtoa_r+0x924>
 800a99c:	2300      	movs	r3, #0
 800a99e:	4659      	mov	r1, fp
 800a9a0:	220a      	movs	r2, #10
 800a9a2:	4620      	mov	r0, r4
 800a9a4:	f000 fc46 	bl	800b234 <__multadd>
 800a9a8:	9b08      	ldr	r3, [sp, #32]
 800a9aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9ae:	4683      	mov	fp, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	f000 818f 	beq.w	800acd4 <_dtoa_r+0xb94>
 800a9b6:	4639      	mov	r1, r7
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	220a      	movs	r2, #10
 800a9bc:	4620      	mov	r0, r4
 800a9be:	f000 fc39 	bl	800b234 <__multadd>
 800a9c2:	f1b9 0f00 	cmp.w	r9, #0
 800a9c6:	4607      	mov	r7, r0
 800a9c8:	f300 808e 	bgt.w	800aae8 <_dtoa_r+0x9a8>
 800a9cc:	9b05      	ldr	r3, [sp, #20]
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	dc50      	bgt.n	800aa74 <_dtoa_r+0x934>
 800a9d2:	e089      	b.n	800aae8 <_dtoa_r+0x9a8>
 800a9d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a9d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a9da:	e75d      	b.n	800a898 <_dtoa_r+0x758>
 800a9dc:	9b01      	ldr	r3, [sp, #4]
 800a9de:	1e5e      	subs	r6, r3, #1
 800a9e0:	9b06      	ldr	r3, [sp, #24]
 800a9e2:	42b3      	cmp	r3, r6
 800a9e4:	bfbf      	itttt	lt
 800a9e6:	9b06      	ldrlt	r3, [sp, #24]
 800a9e8:	9606      	strlt	r6, [sp, #24]
 800a9ea:	1af2      	sublt	r2, r6, r3
 800a9ec:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a9ee:	bfb6      	itet	lt
 800a9f0:	189b      	addlt	r3, r3, r2
 800a9f2:	1b9e      	subge	r6, r3, r6
 800a9f4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a9f6:	9b01      	ldr	r3, [sp, #4]
 800a9f8:	bfb8      	it	lt
 800a9fa:	2600      	movlt	r6, #0
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	bfb5      	itete	lt
 800aa00:	eba8 0503 	sublt.w	r5, r8, r3
 800aa04:	9b01      	ldrge	r3, [sp, #4]
 800aa06:	2300      	movlt	r3, #0
 800aa08:	4645      	movge	r5, r8
 800aa0a:	e747      	b.n	800a89c <_dtoa_r+0x75c>
 800aa0c:	9e06      	ldr	r6, [sp, #24]
 800aa0e:	9f08      	ldr	r7, [sp, #32]
 800aa10:	4645      	mov	r5, r8
 800aa12:	e74c      	b.n	800a8ae <_dtoa_r+0x76e>
 800aa14:	9a06      	ldr	r2, [sp, #24]
 800aa16:	e775      	b.n	800a904 <_dtoa_r+0x7c4>
 800aa18:	9b05      	ldr	r3, [sp, #20]
 800aa1a:	2b01      	cmp	r3, #1
 800aa1c:	dc18      	bgt.n	800aa50 <_dtoa_r+0x910>
 800aa1e:	9b02      	ldr	r3, [sp, #8]
 800aa20:	b9b3      	cbnz	r3, 800aa50 <_dtoa_r+0x910>
 800aa22:	9b03      	ldr	r3, [sp, #12]
 800aa24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa28:	b9a3      	cbnz	r3, 800aa54 <_dtoa_r+0x914>
 800aa2a:	9b03      	ldr	r3, [sp, #12]
 800aa2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa30:	0d1b      	lsrs	r3, r3, #20
 800aa32:	051b      	lsls	r3, r3, #20
 800aa34:	b12b      	cbz	r3, 800aa42 <_dtoa_r+0x902>
 800aa36:	9b04      	ldr	r3, [sp, #16]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	9304      	str	r3, [sp, #16]
 800aa3c:	f108 0801 	add.w	r8, r8, #1
 800aa40:	2301      	movs	r3, #1
 800aa42:	9306      	str	r3, [sp, #24]
 800aa44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	f47f af74 	bne.w	800a934 <_dtoa_r+0x7f4>
 800aa4c:	2001      	movs	r0, #1
 800aa4e:	e779      	b.n	800a944 <_dtoa_r+0x804>
 800aa50:	2300      	movs	r3, #0
 800aa52:	e7f6      	b.n	800aa42 <_dtoa_r+0x902>
 800aa54:	9b02      	ldr	r3, [sp, #8]
 800aa56:	e7f4      	b.n	800aa42 <_dtoa_r+0x902>
 800aa58:	d085      	beq.n	800a966 <_dtoa_r+0x826>
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	301c      	adds	r0, #28
 800aa5e:	e77d      	b.n	800a95c <_dtoa_r+0x81c>
 800aa60:	40240000 	.word	0x40240000
 800aa64:	9b01      	ldr	r3, [sp, #4]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	dc38      	bgt.n	800aadc <_dtoa_r+0x99c>
 800aa6a:	9b05      	ldr	r3, [sp, #20]
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	dd35      	ble.n	800aadc <_dtoa_r+0x99c>
 800aa70:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800aa74:	f1b9 0f00 	cmp.w	r9, #0
 800aa78:	d10d      	bne.n	800aa96 <_dtoa_r+0x956>
 800aa7a:	4631      	mov	r1, r6
 800aa7c:	464b      	mov	r3, r9
 800aa7e:	2205      	movs	r2, #5
 800aa80:	4620      	mov	r0, r4
 800aa82:	f000 fbd7 	bl	800b234 <__multadd>
 800aa86:	4601      	mov	r1, r0
 800aa88:	4606      	mov	r6, r0
 800aa8a:	4658      	mov	r0, fp
 800aa8c:	f000 fdee 	bl	800b66c <__mcmp>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	f73f adbd 	bgt.w	800a610 <_dtoa_r+0x4d0>
 800aa96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa98:	9d00      	ldr	r5, [sp, #0]
 800aa9a:	ea6f 0a03 	mvn.w	sl, r3
 800aa9e:	f04f 0800 	mov.w	r8, #0
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fba3 	bl	800b1f0 <_Bfree>
 800aaaa:	2f00      	cmp	r7, #0
 800aaac:	f43f aeb4 	beq.w	800a818 <_dtoa_r+0x6d8>
 800aab0:	f1b8 0f00 	cmp.w	r8, #0
 800aab4:	d005      	beq.n	800aac2 <_dtoa_r+0x982>
 800aab6:	45b8      	cmp	r8, r7
 800aab8:	d003      	beq.n	800aac2 <_dtoa_r+0x982>
 800aaba:	4641      	mov	r1, r8
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 fb97 	bl	800b1f0 <_Bfree>
 800aac2:	4639      	mov	r1, r7
 800aac4:	4620      	mov	r0, r4
 800aac6:	f000 fb93 	bl	800b1f0 <_Bfree>
 800aaca:	e6a5      	b.n	800a818 <_dtoa_r+0x6d8>
 800aacc:	2600      	movs	r6, #0
 800aace:	4637      	mov	r7, r6
 800aad0:	e7e1      	b.n	800aa96 <_dtoa_r+0x956>
 800aad2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800aad4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aad8:	4637      	mov	r7, r6
 800aada:	e599      	b.n	800a610 <_dtoa_r+0x4d0>
 800aadc:	9b08      	ldr	r3, [sp, #32]
 800aade:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f000 80fd 	beq.w	800ace2 <_dtoa_r+0xba2>
 800aae8:	2d00      	cmp	r5, #0
 800aaea:	dd05      	ble.n	800aaf8 <_dtoa_r+0x9b8>
 800aaec:	4639      	mov	r1, r7
 800aaee:	462a      	mov	r2, r5
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f000 fd4f 	bl	800b594 <__lshift>
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	9b06      	ldr	r3, [sp, #24]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d05c      	beq.n	800abb8 <_dtoa_r+0xa78>
 800aafe:	6879      	ldr	r1, [r7, #4]
 800ab00:	4620      	mov	r0, r4
 800ab02:	f000 fb35 	bl	800b170 <_Balloc>
 800ab06:	4605      	mov	r5, r0
 800ab08:	b928      	cbnz	r0, 800ab16 <_dtoa_r+0x9d6>
 800ab0a:	4b80      	ldr	r3, [pc, #512]	; (800ad0c <_dtoa_r+0xbcc>)
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ab12:	f7ff bb2e 	b.w	800a172 <_dtoa_r+0x32>
 800ab16:	693a      	ldr	r2, [r7, #16]
 800ab18:	3202      	adds	r2, #2
 800ab1a:	0092      	lsls	r2, r2, #2
 800ab1c:	f107 010c 	add.w	r1, r7, #12
 800ab20:	300c      	adds	r0, #12
 800ab22:	f7fe fc93 	bl	800944c <memcpy>
 800ab26:	2201      	movs	r2, #1
 800ab28:	4629      	mov	r1, r5
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	f000 fd32 	bl	800b594 <__lshift>
 800ab30:	9b00      	ldr	r3, [sp, #0]
 800ab32:	3301      	adds	r3, #1
 800ab34:	9301      	str	r3, [sp, #4]
 800ab36:	9b00      	ldr	r3, [sp, #0]
 800ab38:	444b      	add	r3, r9
 800ab3a:	9307      	str	r3, [sp, #28]
 800ab3c:	9b02      	ldr	r3, [sp, #8]
 800ab3e:	f003 0301 	and.w	r3, r3, #1
 800ab42:	46b8      	mov	r8, r7
 800ab44:	9306      	str	r3, [sp, #24]
 800ab46:	4607      	mov	r7, r0
 800ab48:	9b01      	ldr	r3, [sp, #4]
 800ab4a:	4631      	mov	r1, r6
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	4658      	mov	r0, fp
 800ab50:	9302      	str	r3, [sp, #8]
 800ab52:	f7ff fa69 	bl	800a028 <quorem>
 800ab56:	4603      	mov	r3, r0
 800ab58:	3330      	adds	r3, #48	; 0x30
 800ab5a:	9004      	str	r0, [sp, #16]
 800ab5c:	4641      	mov	r1, r8
 800ab5e:	4658      	mov	r0, fp
 800ab60:	9308      	str	r3, [sp, #32]
 800ab62:	f000 fd83 	bl	800b66c <__mcmp>
 800ab66:	463a      	mov	r2, r7
 800ab68:	4681      	mov	r9, r0
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	f000 fd99 	bl	800b6a4 <__mdiff>
 800ab72:	68c2      	ldr	r2, [r0, #12]
 800ab74:	9b08      	ldr	r3, [sp, #32]
 800ab76:	4605      	mov	r5, r0
 800ab78:	bb02      	cbnz	r2, 800abbc <_dtoa_r+0xa7c>
 800ab7a:	4601      	mov	r1, r0
 800ab7c:	4658      	mov	r0, fp
 800ab7e:	f000 fd75 	bl	800b66c <__mcmp>
 800ab82:	9b08      	ldr	r3, [sp, #32]
 800ab84:	4602      	mov	r2, r0
 800ab86:	4629      	mov	r1, r5
 800ab88:	4620      	mov	r0, r4
 800ab8a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800ab8e:	f000 fb2f 	bl	800b1f0 <_Bfree>
 800ab92:	9b05      	ldr	r3, [sp, #20]
 800ab94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab96:	9d01      	ldr	r5, [sp, #4]
 800ab98:	ea43 0102 	orr.w	r1, r3, r2
 800ab9c:	9b06      	ldr	r3, [sp, #24]
 800ab9e:	430b      	orrs	r3, r1
 800aba0:	9b08      	ldr	r3, [sp, #32]
 800aba2:	d10d      	bne.n	800abc0 <_dtoa_r+0xa80>
 800aba4:	2b39      	cmp	r3, #57	; 0x39
 800aba6:	d029      	beq.n	800abfc <_dtoa_r+0xabc>
 800aba8:	f1b9 0f00 	cmp.w	r9, #0
 800abac:	dd01      	ble.n	800abb2 <_dtoa_r+0xa72>
 800abae:	9b04      	ldr	r3, [sp, #16]
 800abb0:	3331      	adds	r3, #49	; 0x31
 800abb2:	9a02      	ldr	r2, [sp, #8]
 800abb4:	7013      	strb	r3, [r2, #0]
 800abb6:	e774      	b.n	800aaa2 <_dtoa_r+0x962>
 800abb8:	4638      	mov	r0, r7
 800abba:	e7b9      	b.n	800ab30 <_dtoa_r+0x9f0>
 800abbc:	2201      	movs	r2, #1
 800abbe:	e7e2      	b.n	800ab86 <_dtoa_r+0xa46>
 800abc0:	f1b9 0f00 	cmp.w	r9, #0
 800abc4:	db06      	blt.n	800abd4 <_dtoa_r+0xa94>
 800abc6:	9905      	ldr	r1, [sp, #20]
 800abc8:	ea41 0909 	orr.w	r9, r1, r9
 800abcc:	9906      	ldr	r1, [sp, #24]
 800abce:	ea59 0101 	orrs.w	r1, r9, r1
 800abd2:	d120      	bne.n	800ac16 <_dtoa_r+0xad6>
 800abd4:	2a00      	cmp	r2, #0
 800abd6:	ddec      	ble.n	800abb2 <_dtoa_r+0xa72>
 800abd8:	4659      	mov	r1, fp
 800abda:	2201      	movs	r2, #1
 800abdc:	4620      	mov	r0, r4
 800abde:	9301      	str	r3, [sp, #4]
 800abe0:	f000 fcd8 	bl	800b594 <__lshift>
 800abe4:	4631      	mov	r1, r6
 800abe6:	4683      	mov	fp, r0
 800abe8:	f000 fd40 	bl	800b66c <__mcmp>
 800abec:	2800      	cmp	r0, #0
 800abee:	9b01      	ldr	r3, [sp, #4]
 800abf0:	dc02      	bgt.n	800abf8 <_dtoa_r+0xab8>
 800abf2:	d1de      	bne.n	800abb2 <_dtoa_r+0xa72>
 800abf4:	07da      	lsls	r2, r3, #31
 800abf6:	d5dc      	bpl.n	800abb2 <_dtoa_r+0xa72>
 800abf8:	2b39      	cmp	r3, #57	; 0x39
 800abfa:	d1d8      	bne.n	800abae <_dtoa_r+0xa6e>
 800abfc:	9a02      	ldr	r2, [sp, #8]
 800abfe:	2339      	movs	r3, #57	; 0x39
 800ac00:	7013      	strb	r3, [r2, #0]
 800ac02:	462b      	mov	r3, r5
 800ac04:	461d      	mov	r5, r3
 800ac06:	3b01      	subs	r3, #1
 800ac08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ac0c:	2a39      	cmp	r2, #57	; 0x39
 800ac0e:	d050      	beq.n	800acb2 <_dtoa_r+0xb72>
 800ac10:	3201      	adds	r2, #1
 800ac12:	701a      	strb	r2, [r3, #0]
 800ac14:	e745      	b.n	800aaa2 <_dtoa_r+0x962>
 800ac16:	2a00      	cmp	r2, #0
 800ac18:	dd03      	ble.n	800ac22 <_dtoa_r+0xae2>
 800ac1a:	2b39      	cmp	r3, #57	; 0x39
 800ac1c:	d0ee      	beq.n	800abfc <_dtoa_r+0xabc>
 800ac1e:	3301      	adds	r3, #1
 800ac20:	e7c7      	b.n	800abb2 <_dtoa_r+0xa72>
 800ac22:	9a01      	ldr	r2, [sp, #4]
 800ac24:	9907      	ldr	r1, [sp, #28]
 800ac26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac2a:	428a      	cmp	r2, r1
 800ac2c:	d02a      	beq.n	800ac84 <_dtoa_r+0xb44>
 800ac2e:	4659      	mov	r1, fp
 800ac30:	2300      	movs	r3, #0
 800ac32:	220a      	movs	r2, #10
 800ac34:	4620      	mov	r0, r4
 800ac36:	f000 fafd 	bl	800b234 <__multadd>
 800ac3a:	45b8      	cmp	r8, r7
 800ac3c:	4683      	mov	fp, r0
 800ac3e:	f04f 0300 	mov.w	r3, #0
 800ac42:	f04f 020a 	mov.w	r2, #10
 800ac46:	4641      	mov	r1, r8
 800ac48:	4620      	mov	r0, r4
 800ac4a:	d107      	bne.n	800ac5c <_dtoa_r+0xb1c>
 800ac4c:	f000 faf2 	bl	800b234 <__multadd>
 800ac50:	4680      	mov	r8, r0
 800ac52:	4607      	mov	r7, r0
 800ac54:	9b01      	ldr	r3, [sp, #4]
 800ac56:	3301      	adds	r3, #1
 800ac58:	9301      	str	r3, [sp, #4]
 800ac5a:	e775      	b.n	800ab48 <_dtoa_r+0xa08>
 800ac5c:	f000 faea 	bl	800b234 <__multadd>
 800ac60:	4639      	mov	r1, r7
 800ac62:	4680      	mov	r8, r0
 800ac64:	2300      	movs	r3, #0
 800ac66:	220a      	movs	r2, #10
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 fae3 	bl	800b234 <__multadd>
 800ac6e:	4607      	mov	r7, r0
 800ac70:	e7f0      	b.n	800ac54 <_dtoa_r+0xb14>
 800ac72:	f1b9 0f00 	cmp.w	r9, #0
 800ac76:	9a00      	ldr	r2, [sp, #0]
 800ac78:	bfcc      	ite	gt
 800ac7a:	464d      	movgt	r5, r9
 800ac7c:	2501      	movle	r5, #1
 800ac7e:	4415      	add	r5, r2
 800ac80:	f04f 0800 	mov.w	r8, #0
 800ac84:	4659      	mov	r1, fp
 800ac86:	2201      	movs	r2, #1
 800ac88:	4620      	mov	r0, r4
 800ac8a:	9301      	str	r3, [sp, #4]
 800ac8c:	f000 fc82 	bl	800b594 <__lshift>
 800ac90:	4631      	mov	r1, r6
 800ac92:	4683      	mov	fp, r0
 800ac94:	f000 fcea 	bl	800b66c <__mcmp>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	dcb2      	bgt.n	800ac02 <_dtoa_r+0xac2>
 800ac9c:	d102      	bne.n	800aca4 <_dtoa_r+0xb64>
 800ac9e:	9b01      	ldr	r3, [sp, #4]
 800aca0:	07db      	lsls	r3, r3, #31
 800aca2:	d4ae      	bmi.n	800ac02 <_dtoa_r+0xac2>
 800aca4:	462b      	mov	r3, r5
 800aca6:	461d      	mov	r5, r3
 800aca8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800acac:	2a30      	cmp	r2, #48	; 0x30
 800acae:	d0fa      	beq.n	800aca6 <_dtoa_r+0xb66>
 800acb0:	e6f7      	b.n	800aaa2 <_dtoa_r+0x962>
 800acb2:	9a00      	ldr	r2, [sp, #0]
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d1a5      	bne.n	800ac04 <_dtoa_r+0xac4>
 800acb8:	f10a 0a01 	add.w	sl, sl, #1
 800acbc:	2331      	movs	r3, #49	; 0x31
 800acbe:	e779      	b.n	800abb4 <_dtoa_r+0xa74>
 800acc0:	4b13      	ldr	r3, [pc, #76]	; (800ad10 <_dtoa_r+0xbd0>)
 800acc2:	f7ff baaf 	b.w	800a224 <_dtoa_r+0xe4>
 800acc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800acc8:	2b00      	cmp	r3, #0
 800acca:	f47f aa86 	bne.w	800a1da <_dtoa_r+0x9a>
 800acce:	4b11      	ldr	r3, [pc, #68]	; (800ad14 <_dtoa_r+0xbd4>)
 800acd0:	f7ff baa8 	b.w	800a224 <_dtoa_r+0xe4>
 800acd4:	f1b9 0f00 	cmp.w	r9, #0
 800acd8:	dc03      	bgt.n	800ace2 <_dtoa_r+0xba2>
 800acda:	9b05      	ldr	r3, [sp, #20]
 800acdc:	2b02      	cmp	r3, #2
 800acde:	f73f aec9 	bgt.w	800aa74 <_dtoa_r+0x934>
 800ace2:	9d00      	ldr	r5, [sp, #0]
 800ace4:	4631      	mov	r1, r6
 800ace6:	4658      	mov	r0, fp
 800ace8:	f7ff f99e 	bl	800a028 <quorem>
 800acec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800acf0:	f805 3b01 	strb.w	r3, [r5], #1
 800acf4:	9a00      	ldr	r2, [sp, #0]
 800acf6:	1aaa      	subs	r2, r5, r2
 800acf8:	4591      	cmp	r9, r2
 800acfa:	ddba      	ble.n	800ac72 <_dtoa_r+0xb32>
 800acfc:	4659      	mov	r1, fp
 800acfe:	2300      	movs	r3, #0
 800ad00:	220a      	movs	r2, #10
 800ad02:	4620      	mov	r0, r4
 800ad04:	f000 fa96 	bl	800b234 <__multadd>
 800ad08:	4683      	mov	fp, r0
 800ad0a:	e7eb      	b.n	800ace4 <_dtoa_r+0xba4>
 800ad0c:	0800df93 	.word	0x0800df93
 800ad10:	0800deec 	.word	0x0800deec
 800ad14:	0800df10 	.word	0x0800df10

0800ad18 <__sflush_r>:
 800ad18:	898a      	ldrh	r2, [r1, #12]
 800ad1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1e:	4605      	mov	r5, r0
 800ad20:	0710      	lsls	r0, r2, #28
 800ad22:	460c      	mov	r4, r1
 800ad24:	d458      	bmi.n	800add8 <__sflush_r+0xc0>
 800ad26:	684b      	ldr	r3, [r1, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dc05      	bgt.n	800ad38 <__sflush_r+0x20>
 800ad2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	dc02      	bgt.n	800ad38 <__sflush_r+0x20>
 800ad32:	2000      	movs	r0, #0
 800ad34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad3a:	2e00      	cmp	r6, #0
 800ad3c:	d0f9      	beq.n	800ad32 <__sflush_r+0x1a>
 800ad3e:	2300      	movs	r3, #0
 800ad40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad44:	682f      	ldr	r7, [r5, #0]
 800ad46:	602b      	str	r3, [r5, #0]
 800ad48:	d032      	beq.n	800adb0 <__sflush_r+0x98>
 800ad4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad4c:	89a3      	ldrh	r3, [r4, #12]
 800ad4e:	075a      	lsls	r2, r3, #29
 800ad50:	d505      	bpl.n	800ad5e <__sflush_r+0x46>
 800ad52:	6863      	ldr	r3, [r4, #4]
 800ad54:	1ac0      	subs	r0, r0, r3
 800ad56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad58:	b10b      	cbz	r3, 800ad5e <__sflush_r+0x46>
 800ad5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad5c:	1ac0      	subs	r0, r0, r3
 800ad5e:	2300      	movs	r3, #0
 800ad60:	4602      	mov	r2, r0
 800ad62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad64:	6a21      	ldr	r1, [r4, #32]
 800ad66:	4628      	mov	r0, r5
 800ad68:	47b0      	blx	r6
 800ad6a:	1c43      	adds	r3, r0, #1
 800ad6c:	89a3      	ldrh	r3, [r4, #12]
 800ad6e:	d106      	bne.n	800ad7e <__sflush_r+0x66>
 800ad70:	6829      	ldr	r1, [r5, #0]
 800ad72:	291d      	cmp	r1, #29
 800ad74:	d82c      	bhi.n	800add0 <__sflush_r+0xb8>
 800ad76:	4a2a      	ldr	r2, [pc, #168]	; (800ae20 <__sflush_r+0x108>)
 800ad78:	40ca      	lsrs	r2, r1
 800ad7a:	07d6      	lsls	r6, r2, #31
 800ad7c:	d528      	bpl.n	800add0 <__sflush_r+0xb8>
 800ad7e:	2200      	movs	r2, #0
 800ad80:	6062      	str	r2, [r4, #4]
 800ad82:	04d9      	lsls	r1, r3, #19
 800ad84:	6922      	ldr	r2, [r4, #16]
 800ad86:	6022      	str	r2, [r4, #0]
 800ad88:	d504      	bpl.n	800ad94 <__sflush_r+0x7c>
 800ad8a:	1c42      	adds	r2, r0, #1
 800ad8c:	d101      	bne.n	800ad92 <__sflush_r+0x7a>
 800ad8e:	682b      	ldr	r3, [r5, #0]
 800ad90:	b903      	cbnz	r3, 800ad94 <__sflush_r+0x7c>
 800ad92:	6560      	str	r0, [r4, #84]	; 0x54
 800ad94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad96:	602f      	str	r7, [r5, #0]
 800ad98:	2900      	cmp	r1, #0
 800ad9a:	d0ca      	beq.n	800ad32 <__sflush_r+0x1a>
 800ad9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ada0:	4299      	cmp	r1, r3
 800ada2:	d002      	beq.n	800adaa <__sflush_r+0x92>
 800ada4:	4628      	mov	r0, r5
 800ada6:	f000 fd71 	bl	800b88c <_free_r>
 800adaa:	2000      	movs	r0, #0
 800adac:	6360      	str	r0, [r4, #52]	; 0x34
 800adae:	e7c1      	b.n	800ad34 <__sflush_r+0x1c>
 800adb0:	6a21      	ldr	r1, [r4, #32]
 800adb2:	2301      	movs	r3, #1
 800adb4:	4628      	mov	r0, r5
 800adb6:	47b0      	blx	r6
 800adb8:	1c41      	adds	r1, r0, #1
 800adba:	d1c7      	bne.n	800ad4c <__sflush_r+0x34>
 800adbc:	682b      	ldr	r3, [r5, #0]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0c4      	beq.n	800ad4c <__sflush_r+0x34>
 800adc2:	2b1d      	cmp	r3, #29
 800adc4:	d001      	beq.n	800adca <__sflush_r+0xb2>
 800adc6:	2b16      	cmp	r3, #22
 800adc8:	d101      	bne.n	800adce <__sflush_r+0xb6>
 800adca:	602f      	str	r7, [r5, #0]
 800adcc:	e7b1      	b.n	800ad32 <__sflush_r+0x1a>
 800adce:	89a3      	ldrh	r3, [r4, #12]
 800add0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800add4:	81a3      	strh	r3, [r4, #12]
 800add6:	e7ad      	b.n	800ad34 <__sflush_r+0x1c>
 800add8:	690f      	ldr	r7, [r1, #16]
 800adda:	2f00      	cmp	r7, #0
 800addc:	d0a9      	beq.n	800ad32 <__sflush_r+0x1a>
 800adde:	0793      	lsls	r3, r2, #30
 800ade0:	680e      	ldr	r6, [r1, #0]
 800ade2:	bf08      	it	eq
 800ade4:	694b      	ldreq	r3, [r1, #20]
 800ade6:	600f      	str	r7, [r1, #0]
 800ade8:	bf18      	it	ne
 800adea:	2300      	movne	r3, #0
 800adec:	eba6 0807 	sub.w	r8, r6, r7
 800adf0:	608b      	str	r3, [r1, #8]
 800adf2:	f1b8 0f00 	cmp.w	r8, #0
 800adf6:	dd9c      	ble.n	800ad32 <__sflush_r+0x1a>
 800adf8:	6a21      	ldr	r1, [r4, #32]
 800adfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800adfc:	4643      	mov	r3, r8
 800adfe:	463a      	mov	r2, r7
 800ae00:	4628      	mov	r0, r5
 800ae02:	47b0      	blx	r6
 800ae04:	2800      	cmp	r0, #0
 800ae06:	dc06      	bgt.n	800ae16 <__sflush_r+0xfe>
 800ae08:	89a3      	ldrh	r3, [r4, #12]
 800ae0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae0e:	81a3      	strh	r3, [r4, #12]
 800ae10:	f04f 30ff 	mov.w	r0, #4294967295
 800ae14:	e78e      	b.n	800ad34 <__sflush_r+0x1c>
 800ae16:	4407      	add	r7, r0
 800ae18:	eba8 0800 	sub.w	r8, r8, r0
 800ae1c:	e7e9      	b.n	800adf2 <__sflush_r+0xda>
 800ae1e:	bf00      	nop
 800ae20:	20400001 	.word	0x20400001

0800ae24 <_fflush_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	690b      	ldr	r3, [r1, #16]
 800ae28:	4605      	mov	r5, r0
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	b913      	cbnz	r3, 800ae34 <_fflush_r+0x10>
 800ae2e:	2500      	movs	r5, #0
 800ae30:	4628      	mov	r0, r5
 800ae32:	bd38      	pop	{r3, r4, r5, pc}
 800ae34:	b118      	cbz	r0, 800ae3e <_fflush_r+0x1a>
 800ae36:	6983      	ldr	r3, [r0, #24]
 800ae38:	b90b      	cbnz	r3, 800ae3e <_fflush_r+0x1a>
 800ae3a:	f000 f887 	bl	800af4c <__sinit>
 800ae3e:	4b14      	ldr	r3, [pc, #80]	; (800ae90 <_fflush_r+0x6c>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d11b      	bne.n	800ae7c <_fflush_r+0x58>
 800ae44:	686c      	ldr	r4, [r5, #4]
 800ae46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d0ef      	beq.n	800ae2e <_fflush_r+0xa>
 800ae4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae50:	07d0      	lsls	r0, r2, #31
 800ae52:	d404      	bmi.n	800ae5e <_fflush_r+0x3a>
 800ae54:	0599      	lsls	r1, r3, #22
 800ae56:	d402      	bmi.n	800ae5e <_fflush_r+0x3a>
 800ae58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae5a:	f000 f91a 	bl	800b092 <__retarget_lock_acquire_recursive>
 800ae5e:	4628      	mov	r0, r5
 800ae60:	4621      	mov	r1, r4
 800ae62:	f7ff ff59 	bl	800ad18 <__sflush_r>
 800ae66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae68:	07da      	lsls	r2, r3, #31
 800ae6a:	4605      	mov	r5, r0
 800ae6c:	d4e0      	bmi.n	800ae30 <_fflush_r+0xc>
 800ae6e:	89a3      	ldrh	r3, [r4, #12]
 800ae70:	059b      	lsls	r3, r3, #22
 800ae72:	d4dd      	bmi.n	800ae30 <_fflush_r+0xc>
 800ae74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae76:	f000 f90d 	bl	800b094 <__retarget_lock_release_recursive>
 800ae7a:	e7d9      	b.n	800ae30 <_fflush_r+0xc>
 800ae7c:	4b05      	ldr	r3, [pc, #20]	; (800ae94 <_fflush_r+0x70>)
 800ae7e:	429c      	cmp	r4, r3
 800ae80:	d101      	bne.n	800ae86 <_fflush_r+0x62>
 800ae82:	68ac      	ldr	r4, [r5, #8]
 800ae84:	e7df      	b.n	800ae46 <_fflush_r+0x22>
 800ae86:	4b04      	ldr	r3, [pc, #16]	; (800ae98 <_fflush_r+0x74>)
 800ae88:	429c      	cmp	r4, r3
 800ae8a:	bf08      	it	eq
 800ae8c:	68ec      	ldreq	r4, [r5, #12]
 800ae8e:	e7da      	b.n	800ae46 <_fflush_r+0x22>
 800ae90:	0800dfc4 	.word	0x0800dfc4
 800ae94:	0800dfe4 	.word	0x0800dfe4
 800ae98:	0800dfa4 	.word	0x0800dfa4

0800ae9c <std>:
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	b510      	push	{r4, lr}
 800aea0:	4604      	mov	r4, r0
 800aea2:	e9c0 3300 	strd	r3, r3, [r0]
 800aea6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aeaa:	6083      	str	r3, [r0, #8]
 800aeac:	8181      	strh	r1, [r0, #12]
 800aeae:	6643      	str	r3, [r0, #100]	; 0x64
 800aeb0:	81c2      	strh	r2, [r0, #14]
 800aeb2:	6183      	str	r3, [r0, #24]
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	2208      	movs	r2, #8
 800aeb8:	305c      	adds	r0, #92	; 0x5c
 800aeba:	f7fe fad5 	bl	8009468 <memset>
 800aebe:	4b05      	ldr	r3, [pc, #20]	; (800aed4 <std+0x38>)
 800aec0:	6263      	str	r3, [r4, #36]	; 0x24
 800aec2:	4b05      	ldr	r3, [pc, #20]	; (800aed8 <std+0x3c>)
 800aec4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aec6:	4b05      	ldr	r3, [pc, #20]	; (800aedc <std+0x40>)
 800aec8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aeca:	4b05      	ldr	r3, [pc, #20]	; (800aee0 <std+0x44>)
 800aecc:	6224      	str	r4, [r4, #32]
 800aece:	6323      	str	r3, [r4, #48]	; 0x30
 800aed0:	bd10      	pop	{r4, pc}
 800aed2:	bf00      	nop
 800aed4:	0800bf6d 	.word	0x0800bf6d
 800aed8:	0800bf8f 	.word	0x0800bf8f
 800aedc:	0800bfc7 	.word	0x0800bfc7
 800aee0:	0800bfeb 	.word	0x0800bfeb

0800aee4 <_cleanup_r>:
 800aee4:	4901      	ldr	r1, [pc, #4]	; (800aeec <_cleanup_r+0x8>)
 800aee6:	f000 b8af 	b.w	800b048 <_fwalk_reent>
 800aeea:	bf00      	nop
 800aeec:	0800ae25 	.word	0x0800ae25

0800aef0 <__sfmoreglue>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	1e4a      	subs	r2, r1, #1
 800aef4:	2568      	movs	r5, #104	; 0x68
 800aef6:	4355      	muls	r5, r2
 800aef8:	460e      	mov	r6, r1
 800aefa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aefe:	f000 fd15 	bl	800b92c <_malloc_r>
 800af02:	4604      	mov	r4, r0
 800af04:	b140      	cbz	r0, 800af18 <__sfmoreglue+0x28>
 800af06:	2100      	movs	r1, #0
 800af08:	e9c0 1600 	strd	r1, r6, [r0]
 800af0c:	300c      	adds	r0, #12
 800af0e:	60a0      	str	r0, [r4, #8]
 800af10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800af14:	f7fe faa8 	bl	8009468 <memset>
 800af18:	4620      	mov	r0, r4
 800af1a:	bd70      	pop	{r4, r5, r6, pc}

0800af1c <__sfp_lock_acquire>:
 800af1c:	4801      	ldr	r0, [pc, #4]	; (800af24 <__sfp_lock_acquire+0x8>)
 800af1e:	f000 b8b8 	b.w	800b092 <__retarget_lock_acquire_recursive>
 800af22:	bf00      	nop
 800af24:	20000b4c 	.word	0x20000b4c

0800af28 <__sfp_lock_release>:
 800af28:	4801      	ldr	r0, [pc, #4]	; (800af30 <__sfp_lock_release+0x8>)
 800af2a:	f000 b8b3 	b.w	800b094 <__retarget_lock_release_recursive>
 800af2e:	bf00      	nop
 800af30:	20000b4c 	.word	0x20000b4c

0800af34 <__sinit_lock_acquire>:
 800af34:	4801      	ldr	r0, [pc, #4]	; (800af3c <__sinit_lock_acquire+0x8>)
 800af36:	f000 b8ac 	b.w	800b092 <__retarget_lock_acquire_recursive>
 800af3a:	bf00      	nop
 800af3c:	20000b47 	.word	0x20000b47

0800af40 <__sinit_lock_release>:
 800af40:	4801      	ldr	r0, [pc, #4]	; (800af48 <__sinit_lock_release+0x8>)
 800af42:	f000 b8a7 	b.w	800b094 <__retarget_lock_release_recursive>
 800af46:	bf00      	nop
 800af48:	20000b47 	.word	0x20000b47

0800af4c <__sinit>:
 800af4c:	b510      	push	{r4, lr}
 800af4e:	4604      	mov	r4, r0
 800af50:	f7ff fff0 	bl	800af34 <__sinit_lock_acquire>
 800af54:	69a3      	ldr	r3, [r4, #24]
 800af56:	b11b      	cbz	r3, 800af60 <__sinit+0x14>
 800af58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af5c:	f7ff bff0 	b.w	800af40 <__sinit_lock_release>
 800af60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af64:	6523      	str	r3, [r4, #80]	; 0x50
 800af66:	4b13      	ldr	r3, [pc, #76]	; (800afb4 <__sinit+0x68>)
 800af68:	4a13      	ldr	r2, [pc, #76]	; (800afb8 <__sinit+0x6c>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	62a2      	str	r2, [r4, #40]	; 0x28
 800af6e:	42a3      	cmp	r3, r4
 800af70:	bf04      	itt	eq
 800af72:	2301      	moveq	r3, #1
 800af74:	61a3      	streq	r3, [r4, #24]
 800af76:	4620      	mov	r0, r4
 800af78:	f000 f820 	bl	800afbc <__sfp>
 800af7c:	6060      	str	r0, [r4, #4]
 800af7e:	4620      	mov	r0, r4
 800af80:	f000 f81c 	bl	800afbc <__sfp>
 800af84:	60a0      	str	r0, [r4, #8]
 800af86:	4620      	mov	r0, r4
 800af88:	f000 f818 	bl	800afbc <__sfp>
 800af8c:	2200      	movs	r2, #0
 800af8e:	60e0      	str	r0, [r4, #12]
 800af90:	2104      	movs	r1, #4
 800af92:	6860      	ldr	r0, [r4, #4]
 800af94:	f7ff ff82 	bl	800ae9c <std>
 800af98:	68a0      	ldr	r0, [r4, #8]
 800af9a:	2201      	movs	r2, #1
 800af9c:	2109      	movs	r1, #9
 800af9e:	f7ff ff7d 	bl	800ae9c <std>
 800afa2:	68e0      	ldr	r0, [r4, #12]
 800afa4:	2202      	movs	r2, #2
 800afa6:	2112      	movs	r1, #18
 800afa8:	f7ff ff78 	bl	800ae9c <std>
 800afac:	2301      	movs	r3, #1
 800afae:	61a3      	str	r3, [r4, #24]
 800afb0:	e7d2      	b.n	800af58 <__sinit+0xc>
 800afb2:	bf00      	nop
 800afb4:	0800ded8 	.word	0x0800ded8
 800afb8:	0800aee5 	.word	0x0800aee5

0800afbc <__sfp>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	4607      	mov	r7, r0
 800afc0:	f7ff ffac 	bl	800af1c <__sfp_lock_acquire>
 800afc4:	4b1e      	ldr	r3, [pc, #120]	; (800b040 <__sfp+0x84>)
 800afc6:	681e      	ldr	r6, [r3, #0]
 800afc8:	69b3      	ldr	r3, [r6, #24]
 800afca:	b913      	cbnz	r3, 800afd2 <__sfp+0x16>
 800afcc:	4630      	mov	r0, r6
 800afce:	f7ff ffbd 	bl	800af4c <__sinit>
 800afd2:	3648      	adds	r6, #72	; 0x48
 800afd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800afd8:	3b01      	subs	r3, #1
 800afda:	d503      	bpl.n	800afe4 <__sfp+0x28>
 800afdc:	6833      	ldr	r3, [r6, #0]
 800afde:	b30b      	cbz	r3, 800b024 <__sfp+0x68>
 800afe0:	6836      	ldr	r6, [r6, #0]
 800afe2:	e7f7      	b.n	800afd4 <__sfp+0x18>
 800afe4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800afe8:	b9d5      	cbnz	r5, 800b020 <__sfp+0x64>
 800afea:	4b16      	ldr	r3, [pc, #88]	; (800b044 <__sfp+0x88>)
 800afec:	60e3      	str	r3, [r4, #12]
 800afee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aff2:	6665      	str	r5, [r4, #100]	; 0x64
 800aff4:	f000 f84c 	bl	800b090 <__retarget_lock_init_recursive>
 800aff8:	f7ff ff96 	bl	800af28 <__sfp_lock_release>
 800affc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b000:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b004:	6025      	str	r5, [r4, #0]
 800b006:	61a5      	str	r5, [r4, #24]
 800b008:	2208      	movs	r2, #8
 800b00a:	4629      	mov	r1, r5
 800b00c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b010:	f7fe fa2a 	bl	8009468 <memset>
 800b014:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b018:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b01c:	4620      	mov	r0, r4
 800b01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b020:	3468      	adds	r4, #104	; 0x68
 800b022:	e7d9      	b.n	800afd8 <__sfp+0x1c>
 800b024:	2104      	movs	r1, #4
 800b026:	4638      	mov	r0, r7
 800b028:	f7ff ff62 	bl	800aef0 <__sfmoreglue>
 800b02c:	4604      	mov	r4, r0
 800b02e:	6030      	str	r0, [r6, #0]
 800b030:	2800      	cmp	r0, #0
 800b032:	d1d5      	bne.n	800afe0 <__sfp+0x24>
 800b034:	f7ff ff78 	bl	800af28 <__sfp_lock_release>
 800b038:	230c      	movs	r3, #12
 800b03a:	603b      	str	r3, [r7, #0]
 800b03c:	e7ee      	b.n	800b01c <__sfp+0x60>
 800b03e:	bf00      	nop
 800b040:	0800ded8 	.word	0x0800ded8
 800b044:	ffff0001 	.word	0xffff0001

0800b048 <_fwalk_reent>:
 800b048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b04c:	4606      	mov	r6, r0
 800b04e:	4688      	mov	r8, r1
 800b050:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b054:	2700      	movs	r7, #0
 800b056:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b05a:	f1b9 0901 	subs.w	r9, r9, #1
 800b05e:	d505      	bpl.n	800b06c <_fwalk_reent+0x24>
 800b060:	6824      	ldr	r4, [r4, #0]
 800b062:	2c00      	cmp	r4, #0
 800b064:	d1f7      	bne.n	800b056 <_fwalk_reent+0xe>
 800b066:	4638      	mov	r0, r7
 800b068:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b06c:	89ab      	ldrh	r3, [r5, #12]
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d907      	bls.n	800b082 <_fwalk_reent+0x3a>
 800b072:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b076:	3301      	adds	r3, #1
 800b078:	d003      	beq.n	800b082 <_fwalk_reent+0x3a>
 800b07a:	4629      	mov	r1, r5
 800b07c:	4630      	mov	r0, r6
 800b07e:	47c0      	blx	r8
 800b080:	4307      	orrs	r7, r0
 800b082:	3568      	adds	r5, #104	; 0x68
 800b084:	e7e9      	b.n	800b05a <_fwalk_reent+0x12>
	...

0800b088 <_localeconv_r>:
 800b088:	4800      	ldr	r0, [pc, #0]	; (800b08c <_localeconv_r+0x4>)
 800b08a:	4770      	bx	lr
 800b08c:	2000016c 	.word	0x2000016c

0800b090 <__retarget_lock_init_recursive>:
 800b090:	4770      	bx	lr

0800b092 <__retarget_lock_acquire_recursive>:
 800b092:	4770      	bx	lr

0800b094 <__retarget_lock_release_recursive>:
 800b094:	4770      	bx	lr

0800b096 <__swhatbuf_r>:
 800b096:	b570      	push	{r4, r5, r6, lr}
 800b098:	460e      	mov	r6, r1
 800b09a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b09e:	2900      	cmp	r1, #0
 800b0a0:	b096      	sub	sp, #88	; 0x58
 800b0a2:	4614      	mov	r4, r2
 800b0a4:	461d      	mov	r5, r3
 800b0a6:	da07      	bge.n	800b0b8 <__swhatbuf_r+0x22>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	602b      	str	r3, [r5, #0]
 800b0ac:	89b3      	ldrh	r3, [r6, #12]
 800b0ae:	061a      	lsls	r2, r3, #24
 800b0b0:	d410      	bmi.n	800b0d4 <__swhatbuf_r+0x3e>
 800b0b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0b6:	e00e      	b.n	800b0d6 <__swhatbuf_r+0x40>
 800b0b8:	466a      	mov	r2, sp
 800b0ba:	f000 ffed 	bl	800c098 <_fstat_r>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	dbf2      	blt.n	800b0a8 <__swhatbuf_r+0x12>
 800b0c2:	9a01      	ldr	r2, [sp, #4]
 800b0c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b0c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b0cc:	425a      	negs	r2, r3
 800b0ce:	415a      	adcs	r2, r3
 800b0d0:	602a      	str	r2, [r5, #0]
 800b0d2:	e7ee      	b.n	800b0b2 <__swhatbuf_r+0x1c>
 800b0d4:	2340      	movs	r3, #64	; 0x40
 800b0d6:	2000      	movs	r0, #0
 800b0d8:	6023      	str	r3, [r4, #0]
 800b0da:	b016      	add	sp, #88	; 0x58
 800b0dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b0e0 <__smakebuf_r>:
 800b0e0:	898b      	ldrh	r3, [r1, #12]
 800b0e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b0e4:	079d      	lsls	r5, r3, #30
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	d507      	bpl.n	800b0fc <__smakebuf_r+0x1c>
 800b0ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b0f0:	6023      	str	r3, [r4, #0]
 800b0f2:	6123      	str	r3, [r4, #16]
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	6163      	str	r3, [r4, #20]
 800b0f8:	b002      	add	sp, #8
 800b0fa:	bd70      	pop	{r4, r5, r6, pc}
 800b0fc:	ab01      	add	r3, sp, #4
 800b0fe:	466a      	mov	r2, sp
 800b100:	f7ff ffc9 	bl	800b096 <__swhatbuf_r>
 800b104:	9900      	ldr	r1, [sp, #0]
 800b106:	4605      	mov	r5, r0
 800b108:	4630      	mov	r0, r6
 800b10a:	f000 fc0f 	bl	800b92c <_malloc_r>
 800b10e:	b948      	cbnz	r0, 800b124 <__smakebuf_r+0x44>
 800b110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b114:	059a      	lsls	r2, r3, #22
 800b116:	d4ef      	bmi.n	800b0f8 <__smakebuf_r+0x18>
 800b118:	f023 0303 	bic.w	r3, r3, #3
 800b11c:	f043 0302 	orr.w	r3, r3, #2
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e7e3      	b.n	800b0ec <__smakebuf_r+0xc>
 800b124:	4b0d      	ldr	r3, [pc, #52]	; (800b15c <__smakebuf_r+0x7c>)
 800b126:	62b3      	str	r3, [r6, #40]	; 0x28
 800b128:	89a3      	ldrh	r3, [r4, #12]
 800b12a:	6020      	str	r0, [r4, #0]
 800b12c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b130:	81a3      	strh	r3, [r4, #12]
 800b132:	9b00      	ldr	r3, [sp, #0]
 800b134:	6163      	str	r3, [r4, #20]
 800b136:	9b01      	ldr	r3, [sp, #4]
 800b138:	6120      	str	r0, [r4, #16]
 800b13a:	b15b      	cbz	r3, 800b154 <__smakebuf_r+0x74>
 800b13c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b140:	4630      	mov	r0, r6
 800b142:	f000 ffbb 	bl	800c0bc <_isatty_r>
 800b146:	b128      	cbz	r0, 800b154 <__smakebuf_r+0x74>
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	f023 0303 	bic.w	r3, r3, #3
 800b14e:	f043 0301 	orr.w	r3, r3, #1
 800b152:	81a3      	strh	r3, [r4, #12]
 800b154:	89a0      	ldrh	r0, [r4, #12]
 800b156:	4305      	orrs	r5, r0
 800b158:	81a5      	strh	r5, [r4, #12]
 800b15a:	e7cd      	b.n	800b0f8 <__smakebuf_r+0x18>
 800b15c:	0800aee5 	.word	0x0800aee5

0800b160 <malloc>:
 800b160:	4b02      	ldr	r3, [pc, #8]	; (800b16c <malloc+0xc>)
 800b162:	4601      	mov	r1, r0
 800b164:	6818      	ldr	r0, [r3, #0]
 800b166:	f000 bbe1 	b.w	800b92c <_malloc_r>
 800b16a:	bf00      	nop
 800b16c:	20000018 	.word	0x20000018

0800b170 <_Balloc>:
 800b170:	b570      	push	{r4, r5, r6, lr}
 800b172:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b174:	4604      	mov	r4, r0
 800b176:	460d      	mov	r5, r1
 800b178:	b976      	cbnz	r6, 800b198 <_Balloc+0x28>
 800b17a:	2010      	movs	r0, #16
 800b17c:	f7ff fff0 	bl	800b160 <malloc>
 800b180:	4602      	mov	r2, r0
 800b182:	6260      	str	r0, [r4, #36]	; 0x24
 800b184:	b920      	cbnz	r0, 800b190 <_Balloc+0x20>
 800b186:	4b18      	ldr	r3, [pc, #96]	; (800b1e8 <_Balloc+0x78>)
 800b188:	4818      	ldr	r0, [pc, #96]	; (800b1ec <_Balloc+0x7c>)
 800b18a:	2166      	movs	r1, #102	; 0x66
 800b18c:	f000 ff44 	bl	800c018 <__assert_func>
 800b190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b194:	6006      	str	r6, [r0, #0]
 800b196:	60c6      	str	r6, [r0, #12]
 800b198:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b19a:	68f3      	ldr	r3, [r6, #12]
 800b19c:	b183      	cbz	r3, 800b1c0 <_Balloc+0x50>
 800b19e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1a0:	68db      	ldr	r3, [r3, #12]
 800b1a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b1a6:	b9b8      	cbnz	r0, 800b1d8 <_Balloc+0x68>
 800b1a8:	2101      	movs	r1, #1
 800b1aa:	fa01 f605 	lsl.w	r6, r1, r5
 800b1ae:	1d72      	adds	r2, r6, #5
 800b1b0:	0092      	lsls	r2, r2, #2
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	f000 fb5a 	bl	800b86c <_calloc_r>
 800b1b8:	b160      	cbz	r0, 800b1d4 <_Balloc+0x64>
 800b1ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b1be:	e00e      	b.n	800b1de <_Balloc+0x6e>
 800b1c0:	2221      	movs	r2, #33	; 0x21
 800b1c2:	2104      	movs	r1, #4
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f000 fb51 	bl	800b86c <_calloc_r>
 800b1ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1cc:	60f0      	str	r0, [r6, #12]
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d1e4      	bne.n	800b19e <_Balloc+0x2e>
 800b1d4:	2000      	movs	r0, #0
 800b1d6:	bd70      	pop	{r4, r5, r6, pc}
 800b1d8:	6802      	ldr	r2, [r0, #0]
 800b1da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b1de:	2300      	movs	r3, #0
 800b1e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b1e4:	e7f7      	b.n	800b1d6 <_Balloc+0x66>
 800b1e6:	bf00      	nop
 800b1e8:	0800df1d 	.word	0x0800df1d
 800b1ec:	0800e004 	.word	0x0800e004

0800b1f0 <_Bfree>:
 800b1f0:	b570      	push	{r4, r5, r6, lr}
 800b1f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b1f4:	4605      	mov	r5, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	b976      	cbnz	r6, 800b218 <_Bfree+0x28>
 800b1fa:	2010      	movs	r0, #16
 800b1fc:	f7ff ffb0 	bl	800b160 <malloc>
 800b200:	4602      	mov	r2, r0
 800b202:	6268      	str	r0, [r5, #36]	; 0x24
 800b204:	b920      	cbnz	r0, 800b210 <_Bfree+0x20>
 800b206:	4b09      	ldr	r3, [pc, #36]	; (800b22c <_Bfree+0x3c>)
 800b208:	4809      	ldr	r0, [pc, #36]	; (800b230 <_Bfree+0x40>)
 800b20a:	218a      	movs	r1, #138	; 0x8a
 800b20c:	f000 ff04 	bl	800c018 <__assert_func>
 800b210:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b214:	6006      	str	r6, [r0, #0]
 800b216:	60c6      	str	r6, [r0, #12]
 800b218:	b13c      	cbz	r4, 800b22a <_Bfree+0x3a>
 800b21a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b21c:	6862      	ldr	r2, [r4, #4]
 800b21e:	68db      	ldr	r3, [r3, #12]
 800b220:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b224:	6021      	str	r1, [r4, #0]
 800b226:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b22a:	bd70      	pop	{r4, r5, r6, pc}
 800b22c:	0800df1d 	.word	0x0800df1d
 800b230:	0800e004 	.word	0x0800e004

0800b234 <__multadd>:
 800b234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b238:	690e      	ldr	r6, [r1, #16]
 800b23a:	4607      	mov	r7, r0
 800b23c:	4698      	mov	r8, r3
 800b23e:	460c      	mov	r4, r1
 800b240:	f101 0014 	add.w	r0, r1, #20
 800b244:	2300      	movs	r3, #0
 800b246:	6805      	ldr	r5, [r0, #0]
 800b248:	b2a9      	uxth	r1, r5
 800b24a:	fb02 8101 	mla	r1, r2, r1, r8
 800b24e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b252:	0c2d      	lsrs	r5, r5, #16
 800b254:	fb02 c505 	mla	r5, r2, r5, ip
 800b258:	b289      	uxth	r1, r1
 800b25a:	3301      	adds	r3, #1
 800b25c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b260:	429e      	cmp	r6, r3
 800b262:	f840 1b04 	str.w	r1, [r0], #4
 800b266:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b26a:	dcec      	bgt.n	800b246 <__multadd+0x12>
 800b26c:	f1b8 0f00 	cmp.w	r8, #0
 800b270:	d022      	beq.n	800b2b8 <__multadd+0x84>
 800b272:	68a3      	ldr	r3, [r4, #8]
 800b274:	42b3      	cmp	r3, r6
 800b276:	dc19      	bgt.n	800b2ac <__multadd+0x78>
 800b278:	6861      	ldr	r1, [r4, #4]
 800b27a:	4638      	mov	r0, r7
 800b27c:	3101      	adds	r1, #1
 800b27e:	f7ff ff77 	bl	800b170 <_Balloc>
 800b282:	4605      	mov	r5, r0
 800b284:	b928      	cbnz	r0, 800b292 <__multadd+0x5e>
 800b286:	4602      	mov	r2, r0
 800b288:	4b0d      	ldr	r3, [pc, #52]	; (800b2c0 <__multadd+0x8c>)
 800b28a:	480e      	ldr	r0, [pc, #56]	; (800b2c4 <__multadd+0x90>)
 800b28c:	21b5      	movs	r1, #181	; 0xb5
 800b28e:	f000 fec3 	bl	800c018 <__assert_func>
 800b292:	6922      	ldr	r2, [r4, #16]
 800b294:	3202      	adds	r2, #2
 800b296:	f104 010c 	add.w	r1, r4, #12
 800b29a:	0092      	lsls	r2, r2, #2
 800b29c:	300c      	adds	r0, #12
 800b29e:	f7fe f8d5 	bl	800944c <memcpy>
 800b2a2:	4621      	mov	r1, r4
 800b2a4:	4638      	mov	r0, r7
 800b2a6:	f7ff ffa3 	bl	800b1f0 <_Bfree>
 800b2aa:	462c      	mov	r4, r5
 800b2ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b2b0:	3601      	adds	r6, #1
 800b2b2:	f8c3 8014 	str.w	r8, [r3, #20]
 800b2b6:	6126      	str	r6, [r4, #16]
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2be:	bf00      	nop
 800b2c0:	0800df93 	.word	0x0800df93
 800b2c4:	0800e004 	.word	0x0800e004

0800b2c8 <__hi0bits>:
 800b2c8:	0c03      	lsrs	r3, r0, #16
 800b2ca:	041b      	lsls	r3, r3, #16
 800b2cc:	b9d3      	cbnz	r3, 800b304 <__hi0bits+0x3c>
 800b2ce:	0400      	lsls	r0, r0, #16
 800b2d0:	2310      	movs	r3, #16
 800b2d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b2d6:	bf04      	itt	eq
 800b2d8:	0200      	lsleq	r0, r0, #8
 800b2da:	3308      	addeq	r3, #8
 800b2dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b2e0:	bf04      	itt	eq
 800b2e2:	0100      	lsleq	r0, r0, #4
 800b2e4:	3304      	addeq	r3, #4
 800b2e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b2ea:	bf04      	itt	eq
 800b2ec:	0080      	lsleq	r0, r0, #2
 800b2ee:	3302      	addeq	r3, #2
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	db05      	blt.n	800b300 <__hi0bits+0x38>
 800b2f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b2f8:	f103 0301 	add.w	r3, r3, #1
 800b2fc:	bf08      	it	eq
 800b2fe:	2320      	moveq	r3, #32
 800b300:	4618      	mov	r0, r3
 800b302:	4770      	bx	lr
 800b304:	2300      	movs	r3, #0
 800b306:	e7e4      	b.n	800b2d2 <__hi0bits+0xa>

0800b308 <__lo0bits>:
 800b308:	6803      	ldr	r3, [r0, #0]
 800b30a:	f013 0207 	ands.w	r2, r3, #7
 800b30e:	4601      	mov	r1, r0
 800b310:	d00b      	beq.n	800b32a <__lo0bits+0x22>
 800b312:	07da      	lsls	r2, r3, #31
 800b314:	d424      	bmi.n	800b360 <__lo0bits+0x58>
 800b316:	0798      	lsls	r0, r3, #30
 800b318:	bf49      	itett	mi
 800b31a:	085b      	lsrmi	r3, r3, #1
 800b31c:	089b      	lsrpl	r3, r3, #2
 800b31e:	2001      	movmi	r0, #1
 800b320:	600b      	strmi	r3, [r1, #0]
 800b322:	bf5c      	itt	pl
 800b324:	600b      	strpl	r3, [r1, #0]
 800b326:	2002      	movpl	r0, #2
 800b328:	4770      	bx	lr
 800b32a:	b298      	uxth	r0, r3
 800b32c:	b9b0      	cbnz	r0, 800b35c <__lo0bits+0x54>
 800b32e:	0c1b      	lsrs	r3, r3, #16
 800b330:	2010      	movs	r0, #16
 800b332:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b336:	bf04      	itt	eq
 800b338:	0a1b      	lsreq	r3, r3, #8
 800b33a:	3008      	addeq	r0, #8
 800b33c:	071a      	lsls	r2, r3, #28
 800b33e:	bf04      	itt	eq
 800b340:	091b      	lsreq	r3, r3, #4
 800b342:	3004      	addeq	r0, #4
 800b344:	079a      	lsls	r2, r3, #30
 800b346:	bf04      	itt	eq
 800b348:	089b      	lsreq	r3, r3, #2
 800b34a:	3002      	addeq	r0, #2
 800b34c:	07da      	lsls	r2, r3, #31
 800b34e:	d403      	bmi.n	800b358 <__lo0bits+0x50>
 800b350:	085b      	lsrs	r3, r3, #1
 800b352:	f100 0001 	add.w	r0, r0, #1
 800b356:	d005      	beq.n	800b364 <__lo0bits+0x5c>
 800b358:	600b      	str	r3, [r1, #0]
 800b35a:	4770      	bx	lr
 800b35c:	4610      	mov	r0, r2
 800b35e:	e7e8      	b.n	800b332 <__lo0bits+0x2a>
 800b360:	2000      	movs	r0, #0
 800b362:	4770      	bx	lr
 800b364:	2020      	movs	r0, #32
 800b366:	4770      	bx	lr

0800b368 <__i2b>:
 800b368:	b510      	push	{r4, lr}
 800b36a:	460c      	mov	r4, r1
 800b36c:	2101      	movs	r1, #1
 800b36e:	f7ff feff 	bl	800b170 <_Balloc>
 800b372:	4602      	mov	r2, r0
 800b374:	b928      	cbnz	r0, 800b382 <__i2b+0x1a>
 800b376:	4b05      	ldr	r3, [pc, #20]	; (800b38c <__i2b+0x24>)
 800b378:	4805      	ldr	r0, [pc, #20]	; (800b390 <__i2b+0x28>)
 800b37a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b37e:	f000 fe4b 	bl	800c018 <__assert_func>
 800b382:	2301      	movs	r3, #1
 800b384:	6144      	str	r4, [r0, #20]
 800b386:	6103      	str	r3, [r0, #16]
 800b388:	bd10      	pop	{r4, pc}
 800b38a:	bf00      	nop
 800b38c:	0800df93 	.word	0x0800df93
 800b390:	0800e004 	.word	0x0800e004

0800b394 <__multiply>:
 800b394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b398:	4614      	mov	r4, r2
 800b39a:	690a      	ldr	r2, [r1, #16]
 800b39c:	6923      	ldr	r3, [r4, #16]
 800b39e:	429a      	cmp	r2, r3
 800b3a0:	bfb8      	it	lt
 800b3a2:	460b      	movlt	r3, r1
 800b3a4:	460d      	mov	r5, r1
 800b3a6:	bfbc      	itt	lt
 800b3a8:	4625      	movlt	r5, r4
 800b3aa:	461c      	movlt	r4, r3
 800b3ac:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b3b0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b3b4:	68ab      	ldr	r3, [r5, #8]
 800b3b6:	6869      	ldr	r1, [r5, #4]
 800b3b8:	eb0a 0709 	add.w	r7, sl, r9
 800b3bc:	42bb      	cmp	r3, r7
 800b3be:	b085      	sub	sp, #20
 800b3c0:	bfb8      	it	lt
 800b3c2:	3101      	addlt	r1, #1
 800b3c4:	f7ff fed4 	bl	800b170 <_Balloc>
 800b3c8:	b930      	cbnz	r0, 800b3d8 <__multiply+0x44>
 800b3ca:	4602      	mov	r2, r0
 800b3cc:	4b42      	ldr	r3, [pc, #264]	; (800b4d8 <__multiply+0x144>)
 800b3ce:	4843      	ldr	r0, [pc, #268]	; (800b4dc <__multiply+0x148>)
 800b3d0:	f240 115d 	movw	r1, #349	; 0x15d
 800b3d4:	f000 fe20 	bl	800c018 <__assert_func>
 800b3d8:	f100 0614 	add.w	r6, r0, #20
 800b3dc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b3e0:	4633      	mov	r3, r6
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	4543      	cmp	r3, r8
 800b3e6:	d31e      	bcc.n	800b426 <__multiply+0x92>
 800b3e8:	f105 0c14 	add.w	ip, r5, #20
 800b3ec:	f104 0314 	add.w	r3, r4, #20
 800b3f0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b3f4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b3f8:	9202      	str	r2, [sp, #8]
 800b3fa:	ebac 0205 	sub.w	r2, ip, r5
 800b3fe:	3a15      	subs	r2, #21
 800b400:	f022 0203 	bic.w	r2, r2, #3
 800b404:	3204      	adds	r2, #4
 800b406:	f105 0115 	add.w	r1, r5, #21
 800b40a:	458c      	cmp	ip, r1
 800b40c:	bf38      	it	cc
 800b40e:	2204      	movcc	r2, #4
 800b410:	9201      	str	r2, [sp, #4]
 800b412:	9a02      	ldr	r2, [sp, #8]
 800b414:	9303      	str	r3, [sp, #12]
 800b416:	429a      	cmp	r2, r3
 800b418:	d808      	bhi.n	800b42c <__multiply+0x98>
 800b41a:	2f00      	cmp	r7, #0
 800b41c:	dc55      	bgt.n	800b4ca <__multiply+0x136>
 800b41e:	6107      	str	r7, [r0, #16]
 800b420:	b005      	add	sp, #20
 800b422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b426:	f843 2b04 	str.w	r2, [r3], #4
 800b42a:	e7db      	b.n	800b3e4 <__multiply+0x50>
 800b42c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b430:	f1ba 0f00 	cmp.w	sl, #0
 800b434:	d020      	beq.n	800b478 <__multiply+0xe4>
 800b436:	f105 0e14 	add.w	lr, r5, #20
 800b43a:	46b1      	mov	r9, r6
 800b43c:	2200      	movs	r2, #0
 800b43e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b442:	f8d9 b000 	ldr.w	fp, [r9]
 800b446:	b2a1      	uxth	r1, r4
 800b448:	fa1f fb8b 	uxth.w	fp, fp
 800b44c:	fb0a b101 	mla	r1, sl, r1, fp
 800b450:	4411      	add	r1, r2
 800b452:	f8d9 2000 	ldr.w	r2, [r9]
 800b456:	0c24      	lsrs	r4, r4, #16
 800b458:	0c12      	lsrs	r2, r2, #16
 800b45a:	fb0a 2404 	mla	r4, sl, r4, r2
 800b45e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b462:	b289      	uxth	r1, r1
 800b464:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b468:	45f4      	cmp	ip, lr
 800b46a:	f849 1b04 	str.w	r1, [r9], #4
 800b46e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b472:	d8e4      	bhi.n	800b43e <__multiply+0xaa>
 800b474:	9901      	ldr	r1, [sp, #4]
 800b476:	5072      	str	r2, [r6, r1]
 800b478:	9a03      	ldr	r2, [sp, #12]
 800b47a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b47e:	3304      	adds	r3, #4
 800b480:	f1b9 0f00 	cmp.w	r9, #0
 800b484:	d01f      	beq.n	800b4c6 <__multiply+0x132>
 800b486:	6834      	ldr	r4, [r6, #0]
 800b488:	f105 0114 	add.w	r1, r5, #20
 800b48c:	46b6      	mov	lr, r6
 800b48e:	f04f 0a00 	mov.w	sl, #0
 800b492:	880a      	ldrh	r2, [r1, #0]
 800b494:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b498:	fb09 b202 	mla	r2, r9, r2, fp
 800b49c:	4492      	add	sl, r2
 800b49e:	b2a4      	uxth	r4, r4
 800b4a0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b4a4:	f84e 4b04 	str.w	r4, [lr], #4
 800b4a8:	f851 4b04 	ldr.w	r4, [r1], #4
 800b4ac:	f8be 2000 	ldrh.w	r2, [lr]
 800b4b0:	0c24      	lsrs	r4, r4, #16
 800b4b2:	fb09 2404 	mla	r4, r9, r4, r2
 800b4b6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b4ba:	458c      	cmp	ip, r1
 800b4bc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b4c0:	d8e7      	bhi.n	800b492 <__multiply+0xfe>
 800b4c2:	9a01      	ldr	r2, [sp, #4]
 800b4c4:	50b4      	str	r4, [r6, r2]
 800b4c6:	3604      	adds	r6, #4
 800b4c8:	e7a3      	b.n	800b412 <__multiply+0x7e>
 800b4ca:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d1a5      	bne.n	800b41e <__multiply+0x8a>
 800b4d2:	3f01      	subs	r7, #1
 800b4d4:	e7a1      	b.n	800b41a <__multiply+0x86>
 800b4d6:	bf00      	nop
 800b4d8:	0800df93 	.word	0x0800df93
 800b4dc:	0800e004 	.word	0x0800e004

0800b4e0 <__pow5mult>:
 800b4e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e4:	4615      	mov	r5, r2
 800b4e6:	f012 0203 	ands.w	r2, r2, #3
 800b4ea:	4606      	mov	r6, r0
 800b4ec:	460f      	mov	r7, r1
 800b4ee:	d007      	beq.n	800b500 <__pow5mult+0x20>
 800b4f0:	4c25      	ldr	r4, [pc, #148]	; (800b588 <__pow5mult+0xa8>)
 800b4f2:	3a01      	subs	r2, #1
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b4fa:	f7ff fe9b 	bl	800b234 <__multadd>
 800b4fe:	4607      	mov	r7, r0
 800b500:	10ad      	asrs	r5, r5, #2
 800b502:	d03d      	beq.n	800b580 <__pow5mult+0xa0>
 800b504:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b506:	b97c      	cbnz	r4, 800b528 <__pow5mult+0x48>
 800b508:	2010      	movs	r0, #16
 800b50a:	f7ff fe29 	bl	800b160 <malloc>
 800b50e:	4602      	mov	r2, r0
 800b510:	6270      	str	r0, [r6, #36]	; 0x24
 800b512:	b928      	cbnz	r0, 800b520 <__pow5mult+0x40>
 800b514:	4b1d      	ldr	r3, [pc, #116]	; (800b58c <__pow5mult+0xac>)
 800b516:	481e      	ldr	r0, [pc, #120]	; (800b590 <__pow5mult+0xb0>)
 800b518:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b51c:	f000 fd7c 	bl	800c018 <__assert_func>
 800b520:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b524:	6004      	str	r4, [r0, #0]
 800b526:	60c4      	str	r4, [r0, #12]
 800b528:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b52c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b530:	b94c      	cbnz	r4, 800b546 <__pow5mult+0x66>
 800b532:	f240 2171 	movw	r1, #625	; 0x271
 800b536:	4630      	mov	r0, r6
 800b538:	f7ff ff16 	bl	800b368 <__i2b>
 800b53c:	2300      	movs	r3, #0
 800b53e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b542:	4604      	mov	r4, r0
 800b544:	6003      	str	r3, [r0, #0]
 800b546:	f04f 0900 	mov.w	r9, #0
 800b54a:	07eb      	lsls	r3, r5, #31
 800b54c:	d50a      	bpl.n	800b564 <__pow5mult+0x84>
 800b54e:	4639      	mov	r1, r7
 800b550:	4622      	mov	r2, r4
 800b552:	4630      	mov	r0, r6
 800b554:	f7ff ff1e 	bl	800b394 <__multiply>
 800b558:	4639      	mov	r1, r7
 800b55a:	4680      	mov	r8, r0
 800b55c:	4630      	mov	r0, r6
 800b55e:	f7ff fe47 	bl	800b1f0 <_Bfree>
 800b562:	4647      	mov	r7, r8
 800b564:	106d      	asrs	r5, r5, #1
 800b566:	d00b      	beq.n	800b580 <__pow5mult+0xa0>
 800b568:	6820      	ldr	r0, [r4, #0]
 800b56a:	b938      	cbnz	r0, 800b57c <__pow5mult+0x9c>
 800b56c:	4622      	mov	r2, r4
 800b56e:	4621      	mov	r1, r4
 800b570:	4630      	mov	r0, r6
 800b572:	f7ff ff0f 	bl	800b394 <__multiply>
 800b576:	6020      	str	r0, [r4, #0]
 800b578:	f8c0 9000 	str.w	r9, [r0]
 800b57c:	4604      	mov	r4, r0
 800b57e:	e7e4      	b.n	800b54a <__pow5mult+0x6a>
 800b580:	4638      	mov	r0, r7
 800b582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b586:	bf00      	nop
 800b588:	0800e158 	.word	0x0800e158
 800b58c:	0800df1d 	.word	0x0800df1d
 800b590:	0800e004 	.word	0x0800e004

0800b594 <__lshift>:
 800b594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b598:	460c      	mov	r4, r1
 800b59a:	6849      	ldr	r1, [r1, #4]
 800b59c:	6923      	ldr	r3, [r4, #16]
 800b59e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5a2:	68a3      	ldr	r3, [r4, #8]
 800b5a4:	4607      	mov	r7, r0
 800b5a6:	4691      	mov	r9, r2
 800b5a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5ac:	f108 0601 	add.w	r6, r8, #1
 800b5b0:	42b3      	cmp	r3, r6
 800b5b2:	db0b      	blt.n	800b5cc <__lshift+0x38>
 800b5b4:	4638      	mov	r0, r7
 800b5b6:	f7ff fddb 	bl	800b170 <_Balloc>
 800b5ba:	4605      	mov	r5, r0
 800b5bc:	b948      	cbnz	r0, 800b5d2 <__lshift+0x3e>
 800b5be:	4602      	mov	r2, r0
 800b5c0:	4b28      	ldr	r3, [pc, #160]	; (800b664 <__lshift+0xd0>)
 800b5c2:	4829      	ldr	r0, [pc, #164]	; (800b668 <__lshift+0xd4>)
 800b5c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b5c8:	f000 fd26 	bl	800c018 <__assert_func>
 800b5cc:	3101      	adds	r1, #1
 800b5ce:	005b      	lsls	r3, r3, #1
 800b5d0:	e7ee      	b.n	800b5b0 <__lshift+0x1c>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f100 0114 	add.w	r1, r0, #20
 800b5d8:	f100 0210 	add.w	r2, r0, #16
 800b5dc:	4618      	mov	r0, r3
 800b5de:	4553      	cmp	r3, sl
 800b5e0:	db33      	blt.n	800b64a <__lshift+0xb6>
 800b5e2:	6920      	ldr	r0, [r4, #16]
 800b5e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5e8:	f104 0314 	add.w	r3, r4, #20
 800b5ec:	f019 091f 	ands.w	r9, r9, #31
 800b5f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b5f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b5f8:	d02b      	beq.n	800b652 <__lshift+0xbe>
 800b5fa:	f1c9 0e20 	rsb	lr, r9, #32
 800b5fe:	468a      	mov	sl, r1
 800b600:	2200      	movs	r2, #0
 800b602:	6818      	ldr	r0, [r3, #0]
 800b604:	fa00 f009 	lsl.w	r0, r0, r9
 800b608:	4302      	orrs	r2, r0
 800b60a:	f84a 2b04 	str.w	r2, [sl], #4
 800b60e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b612:	459c      	cmp	ip, r3
 800b614:	fa22 f20e 	lsr.w	r2, r2, lr
 800b618:	d8f3      	bhi.n	800b602 <__lshift+0x6e>
 800b61a:	ebac 0304 	sub.w	r3, ip, r4
 800b61e:	3b15      	subs	r3, #21
 800b620:	f023 0303 	bic.w	r3, r3, #3
 800b624:	3304      	adds	r3, #4
 800b626:	f104 0015 	add.w	r0, r4, #21
 800b62a:	4584      	cmp	ip, r0
 800b62c:	bf38      	it	cc
 800b62e:	2304      	movcc	r3, #4
 800b630:	50ca      	str	r2, [r1, r3]
 800b632:	b10a      	cbz	r2, 800b638 <__lshift+0xa4>
 800b634:	f108 0602 	add.w	r6, r8, #2
 800b638:	3e01      	subs	r6, #1
 800b63a:	4638      	mov	r0, r7
 800b63c:	612e      	str	r6, [r5, #16]
 800b63e:	4621      	mov	r1, r4
 800b640:	f7ff fdd6 	bl	800b1f0 <_Bfree>
 800b644:	4628      	mov	r0, r5
 800b646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b64a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b64e:	3301      	adds	r3, #1
 800b650:	e7c5      	b.n	800b5de <__lshift+0x4a>
 800b652:	3904      	subs	r1, #4
 800b654:	f853 2b04 	ldr.w	r2, [r3], #4
 800b658:	f841 2f04 	str.w	r2, [r1, #4]!
 800b65c:	459c      	cmp	ip, r3
 800b65e:	d8f9      	bhi.n	800b654 <__lshift+0xc0>
 800b660:	e7ea      	b.n	800b638 <__lshift+0xa4>
 800b662:	bf00      	nop
 800b664:	0800df93 	.word	0x0800df93
 800b668:	0800e004 	.word	0x0800e004

0800b66c <__mcmp>:
 800b66c:	b530      	push	{r4, r5, lr}
 800b66e:	6902      	ldr	r2, [r0, #16]
 800b670:	690c      	ldr	r4, [r1, #16]
 800b672:	1b12      	subs	r2, r2, r4
 800b674:	d10e      	bne.n	800b694 <__mcmp+0x28>
 800b676:	f100 0314 	add.w	r3, r0, #20
 800b67a:	3114      	adds	r1, #20
 800b67c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b680:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b684:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b688:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b68c:	42a5      	cmp	r5, r4
 800b68e:	d003      	beq.n	800b698 <__mcmp+0x2c>
 800b690:	d305      	bcc.n	800b69e <__mcmp+0x32>
 800b692:	2201      	movs	r2, #1
 800b694:	4610      	mov	r0, r2
 800b696:	bd30      	pop	{r4, r5, pc}
 800b698:	4283      	cmp	r3, r0
 800b69a:	d3f3      	bcc.n	800b684 <__mcmp+0x18>
 800b69c:	e7fa      	b.n	800b694 <__mcmp+0x28>
 800b69e:	f04f 32ff 	mov.w	r2, #4294967295
 800b6a2:	e7f7      	b.n	800b694 <__mcmp+0x28>

0800b6a4 <__mdiff>:
 800b6a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a8:	460c      	mov	r4, r1
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	4611      	mov	r1, r2
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	4617      	mov	r7, r2
 800b6b2:	f7ff ffdb 	bl	800b66c <__mcmp>
 800b6b6:	1e05      	subs	r5, r0, #0
 800b6b8:	d110      	bne.n	800b6dc <__mdiff+0x38>
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	4630      	mov	r0, r6
 800b6be:	f7ff fd57 	bl	800b170 <_Balloc>
 800b6c2:	b930      	cbnz	r0, 800b6d2 <__mdiff+0x2e>
 800b6c4:	4b39      	ldr	r3, [pc, #228]	; (800b7ac <__mdiff+0x108>)
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	f240 2132 	movw	r1, #562	; 0x232
 800b6cc:	4838      	ldr	r0, [pc, #224]	; (800b7b0 <__mdiff+0x10c>)
 800b6ce:	f000 fca3 	bl	800c018 <__assert_func>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6dc:	bfa4      	itt	ge
 800b6de:	463b      	movge	r3, r7
 800b6e0:	4627      	movge	r7, r4
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	6879      	ldr	r1, [r7, #4]
 800b6e6:	bfa6      	itte	ge
 800b6e8:	461c      	movge	r4, r3
 800b6ea:	2500      	movge	r5, #0
 800b6ec:	2501      	movlt	r5, #1
 800b6ee:	f7ff fd3f 	bl	800b170 <_Balloc>
 800b6f2:	b920      	cbnz	r0, 800b6fe <__mdiff+0x5a>
 800b6f4:	4b2d      	ldr	r3, [pc, #180]	; (800b7ac <__mdiff+0x108>)
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b6fc:	e7e6      	b.n	800b6cc <__mdiff+0x28>
 800b6fe:	693e      	ldr	r6, [r7, #16]
 800b700:	60c5      	str	r5, [r0, #12]
 800b702:	6925      	ldr	r5, [r4, #16]
 800b704:	f107 0114 	add.w	r1, r7, #20
 800b708:	f104 0914 	add.w	r9, r4, #20
 800b70c:	f100 0e14 	add.w	lr, r0, #20
 800b710:	f107 0210 	add.w	r2, r7, #16
 800b714:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b718:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b71c:	46f2      	mov	sl, lr
 800b71e:	2700      	movs	r7, #0
 800b720:	f859 3b04 	ldr.w	r3, [r9], #4
 800b724:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b728:	fa1f f883 	uxth.w	r8, r3
 800b72c:	fa17 f78b 	uxtah	r7, r7, fp
 800b730:	0c1b      	lsrs	r3, r3, #16
 800b732:	eba7 0808 	sub.w	r8, r7, r8
 800b736:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b73a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b73e:	fa1f f888 	uxth.w	r8, r8
 800b742:	141f      	asrs	r7, r3, #16
 800b744:	454d      	cmp	r5, r9
 800b746:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b74a:	f84a 3b04 	str.w	r3, [sl], #4
 800b74e:	d8e7      	bhi.n	800b720 <__mdiff+0x7c>
 800b750:	1b2b      	subs	r3, r5, r4
 800b752:	3b15      	subs	r3, #21
 800b754:	f023 0303 	bic.w	r3, r3, #3
 800b758:	3304      	adds	r3, #4
 800b75a:	3415      	adds	r4, #21
 800b75c:	42a5      	cmp	r5, r4
 800b75e:	bf38      	it	cc
 800b760:	2304      	movcc	r3, #4
 800b762:	4419      	add	r1, r3
 800b764:	4473      	add	r3, lr
 800b766:	469e      	mov	lr, r3
 800b768:	460d      	mov	r5, r1
 800b76a:	4565      	cmp	r5, ip
 800b76c:	d30e      	bcc.n	800b78c <__mdiff+0xe8>
 800b76e:	f10c 0203 	add.w	r2, ip, #3
 800b772:	1a52      	subs	r2, r2, r1
 800b774:	f022 0203 	bic.w	r2, r2, #3
 800b778:	3903      	subs	r1, #3
 800b77a:	458c      	cmp	ip, r1
 800b77c:	bf38      	it	cc
 800b77e:	2200      	movcc	r2, #0
 800b780:	441a      	add	r2, r3
 800b782:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b786:	b17b      	cbz	r3, 800b7a8 <__mdiff+0x104>
 800b788:	6106      	str	r6, [r0, #16]
 800b78a:	e7a5      	b.n	800b6d8 <__mdiff+0x34>
 800b78c:	f855 8b04 	ldr.w	r8, [r5], #4
 800b790:	fa17 f488 	uxtah	r4, r7, r8
 800b794:	1422      	asrs	r2, r4, #16
 800b796:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b79a:	b2a4      	uxth	r4, r4
 800b79c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b7a0:	f84e 4b04 	str.w	r4, [lr], #4
 800b7a4:	1417      	asrs	r7, r2, #16
 800b7a6:	e7e0      	b.n	800b76a <__mdiff+0xc6>
 800b7a8:	3e01      	subs	r6, #1
 800b7aa:	e7ea      	b.n	800b782 <__mdiff+0xde>
 800b7ac:	0800df93 	.word	0x0800df93
 800b7b0:	0800e004 	.word	0x0800e004

0800b7b4 <__d2b>:
 800b7b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7b8:	4689      	mov	r9, r1
 800b7ba:	2101      	movs	r1, #1
 800b7bc:	ec57 6b10 	vmov	r6, r7, d0
 800b7c0:	4690      	mov	r8, r2
 800b7c2:	f7ff fcd5 	bl	800b170 <_Balloc>
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	b930      	cbnz	r0, 800b7d8 <__d2b+0x24>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	4b25      	ldr	r3, [pc, #148]	; (800b864 <__d2b+0xb0>)
 800b7ce:	4826      	ldr	r0, [pc, #152]	; (800b868 <__d2b+0xb4>)
 800b7d0:	f240 310a 	movw	r1, #778	; 0x30a
 800b7d4:	f000 fc20 	bl	800c018 <__assert_func>
 800b7d8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b7dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b7e0:	bb35      	cbnz	r5, 800b830 <__d2b+0x7c>
 800b7e2:	2e00      	cmp	r6, #0
 800b7e4:	9301      	str	r3, [sp, #4]
 800b7e6:	d028      	beq.n	800b83a <__d2b+0x86>
 800b7e8:	4668      	mov	r0, sp
 800b7ea:	9600      	str	r6, [sp, #0]
 800b7ec:	f7ff fd8c 	bl	800b308 <__lo0bits>
 800b7f0:	9900      	ldr	r1, [sp, #0]
 800b7f2:	b300      	cbz	r0, 800b836 <__d2b+0x82>
 800b7f4:	9a01      	ldr	r2, [sp, #4]
 800b7f6:	f1c0 0320 	rsb	r3, r0, #32
 800b7fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b7fe:	430b      	orrs	r3, r1
 800b800:	40c2      	lsrs	r2, r0
 800b802:	6163      	str	r3, [r4, #20]
 800b804:	9201      	str	r2, [sp, #4]
 800b806:	9b01      	ldr	r3, [sp, #4]
 800b808:	61a3      	str	r3, [r4, #24]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	bf14      	ite	ne
 800b80e:	2202      	movne	r2, #2
 800b810:	2201      	moveq	r2, #1
 800b812:	6122      	str	r2, [r4, #16]
 800b814:	b1d5      	cbz	r5, 800b84c <__d2b+0x98>
 800b816:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b81a:	4405      	add	r5, r0
 800b81c:	f8c9 5000 	str.w	r5, [r9]
 800b820:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b824:	f8c8 0000 	str.w	r0, [r8]
 800b828:	4620      	mov	r0, r4
 800b82a:	b003      	add	sp, #12
 800b82c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b830:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b834:	e7d5      	b.n	800b7e2 <__d2b+0x2e>
 800b836:	6161      	str	r1, [r4, #20]
 800b838:	e7e5      	b.n	800b806 <__d2b+0x52>
 800b83a:	a801      	add	r0, sp, #4
 800b83c:	f7ff fd64 	bl	800b308 <__lo0bits>
 800b840:	9b01      	ldr	r3, [sp, #4]
 800b842:	6163      	str	r3, [r4, #20]
 800b844:	2201      	movs	r2, #1
 800b846:	6122      	str	r2, [r4, #16]
 800b848:	3020      	adds	r0, #32
 800b84a:	e7e3      	b.n	800b814 <__d2b+0x60>
 800b84c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b850:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b854:	f8c9 0000 	str.w	r0, [r9]
 800b858:	6918      	ldr	r0, [r3, #16]
 800b85a:	f7ff fd35 	bl	800b2c8 <__hi0bits>
 800b85e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b862:	e7df      	b.n	800b824 <__d2b+0x70>
 800b864:	0800df93 	.word	0x0800df93
 800b868:	0800e004 	.word	0x0800e004

0800b86c <_calloc_r>:
 800b86c:	b513      	push	{r0, r1, r4, lr}
 800b86e:	434a      	muls	r2, r1
 800b870:	4611      	mov	r1, r2
 800b872:	9201      	str	r2, [sp, #4]
 800b874:	f000 f85a 	bl	800b92c <_malloc_r>
 800b878:	4604      	mov	r4, r0
 800b87a:	b118      	cbz	r0, 800b884 <_calloc_r+0x18>
 800b87c:	9a01      	ldr	r2, [sp, #4]
 800b87e:	2100      	movs	r1, #0
 800b880:	f7fd fdf2 	bl	8009468 <memset>
 800b884:	4620      	mov	r0, r4
 800b886:	b002      	add	sp, #8
 800b888:	bd10      	pop	{r4, pc}
	...

0800b88c <_free_r>:
 800b88c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b88e:	2900      	cmp	r1, #0
 800b890:	d048      	beq.n	800b924 <_free_r+0x98>
 800b892:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b896:	9001      	str	r0, [sp, #4]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	f1a1 0404 	sub.w	r4, r1, #4
 800b89e:	bfb8      	it	lt
 800b8a0:	18e4      	addlt	r4, r4, r3
 800b8a2:	f000 fc59 	bl	800c158 <__malloc_lock>
 800b8a6:	4a20      	ldr	r2, [pc, #128]	; (800b928 <_free_r+0x9c>)
 800b8a8:	9801      	ldr	r0, [sp, #4]
 800b8aa:	6813      	ldr	r3, [r2, #0]
 800b8ac:	4615      	mov	r5, r2
 800b8ae:	b933      	cbnz	r3, 800b8be <_free_r+0x32>
 800b8b0:	6063      	str	r3, [r4, #4]
 800b8b2:	6014      	str	r4, [r2, #0]
 800b8b4:	b003      	add	sp, #12
 800b8b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b8ba:	f000 bc53 	b.w	800c164 <__malloc_unlock>
 800b8be:	42a3      	cmp	r3, r4
 800b8c0:	d90b      	bls.n	800b8da <_free_r+0x4e>
 800b8c2:	6821      	ldr	r1, [r4, #0]
 800b8c4:	1862      	adds	r2, r4, r1
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	bf04      	itt	eq
 800b8ca:	681a      	ldreq	r2, [r3, #0]
 800b8cc:	685b      	ldreq	r3, [r3, #4]
 800b8ce:	6063      	str	r3, [r4, #4]
 800b8d0:	bf04      	itt	eq
 800b8d2:	1852      	addeq	r2, r2, r1
 800b8d4:	6022      	streq	r2, [r4, #0]
 800b8d6:	602c      	str	r4, [r5, #0]
 800b8d8:	e7ec      	b.n	800b8b4 <_free_r+0x28>
 800b8da:	461a      	mov	r2, r3
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	b10b      	cbz	r3, 800b8e4 <_free_r+0x58>
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	d9fa      	bls.n	800b8da <_free_r+0x4e>
 800b8e4:	6811      	ldr	r1, [r2, #0]
 800b8e6:	1855      	adds	r5, r2, r1
 800b8e8:	42a5      	cmp	r5, r4
 800b8ea:	d10b      	bne.n	800b904 <_free_r+0x78>
 800b8ec:	6824      	ldr	r4, [r4, #0]
 800b8ee:	4421      	add	r1, r4
 800b8f0:	1854      	adds	r4, r2, r1
 800b8f2:	42a3      	cmp	r3, r4
 800b8f4:	6011      	str	r1, [r2, #0]
 800b8f6:	d1dd      	bne.n	800b8b4 <_free_r+0x28>
 800b8f8:	681c      	ldr	r4, [r3, #0]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	6053      	str	r3, [r2, #4]
 800b8fe:	4421      	add	r1, r4
 800b900:	6011      	str	r1, [r2, #0]
 800b902:	e7d7      	b.n	800b8b4 <_free_r+0x28>
 800b904:	d902      	bls.n	800b90c <_free_r+0x80>
 800b906:	230c      	movs	r3, #12
 800b908:	6003      	str	r3, [r0, #0]
 800b90a:	e7d3      	b.n	800b8b4 <_free_r+0x28>
 800b90c:	6825      	ldr	r5, [r4, #0]
 800b90e:	1961      	adds	r1, r4, r5
 800b910:	428b      	cmp	r3, r1
 800b912:	bf04      	itt	eq
 800b914:	6819      	ldreq	r1, [r3, #0]
 800b916:	685b      	ldreq	r3, [r3, #4]
 800b918:	6063      	str	r3, [r4, #4]
 800b91a:	bf04      	itt	eq
 800b91c:	1949      	addeq	r1, r1, r5
 800b91e:	6021      	streq	r1, [r4, #0]
 800b920:	6054      	str	r4, [r2, #4]
 800b922:	e7c7      	b.n	800b8b4 <_free_r+0x28>
 800b924:	b003      	add	sp, #12
 800b926:	bd30      	pop	{r4, r5, pc}
 800b928:	200007d0 	.word	0x200007d0

0800b92c <_malloc_r>:
 800b92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b92e:	1ccd      	adds	r5, r1, #3
 800b930:	f025 0503 	bic.w	r5, r5, #3
 800b934:	3508      	adds	r5, #8
 800b936:	2d0c      	cmp	r5, #12
 800b938:	bf38      	it	cc
 800b93a:	250c      	movcc	r5, #12
 800b93c:	2d00      	cmp	r5, #0
 800b93e:	4606      	mov	r6, r0
 800b940:	db01      	blt.n	800b946 <_malloc_r+0x1a>
 800b942:	42a9      	cmp	r1, r5
 800b944:	d903      	bls.n	800b94e <_malloc_r+0x22>
 800b946:	230c      	movs	r3, #12
 800b948:	6033      	str	r3, [r6, #0]
 800b94a:	2000      	movs	r0, #0
 800b94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b94e:	f000 fc03 	bl	800c158 <__malloc_lock>
 800b952:	4921      	ldr	r1, [pc, #132]	; (800b9d8 <_malloc_r+0xac>)
 800b954:	680a      	ldr	r2, [r1, #0]
 800b956:	4614      	mov	r4, r2
 800b958:	b99c      	cbnz	r4, 800b982 <_malloc_r+0x56>
 800b95a:	4f20      	ldr	r7, [pc, #128]	; (800b9dc <_malloc_r+0xb0>)
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	b923      	cbnz	r3, 800b96a <_malloc_r+0x3e>
 800b960:	4621      	mov	r1, r4
 800b962:	4630      	mov	r0, r6
 800b964:	f000 faf2 	bl	800bf4c <_sbrk_r>
 800b968:	6038      	str	r0, [r7, #0]
 800b96a:	4629      	mov	r1, r5
 800b96c:	4630      	mov	r0, r6
 800b96e:	f000 faed 	bl	800bf4c <_sbrk_r>
 800b972:	1c43      	adds	r3, r0, #1
 800b974:	d123      	bne.n	800b9be <_malloc_r+0x92>
 800b976:	230c      	movs	r3, #12
 800b978:	6033      	str	r3, [r6, #0]
 800b97a:	4630      	mov	r0, r6
 800b97c:	f000 fbf2 	bl	800c164 <__malloc_unlock>
 800b980:	e7e3      	b.n	800b94a <_malloc_r+0x1e>
 800b982:	6823      	ldr	r3, [r4, #0]
 800b984:	1b5b      	subs	r3, r3, r5
 800b986:	d417      	bmi.n	800b9b8 <_malloc_r+0x8c>
 800b988:	2b0b      	cmp	r3, #11
 800b98a:	d903      	bls.n	800b994 <_malloc_r+0x68>
 800b98c:	6023      	str	r3, [r4, #0]
 800b98e:	441c      	add	r4, r3
 800b990:	6025      	str	r5, [r4, #0]
 800b992:	e004      	b.n	800b99e <_malloc_r+0x72>
 800b994:	6863      	ldr	r3, [r4, #4]
 800b996:	42a2      	cmp	r2, r4
 800b998:	bf0c      	ite	eq
 800b99a:	600b      	streq	r3, [r1, #0]
 800b99c:	6053      	strne	r3, [r2, #4]
 800b99e:	4630      	mov	r0, r6
 800b9a0:	f000 fbe0 	bl	800c164 <__malloc_unlock>
 800b9a4:	f104 000b 	add.w	r0, r4, #11
 800b9a8:	1d23      	adds	r3, r4, #4
 800b9aa:	f020 0007 	bic.w	r0, r0, #7
 800b9ae:	1ac2      	subs	r2, r0, r3
 800b9b0:	d0cc      	beq.n	800b94c <_malloc_r+0x20>
 800b9b2:	1a1b      	subs	r3, r3, r0
 800b9b4:	50a3      	str	r3, [r4, r2]
 800b9b6:	e7c9      	b.n	800b94c <_malloc_r+0x20>
 800b9b8:	4622      	mov	r2, r4
 800b9ba:	6864      	ldr	r4, [r4, #4]
 800b9bc:	e7cc      	b.n	800b958 <_malloc_r+0x2c>
 800b9be:	1cc4      	adds	r4, r0, #3
 800b9c0:	f024 0403 	bic.w	r4, r4, #3
 800b9c4:	42a0      	cmp	r0, r4
 800b9c6:	d0e3      	beq.n	800b990 <_malloc_r+0x64>
 800b9c8:	1a21      	subs	r1, r4, r0
 800b9ca:	4630      	mov	r0, r6
 800b9cc:	f000 fabe 	bl	800bf4c <_sbrk_r>
 800b9d0:	3001      	adds	r0, #1
 800b9d2:	d1dd      	bne.n	800b990 <_malloc_r+0x64>
 800b9d4:	e7cf      	b.n	800b976 <_malloc_r+0x4a>
 800b9d6:	bf00      	nop
 800b9d8:	200007d0 	.word	0x200007d0
 800b9dc:	200007d4 	.word	0x200007d4

0800b9e0 <__ssputs_r>:
 800b9e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e4:	688e      	ldr	r6, [r1, #8]
 800b9e6:	429e      	cmp	r6, r3
 800b9e8:	4682      	mov	sl, r0
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	4690      	mov	r8, r2
 800b9ee:	461f      	mov	r7, r3
 800b9f0:	d838      	bhi.n	800ba64 <__ssputs_r+0x84>
 800b9f2:	898a      	ldrh	r2, [r1, #12]
 800b9f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9f8:	d032      	beq.n	800ba60 <__ssputs_r+0x80>
 800b9fa:	6825      	ldr	r5, [r4, #0]
 800b9fc:	6909      	ldr	r1, [r1, #16]
 800b9fe:	eba5 0901 	sub.w	r9, r5, r1
 800ba02:	6965      	ldr	r5, [r4, #20]
 800ba04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	444b      	add	r3, r9
 800ba10:	106d      	asrs	r5, r5, #1
 800ba12:	429d      	cmp	r5, r3
 800ba14:	bf38      	it	cc
 800ba16:	461d      	movcc	r5, r3
 800ba18:	0553      	lsls	r3, r2, #21
 800ba1a:	d531      	bpl.n	800ba80 <__ssputs_r+0xa0>
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	f7ff ff85 	bl	800b92c <_malloc_r>
 800ba22:	4606      	mov	r6, r0
 800ba24:	b950      	cbnz	r0, 800ba3c <__ssputs_r+0x5c>
 800ba26:	230c      	movs	r3, #12
 800ba28:	f8ca 3000 	str.w	r3, [sl]
 800ba2c:	89a3      	ldrh	r3, [r4, #12]
 800ba2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba32:	81a3      	strh	r3, [r4, #12]
 800ba34:	f04f 30ff 	mov.w	r0, #4294967295
 800ba38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba3c:	6921      	ldr	r1, [r4, #16]
 800ba3e:	464a      	mov	r2, r9
 800ba40:	f7fd fd04 	bl	800944c <memcpy>
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	6126      	str	r6, [r4, #16]
 800ba52:	6165      	str	r5, [r4, #20]
 800ba54:	444e      	add	r6, r9
 800ba56:	eba5 0509 	sub.w	r5, r5, r9
 800ba5a:	6026      	str	r6, [r4, #0]
 800ba5c:	60a5      	str	r5, [r4, #8]
 800ba5e:	463e      	mov	r6, r7
 800ba60:	42be      	cmp	r6, r7
 800ba62:	d900      	bls.n	800ba66 <__ssputs_r+0x86>
 800ba64:	463e      	mov	r6, r7
 800ba66:	4632      	mov	r2, r6
 800ba68:	6820      	ldr	r0, [r4, #0]
 800ba6a:	4641      	mov	r1, r8
 800ba6c:	f000 fb5a 	bl	800c124 <memmove>
 800ba70:	68a3      	ldr	r3, [r4, #8]
 800ba72:	6822      	ldr	r2, [r4, #0]
 800ba74:	1b9b      	subs	r3, r3, r6
 800ba76:	4432      	add	r2, r6
 800ba78:	60a3      	str	r3, [r4, #8]
 800ba7a:	6022      	str	r2, [r4, #0]
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e7db      	b.n	800ba38 <__ssputs_r+0x58>
 800ba80:	462a      	mov	r2, r5
 800ba82:	f000 fb75 	bl	800c170 <_realloc_r>
 800ba86:	4606      	mov	r6, r0
 800ba88:	2800      	cmp	r0, #0
 800ba8a:	d1e1      	bne.n	800ba50 <__ssputs_r+0x70>
 800ba8c:	6921      	ldr	r1, [r4, #16]
 800ba8e:	4650      	mov	r0, sl
 800ba90:	f7ff fefc 	bl	800b88c <_free_r>
 800ba94:	e7c7      	b.n	800ba26 <__ssputs_r+0x46>
	...

0800ba98 <_svfiprintf_r>:
 800ba98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba9c:	4698      	mov	r8, r3
 800ba9e:	898b      	ldrh	r3, [r1, #12]
 800baa0:	061b      	lsls	r3, r3, #24
 800baa2:	b09d      	sub	sp, #116	; 0x74
 800baa4:	4607      	mov	r7, r0
 800baa6:	460d      	mov	r5, r1
 800baa8:	4614      	mov	r4, r2
 800baaa:	d50e      	bpl.n	800baca <_svfiprintf_r+0x32>
 800baac:	690b      	ldr	r3, [r1, #16]
 800baae:	b963      	cbnz	r3, 800baca <_svfiprintf_r+0x32>
 800bab0:	2140      	movs	r1, #64	; 0x40
 800bab2:	f7ff ff3b 	bl	800b92c <_malloc_r>
 800bab6:	6028      	str	r0, [r5, #0]
 800bab8:	6128      	str	r0, [r5, #16]
 800baba:	b920      	cbnz	r0, 800bac6 <_svfiprintf_r+0x2e>
 800babc:	230c      	movs	r3, #12
 800babe:	603b      	str	r3, [r7, #0]
 800bac0:	f04f 30ff 	mov.w	r0, #4294967295
 800bac4:	e0d1      	b.n	800bc6a <_svfiprintf_r+0x1d2>
 800bac6:	2340      	movs	r3, #64	; 0x40
 800bac8:	616b      	str	r3, [r5, #20]
 800baca:	2300      	movs	r3, #0
 800bacc:	9309      	str	r3, [sp, #36]	; 0x24
 800bace:	2320      	movs	r3, #32
 800bad0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bad4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bad8:	2330      	movs	r3, #48	; 0x30
 800bada:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bc84 <_svfiprintf_r+0x1ec>
 800bade:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bae2:	f04f 0901 	mov.w	r9, #1
 800bae6:	4623      	mov	r3, r4
 800bae8:	469a      	mov	sl, r3
 800baea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baee:	b10a      	cbz	r2, 800baf4 <_svfiprintf_r+0x5c>
 800baf0:	2a25      	cmp	r2, #37	; 0x25
 800baf2:	d1f9      	bne.n	800bae8 <_svfiprintf_r+0x50>
 800baf4:	ebba 0b04 	subs.w	fp, sl, r4
 800baf8:	d00b      	beq.n	800bb12 <_svfiprintf_r+0x7a>
 800bafa:	465b      	mov	r3, fp
 800bafc:	4622      	mov	r2, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	4638      	mov	r0, r7
 800bb02:	f7ff ff6d 	bl	800b9e0 <__ssputs_r>
 800bb06:	3001      	adds	r0, #1
 800bb08:	f000 80aa 	beq.w	800bc60 <_svfiprintf_r+0x1c8>
 800bb0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb0e:	445a      	add	r2, fp
 800bb10:	9209      	str	r2, [sp, #36]	; 0x24
 800bb12:	f89a 3000 	ldrb.w	r3, [sl]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	f000 80a2 	beq.w	800bc60 <_svfiprintf_r+0x1c8>
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f04f 32ff 	mov.w	r2, #4294967295
 800bb22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb26:	f10a 0a01 	add.w	sl, sl, #1
 800bb2a:	9304      	str	r3, [sp, #16]
 800bb2c:	9307      	str	r3, [sp, #28]
 800bb2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb32:	931a      	str	r3, [sp, #104]	; 0x68
 800bb34:	4654      	mov	r4, sl
 800bb36:	2205      	movs	r2, #5
 800bb38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb3c:	4851      	ldr	r0, [pc, #324]	; (800bc84 <_svfiprintf_r+0x1ec>)
 800bb3e:	f7f4 fb4f 	bl	80001e0 <memchr>
 800bb42:	9a04      	ldr	r2, [sp, #16]
 800bb44:	b9d8      	cbnz	r0, 800bb7e <_svfiprintf_r+0xe6>
 800bb46:	06d0      	lsls	r0, r2, #27
 800bb48:	bf44      	itt	mi
 800bb4a:	2320      	movmi	r3, #32
 800bb4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb50:	0711      	lsls	r1, r2, #28
 800bb52:	bf44      	itt	mi
 800bb54:	232b      	movmi	r3, #43	; 0x2b
 800bb56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb5e:	2b2a      	cmp	r3, #42	; 0x2a
 800bb60:	d015      	beq.n	800bb8e <_svfiprintf_r+0xf6>
 800bb62:	9a07      	ldr	r2, [sp, #28]
 800bb64:	4654      	mov	r4, sl
 800bb66:	2000      	movs	r0, #0
 800bb68:	f04f 0c0a 	mov.w	ip, #10
 800bb6c:	4621      	mov	r1, r4
 800bb6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb72:	3b30      	subs	r3, #48	; 0x30
 800bb74:	2b09      	cmp	r3, #9
 800bb76:	d94e      	bls.n	800bc16 <_svfiprintf_r+0x17e>
 800bb78:	b1b0      	cbz	r0, 800bba8 <_svfiprintf_r+0x110>
 800bb7a:	9207      	str	r2, [sp, #28]
 800bb7c:	e014      	b.n	800bba8 <_svfiprintf_r+0x110>
 800bb7e:	eba0 0308 	sub.w	r3, r0, r8
 800bb82:	fa09 f303 	lsl.w	r3, r9, r3
 800bb86:	4313      	orrs	r3, r2
 800bb88:	9304      	str	r3, [sp, #16]
 800bb8a:	46a2      	mov	sl, r4
 800bb8c:	e7d2      	b.n	800bb34 <_svfiprintf_r+0x9c>
 800bb8e:	9b03      	ldr	r3, [sp, #12]
 800bb90:	1d19      	adds	r1, r3, #4
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	9103      	str	r1, [sp, #12]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	bfbb      	ittet	lt
 800bb9a:	425b      	neglt	r3, r3
 800bb9c:	f042 0202 	orrlt.w	r2, r2, #2
 800bba0:	9307      	strge	r3, [sp, #28]
 800bba2:	9307      	strlt	r3, [sp, #28]
 800bba4:	bfb8      	it	lt
 800bba6:	9204      	strlt	r2, [sp, #16]
 800bba8:	7823      	ldrb	r3, [r4, #0]
 800bbaa:	2b2e      	cmp	r3, #46	; 0x2e
 800bbac:	d10c      	bne.n	800bbc8 <_svfiprintf_r+0x130>
 800bbae:	7863      	ldrb	r3, [r4, #1]
 800bbb0:	2b2a      	cmp	r3, #42	; 0x2a
 800bbb2:	d135      	bne.n	800bc20 <_svfiprintf_r+0x188>
 800bbb4:	9b03      	ldr	r3, [sp, #12]
 800bbb6:	1d1a      	adds	r2, r3, #4
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	9203      	str	r2, [sp, #12]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	bfb8      	it	lt
 800bbc0:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbc4:	3402      	adds	r4, #2
 800bbc6:	9305      	str	r3, [sp, #20]
 800bbc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bc94 <_svfiprintf_r+0x1fc>
 800bbcc:	7821      	ldrb	r1, [r4, #0]
 800bbce:	2203      	movs	r2, #3
 800bbd0:	4650      	mov	r0, sl
 800bbd2:	f7f4 fb05 	bl	80001e0 <memchr>
 800bbd6:	b140      	cbz	r0, 800bbea <_svfiprintf_r+0x152>
 800bbd8:	2340      	movs	r3, #64	; 0x40
 800bbda:	eba0 000a 	sub.w	r0, r0, sl
 800bbde:	fa03 f000 	lsl.w	r0, r3, r0
 800bbe2:	9b04      	ldr	r3, [sp, #16]
 800bbe4:	4303      	orrs	r3, r0
 800bbe6:	3401      	adds	r4, #1
 800bbe8:	9304      	str	r3, [sp, #16]
 800bbea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbee:	4826      	ldr	r0, [pc, #152]	; (800bc88 <_svfiprintf_r+0x1f0>)
 800bbf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbf4:	2206      	movs	r2, #6
 800bbf6:	f7f4 faf3 	bl	80001e0 <memchr>
 800bbfa:	2800      	cmp	r0, #0
 800bbfc:	d038      	beq.n	800bc70 <_svfiprintf_r+0x1d8>
 800bbfe:	4b23      	ldr	r3, [pc, #140]	; (800bc8c <_svfiprintf_r+0x1f4>)
 800bc00:	bb1b      	cbnz	r3, 800bc4a <_svfiprintf_r+0x1b2>
 800bc02:	9b03      	ldr	r3, [sp, #12]
 800bc04:	3307      	adds	r3, #7
 800bc06:	f023 0307 	bic.w	r3, r3, #7
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	9303      	str	r3, [sp, #12]
 800bc0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc10:	4433      	add	r3, r6
 800bc12:	9309      	str	r3, [sp, #36]	; 0x24
 800bc14:	e767      	b.n	800bae6 <_svfiprintf_r+0x4e>
 800bc16:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc1a:	460c      	mov	r4, r1
 800bc1c:	2001      	movs	r0, #1
 800bc1e:	e7a5      	b.n	800bb6c <_svfiprintf_r+0xd4>
 800bc20:	2300      	movs	r3, #0
 800bc22:	3401      	adds	r4, #1
 800bc24:	9305      	str	r3, [sp, #20]
 800bc26:	4619      	mov	r1, r3
 800bc28:	f04f 0c0a 	mov.w	ip, #10
 800bc2c:	4620      	mov	r0, r4
 800bc2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc32:	3a30      	subs	r2, #48	; 0x30
 800bc34:	2a09      	cmp	r2, #9
 800bc36:	d903      	bls.n	800bc40 <_svfiprintf_r+0x1a8>
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d0c5      	beq.n	800bbc8 <_svfiprintf_r+0x130>
 800bc3c:	9105      	str	r1, [sp, #20]
 800bc3e:	e7c3      	b.n	800bbc8 <_svfiprintf_r+0x130>
 800bc40:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc44:	4604      	mov	r4, r0
 800bc46:	2301      	movs	r3, #1
 800bc48:	e7f0      	b.n	800bc2c <_svfiprintf_r+0x194>
 800bc4a:	ab03      	add	r3, sp, #12
 800bc4c:	9300      	str	r3, [sp, #0]
 800bc4e:	462a      	mov	r2, r5
 800bc50:	4b0f      	ldr	r3, [pc, #60]	; (800bc90 <_svfiprintf_r+0x1f8>)
 800bc52:	a904      	add	r1, sp, #16
 800bc54:	4638      	mov	r0, r7
 800bc56:	f7fd fcaf 	bl	80095b8 <_printf_float>
 800bc5a:	1c42      	adds	r2, r0, #1
 800bc5c:	4606      	mov	r6, r0
 800bc5e:	d1d6      	bne.n	800bc0e <_svfiprintf_r+0x176>
 800bc60:	89ab      	ldrh	r3, [r5, #12]
 800bc62:	065b      	lsls	r3, r3, #25
 800bc64:	f53f af2c 	bmi.w	800bac0 <_svfiprintf_r+0x28>
 800bc68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc6a:	b01d      	add	sp, #116	; 0x74
 800bc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc70:	ab03      	add	r3, sp, #12
 800bc72:	9300      	str	r3, [sp, #0]
 800bc74:	462a      	mov	r2, r5
 800bc76:	4b06      	ldr	r3, [pc, #24]	; (800bc90 <_svfiprintf_r+0x1f8>)
 800bc78:	a904      	add	r1, sp, #16
 800bc7a:	4638      	mov	r0, r7
 800bc7c:	f7fd ff40 	bl	8009b00 <_printf_i>
 800bc80:	e7eb      	b.n	800bc5a <_svfiprintf_r+0x1c2>
 800bc82:	bf00      	nop
 800bc84:	0800e164 	.word	0x0800e164
 800bc88:	0800e16e 	.word	0x0800e16e
 800bc8c:	080095b9 	.word	0x080095b9
 800bc90:	0800b9e1 	.word	0x0800b9e1
 800bc94:	0800e16a 	.word	0x0800e16a

0800bc98 <__sfputc_r>:
 800bc98:	6893      	ldr	r3, [r2, #8]
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	b410      	push	{r4}
 800bca0:	6093      	str	r3, [r2, #8]
 800bca2:	da08      	bge.n	800bcb6 <__sfputc_r+0x1e>
 800bca4:	6994      	ldr	r4, [r2, #24]
 800bca6:	42a3      	cmp	r3, r4
 800bca8:	db01      	blt.n	800bcae <__sfputc_r+0x16>
 800bcaa:	290a      	cmp	r1, #10
 800bcac:	d103      	bne.n	800bcb6 <__sfputc_r+0x1e>
 800bcae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcb2:	f7fe b8f9 	b.w	8009ea8 <__swbuf_r>
 800bcb6:	6813      	ldr	r3, [r2, #0]
 800bcb8:	1c58      	adds	r0, r3, #1
 800bcba:	6010      	str	r0, [r2, #0]
 800bcbc:	7019      	strb	r1, [r3, #0]
 800bcbe:	4608      	mov	r0, r1
 800bcc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <__sfputs_r>:
 800bcc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcc8:	4606      	mov	r6, r0
 800bcca:	460f      	mov	r7, r1
 800bccc:	4614      	mov	r4, r2
 800bcce:	18d5      	adds	r5, r2, r3
 800bcd0:	42ac      	cmp	r4, r5
 800bcd2:	d101      	bne.n	800bcd8 <__sfputs_r+0x12>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	e007      	b.n	800bce8 <__sfputs_r+0x22>
 800bcd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcdc:	463a      	mov	r2, r7
 800bcde:	4630      	mov	r0, r6
 800bce0:	f7ff ffda 	bl	800bc98 <__sfputc_r>
 800bce4:	1c43      	adds	r3, r0, #1
 800bce6:	d1f3      	bne.n	800bcd0 <__sfputs_r+0xa>
 800bce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcec <_vfiprintf_r>:
 800bcec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf0:	460d      	mov	r5, r1
 800bcf2:	b09d      	sub	sp, #116	; 0x74
 800bcf4:	4614      	mov	r4, r2
 800bcf6:	4698      	mov	r8, r3
 800bcf8:	4606      	mov	r6, r0
 800bcfa:	b118      	cbz	r0, 800bd04 <_vfiprintf_r+0x18>
 800bcfc:	6983      	ldr	r3, [r0, #24]
 800bcfe:	b90b      	cbnz	r3, 800bd04 <_vfiprintf_r+0x18>
 800bd00:	f7ff f924 	bl	800af4c <__sinit>
 800bd04:	4b89      	ldr	r3, [pc, #548]	; (800bf2c <_vfiprintf_r+0x240>)
 800bd06:	429d      	cmp	r5, r3
 800bd08:	d11b      	bne.n	800bd42 <_vfiprintf_r+0x56>
 800bd0a:	6875      	ldr	r5, [r6, #4]
 800bd0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd0e:	07d9      	lsls	r1, r3, #31
 800bd10:	d405      	bmi.n	800bd1e <_vfiprintf_r+0x32>
 800bd12:	89ab      	ldrh	r3, [r5, #12]
 800bd14:	059a      	lsls	r2, r3, #22
 800bd16:	d402      	bmi.n	800bd1e <_vfiprintf_r+0x32>
 800bd18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd1a:	f7ff f9ba 	bl	800b092 <__retarget_lock_acquire_recursive>
 800bd1e:	89ab      	ldrh	r3, [r5, #12]
 800bd20:	071b      	lsls	r3, r3, #28
 800bd22:	d501      	bpl.n	800bd28 <_vfiprintf_r+0x3c>
 800bd24:	692b      	ldr	r3, [r5, #16]
 800bd26:	b9eb      	cbnz	r3, 800bd64 <_vfiprintf_r+0x78>
 800bd28:	4629      	mov	r1, r5
 800bd2a:	4630      	mov	r0, r6
 800bd2c:	f7fe f90e 	bl	8009f4c <__swsetup_r>
 800bd30:	b1c0      	cbz	r0, 800bd64 <_vfiprintf_r+0x78>
 800bd32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd34:	07dc      	lsls	r4, r3, #31
 800bd36:	d50e      	bpl.n	800bd56 <_vfiprintf_r+0x6a>
 800bd38:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3c:	b01d      	add	sp, #116	; 0x74
 800bd3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd42:	4b7b      	ldr	r3, [pc, #492]	; (800bf30 <_vfiprintf_r+0x244>)
 800bd44:	429d      	cmp	r5, r3
 800bd46:	d101      	bne.n	800bd4c <_vfiprintf_r+0x60>
 800bd48:	68b5      	ldr	r5, [r6, #8]
 800bd4a:	e7df      	b.n	800bd0c <_vfiprintf_r+0x20>
 800bd4c:	4b79      	ldr	r3, [pc, #484]	; (800bf34 <_vfiprintf_r+0x248>)
 800bd4e:	429d      	cmp	r5, r3
 800bd50:	bf08      	it	eq
 800bd52:	68f5      	ldreq	r5, [r6, #12]
 800bd54:	e7da      	b.n	800bd0c <_vfiprintf_r+0x20>
 800bd56:	89ab      	ldrh	r3, [r5, #12]
 800bd58:	0598      	lsls	r0, r3, #22
 800bd5a:	d4ed      	bmi.n	800bd38 <_vfiprintf_r+0x4c>
 800bd5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd5e:	f7ff f999 	bl	800b094 <__retarget_lock_release_recursive>
 800bd62:	e7e9      	b.n	800bd38 <_vfiprintf_r+0x4c>
 800bd64:	2300      	movs	r3, #0
 800bd66:	9309      	str	r3, [sp, #36]	; 0x24
 800bd68:	2320      	movs	r3, #32
 800bd6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd72:	2330      	movs	r3, #48	; 0x30
 800bd74:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf38 <_vfiprintf_r+0x24c>
 800bd78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd7c:	f04f 0901 	mov.w	r9, #1
 800bd80:	4623      	mov	r3, r4
 800bd82:	469a      	mov	sl, r3
 800bd84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd88:	b10a      	cbz	r2, 800bd8e <_vfiprintf_r+0xa2>
 800bd8a:	2a25      	cmp	r2, #37	; 0x25
 800bd8c:	d1f9      	bne.n	800bd82 <_vfiprintf_r+0x96>
 800bd8e:	ebba 0b04 	subs.w	fp, sl, r4
 800bd92:	d00b      	beq.n	800bdac <_vfiprintf_r+0xc0>
 800bd94:	465b      	mov	r3, fp
 800bd96:	4622      	mov	r2, r4
 800bd98:	4629      	mov	r1, r5
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	f7ff ff93 	bl	800bcc6 <__sfputs_r>
 800bda0:	3001      	adds	r0, #1
 800bda2:	f000 80aa 	beq.w	800befa <_vfiprintf_r+0x20e>
 800bda6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bda8:	445a      	add	r2, fp
 800bdaa:	9209      	str	r2, [sp, #36]	; 0x24
 800bdac:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f000 80a2 	beq.w	800befa <_vfiprintf_r+0x20e>
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	f04f 32ff 	mov.w	r2, #4294967295
 800bdbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdc0:	f10a 0a01 	add.w	sl, sl, #1
 800bdc4:	9304      	str	r3, [sp, #16]
 800bdc6:	9307      	str	r3, [sp, #28]
 800bdc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdcc:	931a      	str	r3, [sp, #104]	; 0x68
 800bdce:	4654      	mov	r4, sl
 800bdd0:	2205      	movs	r2, #5
 800bdd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdd6:	4858      	ldr	r0, [pc, #352]	; (800bf38 <_vfiprintf_r+0x24c>)
 800bdd8:	f7f4 fa02 	bl	80001e0 <memchr>
 800bddc:	9a04      	ldr	r2, [sp, #16]
 800bdde:	b9d8      	cbnz	r0, 800be18 <_vfiprintf_r+0x12c>
 800bde0:	06d1      	lsls	r1, r2, #27
 800bde2:	bf44      	itt	mi
 800bde4:	2320      	movmi	r3, #32
 800bde6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdea:	0713      	lsls	r3, r2, #28
 800bdec:	bf44      	itt	mi
 800bdee:	232b      	movmi	r3, #43	; 0x2b
 800bdf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdf4:	f89a 3000 	ldrb.w	r3, [sl]
 800bdf8:	2b2a      	cmp	r3, #42	; 0x2a
 800bdfa:	d015      	beq.n	800be28 <_vfiprintf_r+0x13c>
 800bdfc:	9a07      	ldr	r2, [sp, #28]
 800bdfe:	4654      	mov	r4, sl
 800be00:	2000      	movs	r0, #0
 800be02:	f04f 0c0a 	mov.w	ip, #10
 800be06:	4621      	mov	r1, r4
 800be08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be0c:	3b30      	subs	r3, #48	; 0x30
 800be0e:	2b09      	cmp	r3, #9
 800be10:	d94e      	bls.n	800beb0 <_vfiprintf_r+0x1c4>
 800be12:	b1b0      	cbz	r0, 800be42 <_vfiprintf_r+0x156>
 800be14:	9207      	str	r2, [sp, #28]
 800be16:	e014      	b.n	800be42 <_vfiprintf_r+0x156>
 800be18:	eba0 0308 	sub.w	r3, r0, r8
 800be1c:	fa09 f303 	lsl.w	r3, r9, r3
 800be20:	4313      	orrs	r3, r2
 800be22:	9304      	str	r3, [sp, #16]
 800be24:	46a2      	mov	sl, r4
 800be26:	e7d2      	b.n	800bdce <_vfiprintf_r+0xe2>
 800be28:	9b03      	ldr	r3, [sp, #12]
 800be2a:	1d19      	adds	r1, r3, #4
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	9103      	str	r1, [sp, #12]
 800be30:	2b00      	cmp	r3, #0
 800be32:	bfbb      	ittet	lt
 800be34:	425b      	neglt	r3, r3
 800be36:	f042 0202 	orrlt.w	r2, r2, #2
 800be3a:	9307      	strge	r3, [sp, #28]
 800be3c:	9307      	strlt	r3, [sp, #28]
 800be3e:	bfb8      	it	lt
 800be40:	9204      	strlt	r2, [sp, #16]
 800be42:	7823      	ldrb	r3, [r4, #0]
 800be44:	2b2e      	cmp	r3, #46	; 0x2e
 800be46:	d10c      	bne.n	800be62 <_vfiprintf_r+0x176>
 800be48:	7863      	ldrb	r3, [r4, #1]
 800be4a:	2b2a      	cmp	r3, #42	; 0x2a
 800be4c:	d135      	bne.n	800beba <_vfiprintf_r+0x1ce>
 800be4e:	9b03      	ldr	r3, [sp, #12]
 800be50:	1d1a      	adds	r2, r3, #4
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	9203      	str	r2, [sp, #12]
 800be56:	2b00      	cmp	r3, #0
 800be58:	bfb8      	it	lt
 800be5a:	f04f 33ff 	movlt.w	r3, #4294967295
 800be5e:	3402      	adds	r4, #2
 800be60:	9305      	str	r3, [sp, #20]
 800be62:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf48 <_vfiprintf_r+0x25c>
 800be66:	7821      	ldrb	r1, [r4, #0]
 800be68:	2203      	movs	r2, #3
 800be6a:	4650      	mov	r0, sl
 800be6c:	f7f4 f9b8 	bl	80001e0 <memchr>
 800be70:	b140      	cbz	r0, 800be84 <_vfiprintf_r+0x198>
 800be72:	2340      	movs	r3, #64	; 0x40
 800be74:	eba0 000a 	sub.w	r0, r0, sl
 800be78:	fa03 f000 	lsl.w	r0, r3, r0
 800be7c:	9b04      	ldr	r3, [sp, #16]
 800be7e:	4303      	orrs	r3, r0
 800be80:	3401      	adds	r4, #1
 800be82:	9304      	str	r3, [sp, #16]
 800be84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be88:	482c      	ldr	r0, [pc, #176]	; (800bf3c <_vfiprintf_r+0x250>)
 800be8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be8e:	2206      	movs	r2, #6
 800be90:	f7f4 f9a6 	bl	80001e0 <memchr>
 800be94:	2800      	cmp	r0, #0
 800be96:	d03f      	beq.n	800bf18 <_vfiprintf_r+0x22c>
 800be98:	4b29      	ldr	r3, [pc, #164]	; (800bf40 <_vfiprintf_r+0x254>)
 800be9a:	bb1b      	cbnz	r3, 800bee4 <_vfiprintf_r+0x1f8>
 800be9c:	9b03      	ldr	r3, [sp, #12]
 800be9e:	3307      	adds	r3, #7
 800bea0:	f023 0307 	bic.w	r3, r3, #7
 800bea4:	3308      	adds	r3, #8
 800bea6:	9303      	str	r3, [sp, #12]
 800bea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beaa:	443b      	add	r3, r7
 800beac:	9309      	str	r3, [sp, #36]	; 0x24
 800beae:	e767      	b.n	800bd80 <_vfiprintf_r+0x94>
 800beb0:	fb0c 3202 	mla	r2, ip, r2, r3
 800beb4:	460c      	mov	r4, r1
 800beb6:	2001      	movs	r0, #1
 800beb8:	e7a5      	b.n	800be06 <_vfiprintf_r+0x11a>
 800beba:	2300      	movs	r3, #0
 800bebc:	3401      	adds	r4, #1
 800bebe:	9305      	str	r3, [sp, #20]
 800bec0:	4619      	mov	r1, r3
 800bec2:	f04f 0c0a 	mov.w	ip, #10
 800bec6:	4620      	mov	r0, r4
 800bec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800becc:	3a30      	subs	r2, #48	; 0x30
 800bece:	2a09      	cmp	r2, #9
 800bed0:	d903      	bls.n	800beda <_vfiprintf_r+0x1ee>
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d0c5      	beq.n	800be62 <_vfiprintf_r+0x176>
 800bed6:	9105      	str	r1, [sp, #20]
 800bed8:	e7c3      	b.n	800be62 <_vfiprintf_r+0x176>
 800beda:	fb0c 2101 	mla	r1, ip, r1, r2
 800bede:	4604      	mov	r4, r0
 800bee0:	2301      	movs	r3, #1
 800bee2:	e7f0      	b.n	800bec6 <_vfiprintf_r+0x1da>
 800bee4:	ab03      	add	r3, sp, #12
 800bee6:	9300      	str	r3, [sp, #0]
 800bee8:	462a      	mov	r2, r5
 800beea:	4b16      	ldr	r3, [pc, #88]	; (800bf44 <_vfiprintf_r+0x258>)
 800beec:	a904      	add	r1, sp, #16
 800beee:	4630      	mov	r0, r6
 800bef0:	f7fd fb62 	bl	80095b8 <_printf_float>
 800bef4:	4607      	mov	r7, r0
 800bef6:	1c78      	adds	r0, r7, #1
 800bef8:	d1d6      	bne.n	800bea8 <_vfiprintf_r+0x1bc>
 800befa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800befc:	07d9      	lsls	r1, r3, #31
 800befe:	d405      	bmi.n	800bf0c <_vfiprintf_r+0x220>
 800bf00:	89ab      	ldrh	r3, [r5, #12]
 800bf02:	059a      	lsls	r2, r3, #22
 800bf04:	d402      	bmi.n	800bf0c <_vfiprintf_r+0x220>
 800bf06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf08:	f7ff f8c4 	bl	800b094 <__retarget_lock_release_recursive>
 800bf0c:	89ab      	ldrh	r3, [r5, #12]
 800bf0e:	065b      	lsls	r3, r3, #25
 800bf10:	f53f af12 	bmi.w	800bd38 <_vfiprintf_r+0x4c>
 800bf14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf16:	e711      	b.n	800bd3c <_vfiprintf_r+0x50>
 800bf18:	ab03      	add	r3, sp, #12
 800bf1a:	9300      	str	r3, [sp, #0]
 800bf1c:	462a      	mov	r2, r5
 800bf1e:	4b09      	ldr	r3, [pc, #36]	; (800bf44 <_vfiprintf_r+0x258>)
 800bf20:	a904      	add	r1, sp, #16
 800bf22:	4630      	mov	r0, r6
 800bf24:	f7fd fdec 	bl	8009b00 <_printf_i>
 800bf28:	e7e4      	b.n	800bef4 <_vfiprintf_r+0x208>
 800bf2a:	bf00      	nop
 800bf2c:	0800dfc4 	.word	0x0800dfc4
 800bf30:	0800dfe4 	.word	0x0800dfe4
 800bf34:	0800dfa4 	.word	0x0800dfa4
 800bf38:	0800e164 	.word	0x0800e164
 800bf3c:	0800e16e 	.word	0x0800e16e
 800bf40:	080095b9 	.word	0x080095b9
 800bf44:	0800bcc7 	.word	0x0800bcc7
 800bf48:	0800e16a 	.word	0x0800e16a

0800bf4c <_sbrk_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	4d06      	ldr	r5, [pc, #24]	; (800bf68 <_sbrk_r+0x1c>)
 800bf50:	2300      	movs	r3, #0
 800bf52:	4604      	mov	r4, r0
 800bf54:	4608      	mov	r0, r1
 800bf56:	602b      	str	r3, [r5, #0]
 800bf58:	f7f7 fef8 	bl	8003d4c <_sbrk>
 800bf5c:	1c43      	adds	r3, r0, #1
 800bf5e:	d102      	bne.n	800bf66 <_sbrk_r+0x1a>
 800bf60:	682b      	ldr	r3, [r5, #0]
 800bf62:	b103      	cbz	r3, 800bf66 <_sbrk_r+0x1a>
 800bf64:	6023      	str	r3, [r4, #0]
 800bf66:	bd38      	pop	{r3, r4, r5, pc}
 800bf68:	20000b50 	.word	0x20000b50

0800bf6c <__sread>:
 800bf6c:	b510      	push	{r4, lr}
 800bf6e:	460c      	mov	r4, r1
 800bf70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf74:	f000 f922 	bl	800c1bc <_read_r>
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	bfab      	itete	ge
 800bf7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf7e:	89a3      	ldrhlt	r3, [r4, #12]
 800bf80:	181b      	addge	r3, r3, r0
 800bf82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf86:	bfac      	ite	ge
 800bf88:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf8a:	81a3      	strhlt	r3, [r4, #12]
 800bf8c:	bd10      	pop	{r4, pc}

0800bf8e <__swrite>:
 800bf8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf92:	461f      	mov	r7, r3
 800bf94:	898b      	ldrh	r3, [r1, #12]
 800bf96:	05db      	lsls	r3, r3, #23
 800bf98:	4605      	mov	r5, r0
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	4616      	mov	r6, r2
 800bf9e:	d505      	bpl.n	800bfac <__swrite+0x1e>
 800bfa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa4:	2302      	movs	r3, #2
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f000 f898 	bl	800c0dc <_lseek_r>
 800bfac:	89a3      	ldrh	r3, [r4, #12]
 800bfae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfb2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfb6:	81a3      	strh	r3, [r4, #12]
 800bfb8:	4632      	mov	r2, r6
 800bfba:	463b      	mov	r3, r7
 800bfbc:	4628      	mov	r0, r5
 800bfbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc2:	f000 b817 	b.w	800bff4 <_write_r>

0800bfc6 <__sseek>:
 800bfc6:	b510      	push	{r4, lr}
 800bfc8:	460c      	mov	r4, r1
 800bfca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfce:	f000 f885 	bl	800c0dc <_lseek_r>
 800bfd2:	1c43      	adds	r3, r0, #1
 800bfd4:	89a3      	ldrh	r3, [r4, #12]
 800bfd6:	bf15      	itete	ne
 800bfd8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfe2:	81a3      	strheq	r3, [r4, #12]
 800bfe4:	bf18      	it	ne
 800bfe6:	81a3      	strhne	r3, [r4, #12]
 800bfe8:	bd10      	pop	{r4, pc}

0800bfea <__sclose>:
 800bfea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfee:	f000 b831 	b.w	800c054 <_close_r>
	...

0800bff4 <_write_r>:
 800bff4:	b538      	push	{r3, r4, r5, lr}
 800bff6:	4d07      	ldr	r5, [pc, #28]	; (800c014 <_write_r+0x20>)
 800bff8:	4604      	mov	r4, r0
 800bffa:	4608      	mov	r0, r1
 800bffc:	4611      	mov	r1, r2
 800bffe:	2200      	movs	r2, #0
 800c000:	602a      	str	r2, [r5, #0]
 800c002:	461a      	mov	r2, r3
 800c004:	f7f7 fe51 	bl	8003caa <_write>
 800c008:	1c43      	adds	r3, r0, #1
 800c00a:	d102      	bne.n	800c012 <_write_r+0x1e>
 800c00c:	682b      	ldr	r3, [r5, #0]
 800c00e:	b103      	cbz	r3, 800c012 <_write_r+0x1e>
 800c010:	6023      	str	r3, [r4, #0]
 800c012:	bd38      	pop	{r3, r4, r5, pc}
 800c014:	20000b50 	.word	0x20000b50

0800c018 <__assert_func>:
 800c018:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c01a:	4614      	mov	r4, r2
 800c01c:	461a      	mov	r2, r3
 800c01e:	4b09      	ldr	r3, [pc, #36]	; (800c044 <__assert_func+0x2c>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	4605      	mov	r5, r0
 800c024:	68d8      	ldr	r0, [r3, #12]
 800c026:	b14c      	cbz	r4, 800c03c <__assert_func+0x24>
 800c028:	4b07      	ldr	r3, [pc, #28]	; (800c048 <__assert_func+0x30>)
 800c02a:	9100      	str	r1, [sp, #0]
 800c02c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c030:	4906      	ldr	r1, [pc, #24]	; (800c04c <__assert_func+0x34>)
 800c032:	462b      	mov	r3, r5
 800c034:	f000 f81e 	bl	800c074 <fiprintf>
 800c038:	f000 f8df 	bl	800c1fa <abort>
 800c03c:	4b04      	ldr	r3, [pc, #16]	; (800c050 <__assert_func+0x38>)
 800c03e:	461c      	mov	r4, r3
 800c040:	e7f3      	b.n	800c02a <__assert_func+0x12>
 800c042:	bf00      	nop
 800c044:	20000018 	.word	0x20000018
 800c048:	0800e175 	.word	0x0800e175
 800c04c:	0800e182 	.word	0x0800e182
 800c050:	0800e1b0 	.word	0x0800e1b0

0800c054 <_close_r>:
 800c054:	b538      	push	{r3, r4, r5, lr}
 800c056:	4d06      	ldr	r5, [pc, #24]	; (800c070 <_close_r+0x1c>)
 800c058:	2300      	movs	r3, #0
 800c05a:	4604      	mov	r4, r0
 800c05c:	4608      	mov	r0, r1
 800c05e:	602b      	str	r3, [r5, #0]
 800c060:	f7f7 fe3f 	bl	8003ce2 <_close>
 800c064:	1c43      	adds	r3, r0, #1
 800c066:	d102      	bne.n	800c06e <_close_r+0x1a>
 800c068:	682b      	ldr	r3, [r5, #0]
 800c06a:	b103      	cbz	r3, 800c06e <_close_r+0x1a>
 800c06c:	6023      	str	r3, [r4, #0]
 800c06e:	bd38      	pop	{r3, r4, r5, pc}
 800c070:	20000b50 	.word	0x20000b50

0800c074 <fiprintf>:
 800c074:	b40e      	push	{r1, r2, r3}
 800c076:	b503      	push	{r0, r1, lr}
 800c078:	4601      	mov	r1, r0
 800c07a:	ab03      	add	r3, sp, #12
 800c07c:	4805      	ldr	r0, [pc, #20]	; (800c094 <fiprintf+0x20>)
 800c07e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c082:	6800      	ldr	r0, [r0, #0]
 800c084:	9301      	str	r3, [sp, #4]
 800c086:	f7ff fe31 	bl	800bcec <_vfiprintf_r>
 800c08a:	b002      	add	sp, #8
 800c08c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c090:	b003      	add	sp, #12
 800c092:	4770      	bx	lr
 800c094:	20000018 	.word	0x20000018

0800c098 <_fstat_r>:
 800c098:	b538      	push	{r3, r4, r5, lr}
 800c09a:	4d07      	ldr	r5, [pc, #28]	; (800c0b8 <_fstat_r+0x20>)
 800c09c:	2300      	movs	r3, #0
 800c09e:	4604      	mov	r4, r0
 800c0a0:	4608      	mov	r0, r1
 800c0a2:	4611      	mov	r1, r2
 800c0a4:	602b      	str	r3, [r5, #0]
 800c0a6:	f7f7 fe28 	bl	8003cfa <_fstat>
 800c0aa:	1c43      	adds	r3, r0, #1
 800c0ac:	d102      	bne.n	800c0b4 <_fstat_r+0x1c>
 800c0ae:	682b      	ldr	r3, [r5, #0]
 800c0b0:	b103      	cbz	r3, 800c0b4 <_fstat_r+0x1c>
 800c0b2:	6023      	str	r3, [r4, #0]
 800c0b4:	bd38      	pop	{r3, r4, r5, pc}
 800c0b6:	bf00      	nop
 800c0b8:	20000b50 	.word	0x20000b50

0800c0bc <_isatty_r>:
 800c0bc:	b538      	push	{r3, r4, r5, lr}
 800c0be:	4d06      	ldr	r5, [pc, #24]	; (800c0d8 <_isatty_r+0x1c>)
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	4604      	mov	r4, r0
 800c0c4:	4608      	mov	r0, r1
 800c0c6:	602b      	str	r3, [r5, #0]
 800c0c8:	f7f7 fe27 	bl	8003d1a <_isatty>
 800c0cc:	1c43      	adds	r3, r0, #1
 800c0ce:	d102      	bne.n	800c0d6 <_isatty_r+0x1a>
 800c0d0:	682b      	ldr	r3, [r5, #0]
 800c0d2:	b103      	cbz	r3, 800c0d6 <_isatty_r+0x1a>
 800c0d4:	6023      	str	r3, [r4, #0]
 800c0d6:	bd38      	pop	{r3, r4, r5, pc}
 800c0d8:	20000b50 	.word	0x20000b50

0800c0dc <_lseek_r>:
 800c0dc:	b538      	push	{r3, r4, r5, lr}
 800c0de:	4d07      	ldr	r5, [pc, #28]	; (800c0fc <_lseek_r+0x20>)
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	4608      	mov	r0, r1
 800c0e4:	4611      	mov	r1, r2
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	602a      	str	r2, [r5, #0]
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	f7f7 fe20 	bl	8003d30 <_lseek>
 800c0f0:	1c43      	adds	r3, r0, #1
 800c0f2:	d102      	bne.n	800c0fa <_lseek_r+0x1e>
 800c0f4:	682b      	ldr	r3, [r5, #0]
 800c0f6:	b103      	cbz	r3, 800c0fa <_lseek_r+0x1e>
 800c0f8:	6023      	str	r3, [r4, #0]
 800c0fa:	bd38      	pop	{r3, r4, r5, pc}
 800c0fc:	20000b50 	.word	0x20000b50

0800c100 <__ascii_mbtowc>:
 800c100:	b082      	sub	sp, #8
 800c102:	b901      	cbnz	r1, 800c106 <__ascii_mbtowc+0x6>
 800c104:	a901      	add	r1, sp, #4
 800c106:	b142      	cbz	r2, 800c11a <__ascii_mbtowc+0x1a>
 800c108:	b14b      	cbz	r3, 800c11e <__ascii_mbtowc+0x1e>
 800c10a:	7813      	ldrb	r3, [r2, #0]
 800c10c:	600b      	str	r3, [r1, #0]
 800c10e:	7812      	ldrb	r2, [r2, #0]
 800c110:	1e10      	subs	r0, r2, #0
 800c112:	bf18      	it	ne
 800c114:	2001      	movne	r0, #1
 800c116:	b002      	add	sp, #8
 800c118:	4770      	bx	lr
 800c11a:	4610      	mov	r0, r2
 800c11c:	e7fb      	b.n	800c116 <__ascii_mbtowc+0x16>
 800c11e:	f06f 0001 	mvn.w	r0, #1
 800c122:	e7f8      	b.n	800c116 <__ascii_mbtowc+0x16>

0800c124 <memmove>:
 800c124:	4288      	cmp	r0, r1
 800c126:	b510      	push	{r4, lr}
 800c128:	eb01 0402 	add.w	r4, r1, r2
 800c12c:	d902      	bls.n	800c134 <memmove+0x10>
 800c12e:	4284      	cmp	r4, r0
 800c130:	4623      	mov	r3, r4
 800c132:	d807      	bhi.n	800c144 <memmove+0x20>
 800c134:	1e43      	subs	r3, r0, #1
 800c136:	42a1      	cmp	r1, r4
 800c138:	d008      	beq.n	800c14c <memmove+0x28>
 800c13a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c13e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c142:	e7f8      	b.n	800c136 <memmove+0x12>
 800c144:	4402      	add	r2, r0
 800c146:	4601      	mov	r1, r0
 800c148:	428a      	cmp	r2, r1
 800c14a:	d100      	bne.n	800c14e <memmove+0x2a>
 800c14c:	bd10      	pop	{r4, pc}
 800c14e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c156:	e7f7      	b.n	800c148 <memmove+0x24>

0800c158 <__malloc_lock>:
 800c158:	4801      	ldr	r0, [pc, #4]	; (800c160 <__malloc_lock+0x8>)
 800c15a:	f7fe bf9a 	b.w	800b092 <__retarget_lock_acquire_recursive>
 800c15e:	bf00      	nop
 800c160:	20000b48 	.word	0x20000b48

0800c164 <__malloc_unlock>:
 800c164:	4801      	ldr	r0, [pc, #4]	; (800c16c <__malloc_unlock+0x8>)
 800c166:	f7fe bf95 	b.w	800b094 <__retarget_lock_release_recursive>
 800c16a:	bf00      	nop
 800c16c:	20000b48 	.word	0x20000b48

0800c170 <_realloc_r>:
 800c170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c172:	4607      	mov	r7, r0
 800c174:	4614      	mov	r4, r2
 800c176:	460e      	mov	r6, r1
 800c178:	b921      	cbnz	r1, 800c184 <_realloc_r+0x14>
 800c17a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c17e:	4611      	mov	r1, r2
 800c180:	f7ff bbd4 	b.w	800b92c <_malloc_r>
 800c184:	b922      	cbnz	r2, 800c190 <_realloc_r+0x20>
 800c186:	f7ff fb81 	bl	800b88c <_free_r>
 800c18a:	4625      	mov	r5, r4
 800c18c:	4628      	mov	r0, r5
 800c18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c190:	f000 f83a 	bl	800c208 <_malloc_usable_size_r>
 800c194:	42a0      	cmp	r0, r4
 800c196:	d20f      	bcs.n	800c1b8 <_realloc_r+0x48>
 800c198:	4621      	mov	r1, r4
 800c19a:	4638      	mov	r0, r7
 800c19c:	f7ff fbc6 	bl	800b92c <_malloc_r>
 800c1a0:	4605      	mov	r5, r0
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d0f2      	beq.n	800c18c <_realloc_r+0x1c>
 800c1a6:	4631      	mov	r1, r6
 800c1a8:	4622      	mov	r2, r4
 800c1aa:	f7fd f94f 	bl	800944c <memcpy>
 800c1ae:	4631      	mov	r1, r6
 800c1b0:	4638      	mov	r0, r7
 800c1b2:	f7ff fb6b 	bl	800b88c <_free_r>
 800c1b6:	e7e9      	b.n	800c18c <_realloc_r+0x1c>
 800c1b8:	4635      	mov	r5, r6
 800c1ba:	e7e7      	b.n	800c18c <_realloc_r+0x1c>

0800c1bc <_read_r>:
 800c1bc:	b538      	push	{r3, r4, r5, lr}
 800c1be:	4d07      	ldr	r5, [pc, #28]	; (800c1dc <_read_r+0x20>)
 800c1c0:	4604      	mov	r4, r0
 800c1c2:	4608      	mov	r0, r1
 800c1c4:	4611      	mov	r1, r2
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	602a      	str	r2, [r5, #0]
 800c1ca:	461a      	mov	r2, r3
 800c1cc:	f7f7 fd50 	bl	8003c70 <_read>
 800c1d0:	1c43      	adds	r3, r0, #1
 800c1d2:	d102      	bne.n	800c1da <_read_r+0x1e>
 800c1d4:	682b      	ldr	r3, [r5, #0]
 800c1d6:	b103      	cbz	r3, 800c1da <_read_r+0x1e>
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	bd38      	pop	{r3, r4, r5, pc}
 800c1dc:	20000b50 	.word	0x20000b50

0800c1e0 <__ascii_wctomb>:
 800c1e0:	b149      	cbz	r1, 800c1f6 <__ascii_wctomb+0x16>
 800c1e2:	2aff      	cmp	r2, #255	; 0xff
 800c1e4:	bf85      	ittet	hi
 800c1e6:	238a      	movhi	r3, #138	; 0x8a
 800c1e8:	6003      	strhi	r3, [r0, #0]
 800c1ea:	700a      	strbls	r2, [r1, #0]
 800c1ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800c1f0:	bf98      	it	ls
 800c1f2:	2001      	movls	r0, #1
 800c1f4:	4770      	bx	lr
 800c1f6:	4608      	mov	r0, r1
 800c1f8:	4770      	bx	lr

0800c1fa <abort>:
 800c1fa:	b508      	push	{r3, lr}
 800c1fc:	2006      	movs	r0, #6
 800c1fe:	f000 f833 	bl	800c268 <raise>
 800c202:	2001      	movs	r0, #1
 800c204:	f7f7 fd2a 	bl	8003c5c <_exit>

0800c208 <_malloc_usable_size_r>:
 800c208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c20c:	1f18      	subs	r0, r3, #4
 800c20e:	2b00      	cmp	r3, #0
 800c210:	bfbc      	itt	lt
 800c212:	580b      	ldrlt	r3, [r1, r0]
 800c214:	18c0      	addlt	r0, r0, r3
 800c216:	4770      	bx	lr

0800c218 <_raise_r>:
 800c218:	291f      	cmp	r1, #31
 800c21a:	b538      	push	{r3, r4, r5, lr}
 800c21c:	4604      	mov	r4, r0
 800c21e:	460d      	mov	r5, r1
 800c220:	d904      	bls.n	800c22c <_raise_r+0x14>
 800c222:	2316      	movs	r3, #22
 800c224:	6003      	str	r3, [r0, #0]
 800c226:	f04f 30ff 	mov.w	r0, #4294967295
 800c22a:	bd38      	pop	{r3, r4, r5, pc}
 800c22c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c22e:	b112      	cbz	r2, 800c236 <_raise_r+0x1e>
 800c230:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c234:	b94b      	cbnz	r3, 800c24a <_raise_r+0x32>
 800c236:	4620      	mov	r0, r4
 800c238:	f000 f830 	bl	800c29c <_getpid_r>
 800c23c:	462a      	mov	r2, r5
 800c23e:	4601      	mov	r1, r0
 800c240:	4620      	mov	r0, r4
 800c242:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c246:	f000 b817 	b.w	800c278 <_kill_r>
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d00a      	beq.n	800c264 <_raise_r+0x4c>
 800c24e:	1c59      	adds	r1, r3, #1
 800c250:	d103      	bne.n	800c25a <_raise_r+0x42>
 800c252:	2316      	movs	r3, #22
 800c254:	6003      	str	r3, [r0, #0]
 800c256:	2001      	movs	r0, #1
 800c258:	e7e7      	b.n	800c22a <_raise_r+0x12>
 800c25a:	2400      	movs	r4, #0
 800c25c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c260:	4628      	mov	r0, r5
 800c262:	4798      	blx	r3
 800c264:	2000      	movs	r0, #0
 800c266:	e7e0      	b.n	800c22a <_raise_r+0x12>

0800c268 <raise>:
 800c268:	4b02      	ldr	r3, [pc, #8]	; (800c274 <raise+0xc>)
 800c26a:	4601      	mov	r1, r0
 800c26c:	6818      	ldr	r0, [r3, #0]
 800c26e:	f7ff bfd3 	b.w	800c218 <_raise_r>
 800c272:	bf00      	nop
 800c274:	20000018 	.word	0x20000018

0800c278 <_kill_r>:
 800c278:	b538      	push	{r3, r4, r5, lr}
 800c27a:	4d07      	ldr	r5, [pc, #28]	; (800c298 <_kill_r+0x20>)
 800c27c:	2300      	movs	r3, #0
 800c27e:	4604      	mov	r4, r0
 800c280:	4608      	mov	r0, r1
 800c282:	4611      	mov	r1, r2
 800c284:	602b      	str	r3, [r5, #0]
 800c286:	f7f7 fcd9 	bl	8003c3c <_kill>
 800c28a:	1c43      	adds	r3, r0, #1
 800c28c:	d102      	bne.n	800c294 <_kill_r+0x1c>
 800c28e:	682b      	ldr	r3, [r5, #0]
 800c290:	b103      	cbz	r3, 800c294 <_kill_r+0x1c>
 800c292:	6023      	str	r3, [r4, #0]
 800c294:	bd38      	pop	{r3, r4, r5, pc}
 800c296:	bf00      	nop
 800c298:	20000b50 	.word	0x20000b50

0800c29c <_getpid_r>:
 800c29c:	f7f7 bcc6 	b.w	8003c2c <_getpid>

0800c2a0 <cos>:
 800c2a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2a2:	ec53 2b10 	vmov	r2, r3, d0
 800c2a6:	4824      	ldr	r0, [pc, #144]	; (800c338 <cos+0x98>)
 800c2a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c2ac:	4281      	cmp	r1, r0
 800c2ae:	dc06      	bgt.n	800c2be <cos+0x1e>
 800c2b0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800c330 <cos+0x90>
 800c2b4:	f000 fc44 	bl	800cb40 <__kernel_cos>
 800c2b8:	ec51 0b10 	vmov	r0, r1, d0
 800c2bc:	e007      	b.n	800c2ce <cos+0x2e>
 800c2be:	481f      	ldr	r0, [pc, #124]	; (800c33c <cos+0x9c>)
 800c2c0:	4281      	cmp	r1, r0
 800c2c2:	dd09      	ble.n	800c2d8 <cos+0x38>
 800c2c4:	ee10 0a10 	vmov	r0, s0
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	f7f3 ffdd 	bl	8000288 <__aeabi_dsub>
 800c2ce:	ec41 0b10 	vmov	d0, r0, r1
 800c2d2:	b005      	add	sp, #20
 800c2d4:	f85d fb04 	ldr.w	pc, [sp], #4
 800c2d8:	4668      	mov	r0, sp
 800c2da:	f000 f96d 	bl	800c5b8 <__ieee754_rem_pio2>
 800c2de:	f000 0003 	and.w	r0, r0, #3
 800c2e2:	2801      	cmp	r0, #1
 800c2e4:	d007      	beq.n	800c2f6 <cos+0x56>
 800c2e6:	2802      	cmp	r0, #2
 800c2e8:	d012      	beq.n	800c310 <cos+0x70>
 800c2ea:	b9c0      	cbnz	r0, 800c31e <cos+0x7e>
 800c2ec:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2f0:	ed9d 0b00 	vldr	d0, [sp]
 800c2f4:	e7de      	b.n	800c2b4 <cos+0x14>
 800c2f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c2fa:	ed9d 0b00 	vldr	d0, [sp]
 800c2fe:	f001 f827 	bl	800d350 <__kernel_sin>
 800c302:	ec53 2b10 	vmov	r2, r3, d0
 800c306:	ee10 0a10 	vmov	r0, s0
 800c30a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c30e:	e7de      	b.n	800c2ce <cos+0x2e>
 800c310:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c314:	ed9d 0b00 	vldr	d0, [sp]
 800c318:	f000 fc12 	bl	800cb40 <__kernel_cos>
 800c31c:	e7f1      	b.n	800c302 <cos+0x62>
 800c31e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c322:	ed9d 0b00 	vldr	d0, [sp]
 800c326:	2001      	movs	r0, #1
 800c328:	f001 f812 	bl	800d350 <__kernel_sin>
 800c32c:	e7c4      	b.n	800c2b8 <cos+0x18>
 800c32e:	bf00      	nop
	...
 800c338:	3fe921fb 	.word	0x3fe921fb
 800c33c:	7fefffff 	.word	0x7fefffff

0800c340 <fabs>:
 800c340:	ec51 0b10 	vmov	r0, r1, d0
 800c344:	ee10 2a10 	vmov	r2, s0
 800c348:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c34c:	ec43 2b10 	vmov	d0, r2, r3
 800c350:	4770      	bx	lr
 800c352:	0000      	movs	r0, r0
 800c354:	0000      	movs	r0, r0
	...

0800c358 <floor>:
 800c358:	ec51 0b10 	vmov	r0, r1, d0
 800c35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c360:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c364:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c368:	2e13      	cmp	r6, #19
 800c36a:	ee10 5a10 	vmov	r5, s0
 800c36e:	ee10 8a10 	vmov	r8, s0
 800c372:	460c      	mov	r4, r1
 800c374:	dc32      	bgt.n	800c3dc <floor+0x84>
 800c376:	2e00      	cmp	r6, #0
 800c378:	da14      	bge.n	800c3a4 <floor+0x4c>
 800c37a:	a333      	add	r3, pc, #204	; (adr r3, 800c448 <floor+0xf0>)
 800c37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c380:	f7f3 ff84 	bl	800028c <__adddf3>
 800c384:	2200      	movs	r2, #0
 800c386:	2300      	movs	r3, #0
 800c388:	f7f4 fbc6 	bl	8000b18 <__aeabi_dcmpgt>
 800c38c:	b138      	cbz	r0, 800c39e <floor+0x46>
 800c38e:	2c00      	cmp	r4, #0
 800c390:	da57      	bge.n	800c442 <floor+0xea>
 800c392:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c396:	431d      	orrs	r5, r3
 800c398:	d001      	beq.n	800c39e <floor+0x46>
 800c39a:	4c2d      	ldr	r4, [pc, #180]	; (800c450 <floor+0xf8>)
 800c39c:	2500      	movs	r5, #0
 800c39e:	4621      	mov	r1, r4
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	e025      	b.n	800c3f0 <floor+0x98>
 800c3a4:	4f2b      	ldr	r7, [pc, #172]	; (800c454 <floor+0xfc>)
 800c3a6:	4137      	asrs	r7, r6
 800c3a8:	ea01 0307 	and.w	r3, r1, r7
 800c3ac:	4303      	orrs	r3, r0
 800c3ae:	d01f      	beq.n	800c3f0 <floor+0x98>
 800c3b0:	a325      	add	r3, pc, #148	; (adr r3, 800c448 <floor+0xf0>)
 800c3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b6:	f7f3 ff69 	bl	800028c <__adddf3>
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	2300      	movs	r3, #0
 800c3be:	f7f4 fbab 	bl	8000b18 <__aeabi_dcmpgt>
 800c3c2:	2800      	cmp	r0, #0
 800c3c4:	d0eb      	beq.n	800c39e <floor+0x46>
 800c3c6:	2c00      	cmp	r4, #0
 800c3c8:	bfbe      	ittt	lt
 800c3ca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c3ce:	fa43 f606 	asrlt.w	r6, r3, r6
 800c3d2:	19a4      	addlt	r4, r4, r6
 800c3d4:	ea24 0407 	bic.w	r4, r4, r7
 800c3d8:	2500      	movs	r5, #0
 800c3da:	e7e0      	b.n	800c39e <floor+0x46>
 800c3dc:	2e33      	cmp	r6, #51	; 0x33
 800c3de:	dd0b      	ble.n	800c3f8 <floor+0xa0>
 800c3e0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c3e4:	d104      	bne.n	800c3f0 <floor+0x98>
 800c3e6:	ee10 2a10 	vmov	r2, s0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	f7f3 ff4e 	bl	800028c <__adddf3>
 800c3f0:	ec41 0b10 	vmov	d0, r0, r1
 800c3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3f8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c3fc:	f04f 33ff 	mov.w	r3, #4294967295
 800c400:	fa23 f707 	lsr.w	r7, r3, r7
 800c404:	4207      	tst	r7, r0
 800c406:	d0f3      	beq.n	800c3f0 <floor+0x98>
 800c408:	a30f      	add	r3, pc, #60	; (adr r3, 800c448 <floor+0xf0>)
 800c40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40e:	f7f3 ff3d 	bl	800028c <__adddf3>
 800c412:	2200      	movs	r2, #0
 800c414:	2300      	movs	r3, #0
 800c416:	f7f4 fb7f 	bl	8000b18 <__aeabi_dcmpgt>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d0bf      	beq.n	800c39e <floor+0x46>
 800c41e:	2c00      	cmp	r4, #0
 800c420:	da02      	bge.n	800c428 <floor+0xd0>
 800c422:	2e14      	cmp	r6, #20
 800c424:	d103      	bne.n	800c42e <floor+0xd6>
 800c426:	3401      	adds	r4, #1
 800c428:	ea25 0507 	bic.w	r5, r5, r7
 800c42c:	e7b7      	b.n	800c39e <floor+0x46>
 800c42e:	2301      	movs	r3, #1
 800c430:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c434:	fa03 f606 	lsl.w	r6, r3, r6
 800c438:	4435      	add	r5, r6
 800c43a:	4545      	cmp	r5, r8
 800c43c:	bf38      	it	cc
 800c43e:	18e4      	addcc	r4, r4, r3
 800c440:	e7f2      	b.n	800c428 <floor+0xd0>
 800c442:	2500      	movs	r5, #0
 800c444:	462c      	mov	r4, r5
 800c446:	e7aa      	b.n	800c39e <floor+0x46>
 800c448:	8800759c 	.word	0x8800759c
 800c44c:	7e37e43c 	.word	0x7e37e43c
 800c450:	bff00000 	.word	0xbff00000
 800c454:	000fffff 	.word	0x000fffff

0800c458 <sin>:
 800c458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c45a:	ec53 2b10 	vmov	r2, r3, d0
 800c45e:	4826      	ldr	r0, [pc, #152]	; (800c4f8 <sin+0xa0>)
 800c460:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c464:	4281      	cmp	r1, r0
 800c466:	dc07      	bgt.n	800c478 <sin+0x20>
 800c468:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800c4f0 <sin+0x98>
 800c46c:	2000      	movs	r0, #0
 800c46e:	f000 ff6f 	bl	800d350 <__kernel_sin>
 800c472:	ec51 0b10 	vmov	r0, r1, d0
 800c476:	e007      	b.n	800c488 <sin+0x30>
 800c478:	4820      	ldr	r0, [pc, #128]	; (800c4fc <sin+0xa4>)
 800c47a:	4281      	cmp	r1, r0
 800c47c:	dd09      	ble.n	800c492 <sin+0x3a>
 800c47e:	ee10 0a10 	vmov	r0, s0
 800c482:	4619      	mov	r1, r3
 800c484:	f7f3 ff00 	bl	8000288 <__aeabi_dsub>
 800c488:	ec41 0b10 	vmov	d0, r0, r1
 800c48c:	b005      	add	sp, #20
 800c48e:	f85d fb04 	ldr.w	pc, [sp], #4
 800c492:	4668      	mov	r0, sp
 800c494:	f000 f890 	bl	800c5b8 <__ieee754_rem_pio2>
 800c498:	f000 0003 	and.w	r0, r0, #3
 800c49c:	2801      	cmp	r0, #1
 800c49e:	d008      	beq.n	800c4b2 <sin+0x5a>
 800c4a0:	2802      	cmp	r0, #2
 800c4a2:	d00d      	beq.n	800c4c0 <sin+0x68>
 800c4a4:	b9d0      	cbnz	r0, 800c4dc <sin+0x84>
 800c4a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4aa:	ed9d 0b00 	vldr	d0, [sp]
 800c4ae:	2001      	movs	r0, #1
 800c4b0:	e7dd      	b.n	800c46e <sin+0x16>
 800c4b2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4b6:	ed9d 0b00 	vldr	d0, [sp]
 800c4ba:	f000 fb41 	bl	800cb40 <__kernel_cos>
 800c4be:	e7d8      	b.n	800c472 <sin+0x1a>
 800c4c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4c4:	ed9d 0b00 	vldr	d0, [sp]
 800c4c8:	2001      	movs	r0, #1
 800c4ca:	f000 ff41 	bl	800d350 <__kernel_sin>
 800c4ce:	ec53 2b10 	vmov	r2, r3, d0
 800c4d2:	ee10 0a10 	vmov	r0, s0
 800c4d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c4da:	e7d5      	b.n	800c488 <sin+0x30>
 800c4dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c4e0:	ed9d 0b00 	vldr	d0, [sp]
 800c4e4:	f000 fb2c 	bl	800cb40 <__kernel_cos>
 800c4e8:	e7f1      	b.n	800c4ce <sin+0x76>
 800c4ea:	bf00      	nop
 800c4ec:	f3af 8000 	nop.w
	...
 800c4f8:	3fe921fb 	.word	0x3fe921fb
 800c4fc:	7fefffff 	.word	0x7fefffff

0800c500 <sqrt>:
 800c500:	b538      	push	{r3, r4, r5, lr}
 800c502:	ed2d 8b02 	vpush	{d8}
 800c506:	ec55 4b10 	vmov	r4, r5, d0
 800c50a:	f000 fa5f 	bl	800c9cc <__ieee754_sqrt>
 800c50e:	4b15      	ldr	r3, [pc, #84]	; (800c564 <sqrt+0x64>)
 800c510:	eeb0 8a40 	vmov.f32	s16, s0
 800c514:	eef0 8a60 	vmov.f32	s17, s1
 800c518:	f993 3000 	ldrsb.w	r3, [r3]
 800c51c:	3301      	adds	r3, #1
 800c51e:	d019      	beq.n	800c554 <sqrt+0x54>
 800c520:	4622      	mov	r2, r4
 800c522:	462b      	mov	r3, r5
 800c524:	4620      	mov	r0, r4
 800c526:	4629      	mov	r1, r5
 800c528:	f7f4 fb00 	bl	8000b2c <__aeabi_dcmpun>
 800c52c:	b990      	cbnz	r0, 800c554 <sqrt+0x54>
 800c52e:	2200      	movs	r2, #0
 800c530:	2300      	movs	r3, #0
 800c532:	4620      	mov	r0, r4
 800c534:	4629      	mov	r1, r5
 800c536:	f7f4 fad1 	bl	8000adc <__aeabi_dcmplt>
 800c53a:	b158      	cbz	r0, 800c554 <sqrt+0x54>
 800c53c:	f7fc ff5c 	bl	80093f8 <__errno>
 800c540:	2321      	movs	r3, #33	; 0x21
 800c542:	6003      	str	r3, [r0, #0]
 800c544:	2200      	movs	r2, #0
 800c546:	2300      	movs	r3, #0
 800c548:	4610      	mov	r0, r2
 800c54a:	4619      	mov	r1, r3
 800c54c:	f7f4 f97e 	bl	800084c <__aeabi_ddiv>
 800c550:	ec41 0b18 	vmov	d8, r0, r1
 800c554:	eeb0 0a48 	vmov.f32	s0, s16
 800c558:	eef0 0a68 	vmov.f32	s1, s17
 800c55c:	ecbd 8b02 	vpop	{d8}
 800c560:	bd38      	pop	{r3, r4, r5, pc}
 800c562:	bf00      	nop
 800c564:	200001e8 	.word	0x200001e8

0800c568 <sqrtf>:
 800c568:	b508      	push	{r3, lr}
 800c56a:	ed2d 8b02 	vpush	{d8}
 800c56e:	eeb0 8a40 	vmov.f32	s16, s0
 800c572:	f000 fadf 	bl	800cb34 <__ieee754_sqrtf>
 800c576:	4b0d      	ldr	r3, [pc, #52]	; (800c5ac <sqrtf+0x44>)
 800c578:	f993 3000 	ldrsb.w	r3, [r3]
 800c57c:	3301      	adds	r3, #1
 800c57e:	d011      	beq.n	800c5a4 <sqrtf+0x3c>
 800c580:	eeb4 8a48 	vcmp.f32	s16, s16
 800c584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c588:	d60c      	bvs.n	800c5a4 <sqrtf+0x3c>
 800c58a:	eddf 8a09 	vldr	s17, [pc, #36]	; 800c5b0 <sqrtf+0x48>
 800c58e:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c596:	d505      	bpl.n	800c5a4 <sqrtf+0x3c>
 800c598:	f7fc ff2e 	bl	80093f8 <__errno>
 800c59c:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c5a0:	2321      	movs	r3, #33	; 0x21
 800c5a2:	6003      	str	r3, [r0, #0]
 800c5a4:	ecbd 8b02 	vpop	{d8}
 800c5a8:	bd08      	pop	{r3, pc}
 800c5aa:	bf00      	nop
 800c5ac:	200001e8 	.word	0x200001e8
	...

0800c5b8 <__ieee754_rem_pio2>:
 800c5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5bc:	ed2d 8b02 	vpush	{d8}
 800c5c0:	ec55 4b10 	vmov	r4, r5, d0
 800c5c4:	4bca      	ldr	r3, [pc, #808]	; (800c8f0 <__ieee754_rem_pio2+0x338>)
 800c5c6:	b08b      	sub	sp, #44	; 0x2c
 800c5c8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c5cc:	4598      	cmp	r8, r3
 800c5ce:	4682      	mov	sl, r0
 800c5d0:	9502      	str	r5, [sp, #8]
 800c5d2:	dc08      	bgt.n	800c5e6 <__ieee754_rem_pio2+0x2e>
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	ed80 0b00 	vstr	d0, [r0]
 800c5dc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c5e0:	f04f 0b00 	mov.w	fp, #0
 800c5e4:	e028      	b.n	800c638 <__ieee754_rem_pio2+0x80>
 800c5e6:	4bc3      	ldr	r3, [pc, #780]	; (800c8f4 <__ieee754_rem_pio2+0x33c>)
 800c5e8:	4598      	cmp	r8, r3
 800c5ea:	dc78      	bgt.n	800c6de <__ieee754_rem_pio2+0x126>
 800c5ec:	9b02      	ldr	r3, [sp, #8]
 800c5ee:	4ec2      	ldr	r6, [pc, #776]	; (800c8f8 <__ieee754_rem_pio2+0x340>)
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	ee10 0a10 	vmov	r0, s0
 800c5f6:	a3b0      	add	r3, pc, #704	; (adr r3, 800c8b8 <__ieee754_rem_pio2+0x300>)
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	4629      	mov	r1, r5
 800c5fe:	dd39      	ble.n	800c674 <__ieee754_rem_pio2+0xbc>
 800c600:	f7f3 fe42 	bl	8000288 <__aeabi_dsub>
 800c604:	45b0      	cmp	r8, r6
 800c606:	4604      	mov	r4, r0
 800c608:	460d      	mov	r5, r1
 800c60a:	d01b      	beq.n	800c644 <__ieee754_rem_pio2+0x8c>
 800c60c:	a3ac      	add	r3, pc, #688	; (adr r3, 800c8c0 <__ieee754_rem_pio2+0x308>)
 800c60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c612:	f7f3 fe39 	bl	8000288 <__aeabi_dsub>
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	e9ca 2300 	strd	r2, r3, [sl]
 800c61e:	4620      	mov	r0, r4
 800c620:	4629      	mov	r1, r5
 800c622:	f7f3 fe31 	bl	8000288 <__aeabi_dsub>
 800c626:	a3a6      	add	r3, pc, #664	; (adr r3, 800c8c0 <__ieee754_rem_pio2+0x308>)
 800c628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62c:	f7f3 fe2c 	bl	8000288 <__aeabi_dsub>
 800c630:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c634:	f04f 0b01 	mov.w	fp, #1
 800c638:	4658      	mov	r0, fp
 800c63a:	b00b      	add	sp, #44	; 0x2c
 800c63c:	ecbd 8b02 	vpop	{d8}
 800c640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c644:	a3a0      	add	r3, pc, #640	; (adr r3, 800c8c8 <__ieee754_rem_pio2+0x310>)
 800c646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64a:	f7f3 fe1d 	bl	8000288 <__aeabi_dsub>
 800c64e:	a3a0      	add	r3, pc, #640	; (adr r3, 800c8d0 <__ieee754_rem_pio2+0x318>)
 800c650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c654:	4604      	mov	r4, r0
 800c656:	460d      	mov	r5, r1
 800c658:	f7f3 fe16 	bl	8000288 <__aeabi_dsub>
 800c65c:	4602      	mov	r2, r0
 800c65e:	460b      	mov	r3, r1
 800c660:	e9ca 2300 	strd	r2, r3, [sl]
 800c664:	4620      	mov	r0, r4
 800c666:	4629      	mov	r1, r5
 800c668:	f7f3 fe0e 	bl	8000288 <__aeabi_dsub>
 800c66c:	a398      	add	r3, pc, #608	; (adr r3, 800c8d0 <__ieee754_rem_pio2+0x318>)
 800c66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c672:	e7db      	b.n	800c62c <__ieee754_rem_pio2+0x74>
 800c674:	f7f3 fe0a 	bl	800028c <__adddf3>
 800c678:	45b0      	cmp	r8, r6
 800c67a:	4604      	mov	r4, r0
 800c67c:	460d      	mov	r5, r1
 800c67e:	d016      	beq.n	800c6ae <__ieee754_rem_pio2+0xf6>
 800c680:	a38f      	add	r3, pc, #572	; (adr r3, 800c8c0 <__ieee754_rem_pio2+0x308>)
 800c682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c686:	f7f3 fe01 	bl	800028c <__adddf3>
 800c68a:	4602      	mov	r2, r0
 800c68c:	460b      	mov	r3, r1
 800c68e:	e9ca 2300 	strd	r2, r3, [sl]
 800c692:	4620      	mov	r0, r4
 800c694:	4629      	mov	r1, r5
 800c696:	f7f3 fdf7 	bl	8000288 <__aeabi_dsub>
 800c69a:	a389      	add	r3, pc, #548	; (adr r3, 800c8c0 <__ieee754_rem_pio2+0x308>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 fdf4 	bl	800028c <__adddf3>
 800c6a4:	f04f 3bff 	mov.w	fp, #4294967295
 800c6a8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c6ac:	e7c4      	b.n	800c638 <__ieee754_rem_pio2+0x80>
 800c6ae:	a386      	add	r3, pc, #536	; (adr r3, 800c8c8 <__ieee754_rem_pio2+0x310>)
 800c6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b4:	f7f3 fdea 	bl	800028c <__adddf3>
 800c6b8:	a385      	add	r3, pc, #532	; (adr r3, 800c8d0 <__ieee754_rem_pio2+0x318>)
 800c6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6be:	4604      	mov	r4, r0
 800c6c0:	460d      	mov	r5, r1
 800c6c2:	f7f3 fde3 	bl	800028c <__adddf3>
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	e9ca 2300 	strd	r2, r3, [sl]
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	4629      	mov	r1, r5
 800c6d2:	f7f3 fdd9 	bl	8000288 <__aeabi_dsub>
 800c6d6:	a37e      	add	r3, pc, #504	; (adr r3, 800c8d0 <__ieee754_rem_pio2+0x318>)
 800c6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6dc:	e7e0      	b.n	800c6a0 <__ieee754_rem_pio2+0xe8>
 800c6de:	4b87      	ldr	r3, [pc, #540]	; (800c8fc <__ieee754_rem_pio2+0x344>)
 800c6e0:	4598      	cmp	r8, r3
 800c6e2:	f300 80d9 	bgt.w	800c898 <__ieee754_rem_pio2+0x2e0>
 800c6e6:	f7ff fe2b 	bl	800c340 <fabs>
 800c6ea:	ec55 4b10 	vmov	r4, r5, d0
 800c6ee:	ee10 0a10 	vmov	r0, s0
 800c6f2:	a379      	add	r3, pc, #484	; (adr r3, 800c8d8 <__ieee754_rem_pio2+0x320>)
 800c6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f8:	4629      	mov	r1, r5
 800c6fa:	f7f3 ff7d 	bl	80005f8 <__aeabi_dmul>
 800c6fe:	4b80      	ldr	r3, [pc, #512]	; (800c900 <__ieee754_rem_pio2+0x348>)
 800c700:	2200      	movs	r2, #0
 800c702:	f7f3 fdc3 	bl	800028c <__adddf3>
 800c706:	f7f4 fa27 	bl	8000b58 <__aeabi_d2iz>
 800c70a:	4683      	mov	fp, r0
 800c70c:	f7f3 ff0a 	bl	8000524 <__aeabi_i2d>
 800c710:	4602      	mov	r2, r0
 800c712:	460b      	mov	r3, r1
 800c714:	ec43 2b18 	vmov	d8, r2, r3
 800c718:	a367      	add	r3, pc, #412	; (adr r3, 800c8b8 <__ieee754_rem_pio2+0x300>)
 800c71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71e:	f7f3 ff6b 	bl	80005f8 <__aeabi_dmul>
 800c722:	4602      	mov	r2, r0
 800c724:	460b      	mov	r3, r1
 800c726:	4620      	mov	r0, r4
 800c728:	4629      	mov	r1, r5
 800c72a:	f7f3 fdad 	bl	8000288 <__aeabi_dsub>
 800c72e:	a364      	add	r3, pc, #400	; (adr r3, 800c8c0 <__ieee754_rem_pio2+0x308>)
 800c730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c734:	4606      	mov	r6, r0
 800c736:	460f      	mov	r7, r1
 800c738:	ec51 0b18 	vmov	r0, r1, d8
 800c73c:	f7f3 ff5c 	bl	80005f8 <__aeabi_dmul>
 800c740:	f1bb 0f1f 	cmp.w	fp, #31
 800c744:	4604      	mov	r4, r0
 800c746:	460d      	mov	r5, r1
 800c748:	dc0d      	bgt.n	800c766 <__ieee754_rem_pio2+0x1ae>
 800c74a:	4b6e      	ldr	r3, [pc, #440]	; (800c904 <__ieee754_rem_pio2+0x34c>)
 800c74c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c754:	4543      	cmp	r3, r8
 800c756:	d006      	beq.n	800c766 <__ieee754_rem_pio2+0x1ae>
 800c758:	4622      	mov	r2, r4
 800c75a:	462b      	mov	r3, r5
 800c75c:	4630      	mov	r0, r6
 800c75e:	4639      	mov	r1, r7
 800c760:	f7f3 fd92 	bl	8000288 <__aeabi_dsub>
 800c764:	e00f      	b.n	800c786 <__ieee754_rem_pio2+0x1ce>
 800c766:	462b      	mov	r3, r5
 800c768:	4622      	mov	r2, r4
 800c76a:	4630      	mov	r0, r6
 800c76c:	4639      	mov	r1, r7
 800c76e:	f7f3 fd8b 	bl	8000288 <__aeabi_dsub>
 800c772:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c776:	9303      	str	r3, [sp, #12]
 800c778:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c77c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800c780:	f1b8 0f10 	cmp.w	r8, #16
 800c784:	dc02      	bgt.n	800c78c <__ieee754_rem_pio2+0x1d4>
 800c786:	e9ca 0100 	strd	r0, r1, [sl]
 800c78a:	e039      	b.n	800c800 <__ieee754_rem_pio2+0x248>
 800c78c:	a34e      	add	r3, pc, #312	; (adr r3, 800c8c8 <__ieee754_rem_pio2+0x310>)
 800c78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c792:	ec51 0b18 	vmov	r0, r1, d8
 800c796:	f7f3 ff2f 	bl	80005f8 <__aeabi_dmul>
 800c79a:	4604      	mov	r4, r0
 800c79c:	460d      	mov	r5, r1
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4630      	mov	r0, r6
 800c7a4:	4639      	mov	r1, r7
 800c7a6:	f7f3 fd6f 	bl	8000288 <__aeabi_dsub>
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	460b      	mov	r3, r1
 800c7ae:	4680      	mov	r8, r0
 800c7b0:	4689      	mov	r9, r1
 800c7b2:	4630      	mov	r0, r6
 800c7b4:	4639      	mov	r1, r7
 800c7b6:	f7f3 fd67 	bl	8000288 <__aeabi_dsub>
 800c7ba:	4622      	mov	r2, r4
 800c7bc:	462b      	mov	r3, r5
 800c7be:	f7f3 fd63 	bl	8000288 <__aeabi_dsub>
 800c7c2:	a343      	add	r3, pc, #268	; (adr r3, 800c8d0 <__ieee754_rem_pio2+0x318>)
 800c7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	ec51 0b18 	vmov	r0, r1, d8
 800c7d0:	f7f3 ff12 	bl	80005f8 <__aeabi_dmul>
 800c7d4:	4622      	mov	r2, r4
 800c7d6:	462b      	mov	r3, r5
 800c7d8:	f7f3 fd56 	bl	8000288 <__aeabi_dsub>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	4604      	mov	r4, r0
 800c7e2:	460d      	mov	r5, r1
 800c7e4:	4640      	mov	r0, r8
 800c7e6:	4649      	mov	r1, r9
 800c7e8:	f7f3 fd4e 	bl	8000288 <__aeabi_dsub>
 800c7ec:	9a03      	ldr	r2, [sp, #12]
 800c7ee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c7f2:	1ad3      	subs	r3, r2, r3
 800c7f4:	2b31      	cmp	r3, #49	; 0x31
 800c7f6:	dc24      	bgt.n	800c842 <__ieee754_rem_pio2+0x28a>
 800c7f8:	e9ca 0100 	strd	r0, r1, [sl]
 800c7fc:	4646      	mov	r6, r8
 800c7fe:	464f      	mov	r7, r9
 800c800:	e9da 8900 	ldrd	r8, r9, [sl]
 800c804:	4630      	mov	r0, r6
 800c806:	4642      	mov	r2, r8
 800c808:	464b      	mov	r3, r9
 800c80a:	4639      	mov	r1, r7
 800c80c:	f7f3 fd3c 	bl	8000288 <__aeabi_dsub>
 800c810:	462b      	mov	r3, r5
 800c812:	4622      	mov	r2, r4
 800c814:	f7f3 fd38 	bl	8000288 <__aeabi_dsub>
 800c818:	9b02      	ldr	r3, [sp, #8]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c820:	f6bf af0a 	bge.w	800c638 <__ieee754_rem_pio2+0x80>
 800c824:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c828:	f8ca 3004 	str.w	r3, [sl, #4]
 800c82c:	f8ca 8000 	str.w	r8, [sl]
 800c830:	f8ca 0008 	str.w	r0, [sl, #8]
 800c834:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c838:	f8ca 300c 	str.w	r3, [sl, #12]
 800c83c:	f1cb 0b00 	rsb	fp, fp, #0
 800c840:	e6fa      	b.n	800c638 <__ieee754_rem_pio2+0x80>
 800c842:	a327      	add	r3, pc, #156	; (adr r3, 800c8e0 <__ieee754_rem_pio2+0x328>)
 800c844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c848:	ec51 0b18 	vmov	r0, r1, d8
 800c84c:	f7f3 fed4 	bl	80005f8 <__aeabi_dmul>
 800c850:	4604      	mov	r4, r0
 800c852:	460d      	mov	r5, r1
 800c854:	4602      	mov	r2, r0
 800c856:	460b      	mov	r3, r1
 800c858:	4640      	mov	r0, r8
 800c85a:	4649      	mov	r1, r9
 800c85c:	f7f3 fd14 	bl	8000288 <__aeabi_dsub>
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	4606      	mov	r6, r0
 800c866:	460f      	mov	r7, r1
 800c868:	4640      	mov	r0, r8
 800c86a:	4649      	mov	r1, r9
 800c86c:	f7f3 fd0c 	bl	8000288 <__aeabi_dsub>
 800c870:	4622      	mov	r2, r4
 800c872:	462b      	mov	r3, r5
 800c874:	f7f3 fd08 	bl	8000288 <__aeabi_dsub>
 800c878:	a31b      	add	r3, pc, #108	; (adr r3, 800c8e8 <__ieee754_rem_pio2+0x330>)
 800c87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87e:	4604      	mov	r4, r0
 800c880:	460d      	mov	r5, r1
 800c882:	ec51 0b18 	vmov	r0, r1, d8
 800c886:	f7f3 feb7 	bl	80005f8 <__aeabi_dmul>
 800c88a:	4622      	mov	r2, r4
 800c88c:	462b      	mov	r3, r5
 800c88e:	f7f3 fcfb 	bl	8000288 <__aeabi_dsub>
 800c892:	4604      	mov	r4, r0
 800c894:	460d      	mov	r5, r1
 800c896:	e75f      	b.n	800c758 <__ieee754_rem_pio2+0x1a0>
 800c898:	4b1b      	ldr	r3, [pc, #108]	; (800c908 <__ieee754_rem_pio2+0x350>)
 800c89a:	4598      	cmp	r8, r3
 800c89c:	dd36      	ble.n	800c90c <__ieee754_rem_pio2+0x354>
 800c89e:	ee10 2a10 	vmov	r2, s0
 800c8a2:	462b      	mov	r3, r5
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	4629      	mov	r1, r5
 800c8a8:	f7f3 fcee 	bl	8000288 <__aeabi_dsub>
 800c8ac:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c8b0:	e9ca 0100 	strd	r0, r1, [sl]
 800c8b4:	e694      	b.n	800c5e0 <__ieee754_rem_pio2+0x28>
 800c8b6:	bf00      	nop
 800c8b8:	54400000 	.word	0x54400000
 800c8bc:	3ff921fb 	.word	0x3ff921fb
 800c8c0:	1a626331 	.word	0x1a626331
 800c8c4:	3dd0b461 	.word	0x3dd0b461
 800c8c8:	1a600000 	.word	0x1a600000
 800c8cc:	3dd0b461 	.word	0x3dd0b461
 800c8d0:	2e037073 	.word	0x2e037073
 800c8d4:	3ba3198a 	.word	0x3ba3198a
 800c8d8:	6dc9c883 	.word	0x6dc9c883
 800c8dc:	3fe45f30 	.word	0x3fe45f30
 800c8e0:	2e000000 	.word	0x2e000000
 800c8e4:	3ba3198a 	.word	0x3ba3198a
 800c8e8:	252049c1 	.word	0x252049c1
 800c8ec:	397b839a 	.word	0x397b839a
 800c8f0:	3fe921fb 	.word	0x3fe921fb
 800c8f4:	4002d97b 	.word	0x4002d97b
 800c8f8:	3ff921fb 	.word	0x3ff921fb
 800c8fc:	413921fb 	.word	0x413921fb
 800c900:	3fe00000 	.word	0x3fe00000
 800c904:	0800e2bc 	.word	0x0800e2bc
 800c908:	7fefffff 	.word	0x7fefffff
 800c90c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800c910:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800c914:	ee10 0a10 	vmov	r0, s0
 800c918:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800c91c:	ee10 6a10 	vmov	r6, s0
 800c920:	460f      	mov	r7, r1
 800c922:	f7f4 f919 	bl	8000b58 <__aeabi_d2iz>
 800c926:	f7f3 fdfd 	bl	8000524 <__aeabi_i2d>
 800c92a:	4602      	mov	r2, r0
 800c92c:	460b      	mov	r3, r1
 800c92e:	4630      	mov	r0, r6
 800c930:	4639      	mov	r1, r7
 800c932:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c936:	f7f3 fca7 	bl	8000288 <__aeabi_dsub>
 800c93a:	4b22      	ldr	r3, [pc, #136]	; (800c9c4 <__ieee754_rem_pio2+0x40c>)
 800c93c:	2200      	movs	r2, #0
 800c93e:	f7f3 fe5b 	bl	80005f8 <__aeabi_dmul>
 800c942:	460f      	mov	r7, r1
 800c944:	4606      	mov	r6, r0
 800c946:	f7f4 f907 	bl	8000b58 <__aeabi_d2iz>
 800c94a:	f7f3 fdeb 	bl	8000524 <__aeabi_i2d>
 800c94e:	4602      	mov	r2, r0
 800c950:	460b      	mov	r3, r1
 800c952:	4630      	mov	r0, r6
 800c954:	4639      	mov	r1, r7
 800c956:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c95a:	f7f3 fc95 	bl	8000288 <__aeabi_dsub>
 800c95e:	4b19      	ldr	r3, [pc, #100]	; (800c9c4 <__ieee754_rem_pio2+0x40c>)
 800c960:	2200      	movs	r2, #0
 800c962:	f7f3 fe49 	bl	80005f8 <__aeabi_dmul>
 800c966:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c96a:	ad04      	add	r5, sp, #16
 800c96c:	f04f 0803 	mov.w	r8, #3
 800c970:	46a9      	mov	r9, r5
 800c972:	2600      	movs	r6, #0
 800c974:	2700      	movs	r7, #0
 800c976:	4632      	mov	r2, r6
 800c978:	463b      	mov	r3, r7
 800c97a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800c97e:	46c3      	mov	fp, r8
 800c980:	3d08      	subs	r5, #8
 800c982:	f108 38ff 	add.w	r8, r8, #4294967295
 800c986:	f7f4 f89f 	bl	8000ac8 <__aeabi_dcmpeq>
 800c98a:	2800      	cmp	r0, #0
 800c98c:	d1f3      	bne.n	800c976 <__ieee754_rem_pio2+0x3be>
 800c98e:	4b0e      	ldr	r3, [pc, #56]	; (800c9c8 <__ieee754_rem_pio2+0x410>)
 800c990:	9301      	str	r3, [sp, #4]
 800c992:	2302      	movs	r3, #2
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	4622      	mov	r2, r4
 800c998:	465b      	mov	r3, fp
 800c99a:	4651      	mov	r1, sl
 800c99c:	4648      	mov	r0, r9
 800c99e:	f000 f997 	bl	800ccd0 <__kernel_rem_pio2>
 800c9a2:	9b02      	ldr	r3, [sp, #8]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	4683      	mov	fp, r0
 800c9a8:	f6bf ae46 	bge.w	800c638 <__ieee754_rem_pio2+0x80>
 800c9ac:	f8da 3004 	ldr.w	r3, [sl, #4]
 800c9b0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c9b4:	f8ca 3004 	str.w	r3, [sl, #4]
 800c9b8:	f8da 300c 	ldr.w	r3, [sl, #12]
 800c9bc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c9c0:	e73a      	b.n	800c838 <__ieee754_rem_pio2+0x280>
 800c9c2:	bf00      	nop
 800c9c4:	41700000 	.word	0x41700000
 800c9c8:	0800e33c 	.word	0x0800e33c

0800c9cc <__ieee754_sqrt>:
 800c9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d0:	ec55 4b10 	vmov	r4, r5, d0
 800c9d4:	4e56      	ldr	r6, [pc, #344]	; (800cb30 <__ieee754_sqrt+0x164>)
 800c9d6:	43ae      	bics	r6, r5
 800c9d8:	ee10 0a10 	vmov	r0, s0
 800c9dc:	ee10 3a10 	vmov	r3, s0
 800c9e0:	4629      	mov	r1, r5
 800c9e2:	462a      	mov	r2, r5
 800c9e4:	d110      	bne.n	800ca08 <__ieee754_sqrt+0x3c>
 800c9e6:	ee10 2a10 	vmov	r2, s0
 800c9ea:	462b      	mov	r3, r5
 800c9ec:	f7f3 fe04 	bl	80005f8 <__aeabi_dmul>
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	4629      	mov	r1, r5
 800c9f8:	f7f3 fc48 	bl	800028c <__adddf3>
 800c9fc:	4604      	mov	r4, r0
 800c9fe:	460d      	mov	r5, r1
 800ca00:	ec45 4b10 	vmov	d0, r4, r5
 800ca04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca08:	2d00      	cmp	r5, #0
 800ca0a:	dc10      	bgt.n	800ca2e <__ieee754_sqrt+0x62>
 800ca0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ca10:	4330      	orrs	r0, r6
 800ca12:	d0f5      	beq.n	800ca00 <__ieee754_sqrt+0x34>
 800ca14:	b15d      	cbz	r5, 800ca2e <__ieee754_sqrt+0x62>
 800ca16:	ee10 2a10 	vmov	r2, s0
 800ca1a:	462b      	mov	r3, r5
 800ca1c:	ee10 0a10 	vmov	r0, s0
 800ca20:	f7f3 fc32 	bl	8000288 <__aeabi_dsub>
 800ca24:	4602      	mov	r2, r0
 800ca26:	460b      	mov	r3, r1
 800ca28:	f7f3 ff10 	bl	800084c <__aeabi_ddiv>
 800ca2c:	e7e6      	b.n	800c9fc <__ieee754_sqrt+0x30>
 800ca2e:	1509      	asrs	r1, r1, #20
 800ca30:	d076      	beq.n	800cb20 <__ieee754_sqrt+0x154>
 800ca32:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800ca36:	07ce      	lsls	r6, r1, #31
 800ca38:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800ca3c:	bf5e      	ittt	pl
 800ca3e:	0fda      	lsrpl	r2, r3, #31
 800ca40:	005b      	lslpl	r3, r3, #1
 800ca42:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800ca46:	0fda      	lsrs	r2, r3, #31
 800ca48:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800ca4c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800ca50:	2000      	movs	r0, #0
 800ca52:	106d      	asrs	r5, r5, #1
 800ca54:	005b      	lsls	r3, r3, #1
 800ca56:	f04f 0e16 	mov.w	lr, #22
 800ca5a:	4684      	mov	ip, r0
 800ca5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ca60:	eb0c 0401 	add.w	r4, ip, r1
 800ca64:	4294      	cmp	r4, r2
 800ca66:	bfde      	ittt	le
 800ca68:	1b12      	suble	r2, r2, r4
 800ca6a:	eb04 0c01 	addle.w	ip, r4, r1
 800ca6e:	1840      	addle	r0, r0, r1
 800ca70:	0052      	lsls	r2, r2, #1
 800ca72:	f1be 0e01 	subs.w	lr, lr, #1
 800ca76:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800ca7a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ca7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca82:	d1ed      	bne.n	800ca60 <__ieee754_sqrt+0x94>
 800ca84:	4671      	mov	r1, lr
 800ca86:	2720      	movs	r7, #32
 800ca88:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ca8c:	4562      	cmp	r2, ip
 800ca8e:	eb04 060e 	add.w	r6, r4, lr
 800ca92:	dc02      	bgt.n	800ca9a <__ieee754_sqrt+0xce>
 800ca94:	d113      	bne.n	800cabe <__ieee754_sqrt+0xf2>
 800ca96:	429e      	cmp	r6, r3
 800ca98:	d811      	bhi.n	800cabe <__ieee754_sqrt+0xf2>
 800ca9a:	2e00      	cmp	r6, #0
 800ca9c:	eb06 0e04 	add.w	lr, r6, r4
 800caa0:	da43      	bge.n	800cb2a <__ieee754_sqrt+0x15e>
 800caa2:	f1be 0f00 	cmp.w	lr, #0
 800caa6:	db40      	blt.n	800cb2a <__ieee754_sqrt+0x15e>
 800caa8:	f10c 0801 	add.w	r8, ip, #1
 800caac:	eba2 020c 	sub.w	r2, r2, ip
 800cab0:	429e      	cmp	r6, r3
 800cab2:	bf88      	it	hi
 800cab4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800cab8:	1b9b      	subs	r3, r3, r6
 800caba:	4421      	add	r1, r4
 800cabc:	46c4      	mov	ip, r8
 800cabe:	0052      	lsls	r2, r2, #1
 800cac0:	3f01      	subs	r7, #1
 800cac2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800cac6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800caca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cace:	d1dd      	bne.n	800ca8c <__ieee754_sqrt+0xc0>
 800cad0:	4313      	orrs	r3, r2
 800cad2:	d006      	beq.n	800cae2 <__ieee754_sqrt+0x116>
 800cad4:	1c4c      	adds	r4, r1, #1
 800cad6:	bf13      	iteet	ne
 800cad8:	3101      	addne	r1, #1
 800cada:	3001      	addeq	r0, #1
 800cadc:	4639      	moveq	r1, r7
 800cade:	f021 0101 	bicne.w	r1, r1, #1
 800cae2:	1043      	asrs	r3, r0, #1
 800cae4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800cae8:	0849      	lsrs	r1, r1, #1
 800caea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800caee:	07c2      	lsls	r2, r0, #31
 800caf0:	bf48      	it	mi
 800caf2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800caf6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800cafa:	460c      	mov	r4, r1
 800cafc:	463d      	mov	r5, r7
 800cafe:	e77f      	b.n	800ca00 <__ieee754_sqrt+0x34>
 800cb00:	0ada      	lsrs	r2, r3, #11
 800cb02:	3815      	subs	r0, #21
 800cb04:	055b      	lsls	r3, r3, #21
 800cb06:	2a00      	cmp	r2, #0
 800cb08:	d0fa      	beq.n	800cb00 <__ieee754_sqrt+0x134>
 800cb0a:	02d7      	lsls	r7, r2, #11
 800cb0c:	d50a      	bpl.n	800cb24 <__ieee754_sqrt+0x158>
 800cb0e:	f1c1 0420 	rsb	r4, r1, #32
 800cb12:	fa23 f404 	lsr.w	r4, r3, r4
 800cb16:	1e4d      	subs	r5, r1, #1
 800cb18:	408b      	lsls	r3, r1
 800cb1a:	4322      	orrs	r2, r4
 800cb1c:	1b41      	subs	r1, r0, r5
 800cb1e:	e788      	b.n	800ca32 <__ieee754_sqrt+0x66>
 800cb20:	4608      	mov	r0, r1
 800cb22:	e7f0      	b.n	800cb06 <__ieee754_sqrt+0x13a>
 800cb24:	0052      	lsls	r2, r2, #1
 800cb26:	3101      	adds	r1, #1
 800cb28:	e7ef      	b.n	800cb0a <__ieee754_sqrt+0x13e>
 800cb2a:	46e0      	mov	r8, ip
 800cb2c:	e7be      	b.n	800caac <__ieee754_sqrt+0xe0>
 800cb2e:	bf00      	nop
 800cb30:	7ff00000 	.word	0x7ff00000

0800cb34 <__ieee754_sqrtf>:
 800cb34:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cb38:	4770      	bx	lr
 800cb3a:	0000      	movs	r0, r0
 800cb3c:	0000      	movs	r0, r0
	...

0800cb40 <__kernel_cos>:
 800cb40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb44:	ec57 6b10 	vmov	r6, r7, d0
 800cb48:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cb4c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cb50:	ed8d 1b00 	vstr	d1, [sp]
 800cb54:	da07      	bge.n	800cb66 <__kernel_cos+0x26>
 800cb56:	ee10 0a10 	vmov	r0, s0
 800cb5a:	4639      	mov	r1, r7
 800cb5c:	f7f3 fffc 	bl	8000b58 <__aeabi_d2iz>
 800cb60:	2800      	cmp	r0, #0
 800cb62:	f000 8088 	beq.w	800cc76 <__kernel_cos+0x136>
 800cb66:	4632      	mov	r2, r6
 800cb68:	463b      	mov	r3, r7
 800cb6a:	4630      	mov	r0, r6
 800cb6c:	4639      	mov	r1, r7
 800cb6e:	f7f3 fd43 	bl	80005f8 <__aeabi_dmul>
 800cb72:	4b51      	ldr	r3, [pc, #324]	; (800ccb8 <__kernel_cos+0x178>)
 800cb74:	2200      	movs	r2, #0
 800cb76:	4604      	mov	r4, r0
 800cb78:	460d      	mov	r5, r1
 800cb7a:	f7f3 fd3d 	bl	80005f8 <__aeabi_dmul>
 800cb7e:	a340      	add	r3, pc, #256	; (adr r3, 800cc80 <__kernel_cos+0x140>)
 800cb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb84:	4682      	mov	sl, r0
 800cb86:	468b      	mov	fp, r1
 800cb88:	4620      	mov	r0, r4
 800cb8a:	4629      	mov	r1, r5
 800cb8c:	f7f3 fd34 	bl	80005f8 <__aeabi_dmul>
 800cb90:	a33d      	add	r3, pc, #244	; (adr r3, 800cc88 <__kernel_cos+0x148>)
 800cb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb96:	f7f3 fb79 	bl	800028c <__adddf3>
 800cb9a:	4622      	mov	r2, r4
 800cb9c:	462b      	mov	r3, r5
 800cb9e:	f7f3 fd2b 	bl	80005f8 <__aeabi_dmul>
 800cba2:	a33b      	add	r3, pc, #236	; (adr r3, 800cc90 <__kernel_cos+0x150>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	f7f3 fb6e 	bl	8000288 <__aeabi_dsub>
 800cbac:	4622      	mov	r2, r4
 800cbae:	462b      	mov	r3, r5
 800cbb0:	f7f3 fd22 	bl	80005f8 <__aeabi_dmul>
 800cbb4:	a338      	add	r3, pc, #224	; (adr r3, 800cc98 <__kernel_cos+0x158>)
 800cbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbba:	f7f3 fb67 	bl	800028c <__adddf3>
 800cbbe:	4622      	mov	r2, r4
 800cbc0:	462b      	mov	r3, r5
 800cbc2:	f7f3 fd19 	bl	80005f8 <__aeabi_dmul>
 800cbc6:	a336      	add	r3, pc, #216	; (adr r3, 800cca0 <__kernel_cos+0x160>)
 800cbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbcc:	f7f3 fb5c 	bl	8000288 <__aeabi_dsub>
 800cbd0:	4622      	mov	r2, r4
 800cbd2:	462b      	mov	r3, r5
 800cbd4:	f7f3 fd10 	bl	80005f8 <__aeabi_dmul>
 800cbd8:	a333      	add	r3, pc, #204	; (adr r3, 800cca8 <__kernel_cos+0x168>)
 800cbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbde:	f7f3 fb55 	bl	800028c <__adddf3>
 800cbe2:	4622      	mov	r2, r4
 800cbe4:	462b      	mov	r3, r5
 800cbe6:	f7f3 fd07 	bl	80005f8 <__aeabi_dmul>
 800cbea:	4622      	mov	r2, r4
 800cbec:	462b      	mov	r3, r5
 800cbee:	f7f3 fd03 	bl	80005f8 <__aeabi_dmul>
 800cbf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbf6:	4604      	mov	r4, r0
 800cbf8:	460d      	mov	r5, r1
 800cbfa:	4630      	mov	r0, r6
 800cbfc:	4639      	mov	r1, r7
 800cbfe:	f7f3 fcfb 	bl	80005f8 <__aeabi_dmul>
 800cc02:	460b      	mov	r3, r1
 800cc04:	4602      	mov	r2, r0
 800cc06:	4629      	mov	r1, r5
 800cc08:	4620      	mov	r0, r4
 800cc0a:	f7f3 fb3d 	bl	8000288 <__aeabi_dsub>
 800cc0e:	4b2b      	ldr	r3, [pc, #172]	; (800ccbc <__kernel_cos+0x17c>)
 800cc10:	4598      	cmp	r8, r3
 800cc12:	4606      	mov	r6, r0
 800cc14:	460f      	mov	r7, r1
 800cc16:	dc10      	bgt.n	800cc3a <__kernel_cos+0xfa>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	4650      	mov	r0, sl
 800cc1e:	4659      	mov	r1, fp
 800cc20:	f7f3 fb32 	bl	8000288 <__aeabi_dsub>
 800cc24:	460b      	mov	r3, r1
 800cc26:	4926      	ldr	r1, [pc, #152]	; (800ccc0 <__kernel_cos+0x180>)
 800cc28:	4602      	mov	r2, r0
 800cc2a:	2000      	movs	r0, #0
 800cc2c:	f7f3 fb2c 	bl	8000288 <__aeabi_dsub>
 800cc30:	ec41 0b10 	vmov	d0, r0, r1
 800cc34:	b003      	add	sp, #12
 800cc36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc3a:	4b22      	ldr	r3, [pc, #136]	; (800ccc4 <__kernel_cos+0x184>)
 800cc3c:	4920      	ldr	r1, [pc, #128]	; (800ccc0 <__kernel_cos+0x180>)
 800cc3e:	4598      	cmp	r8, r3
 800cc40:	bfcc      	ite	gt
 800cc42:	4d21      	ldrgt	r5, [pc, #132]	; (800ccc8 <__kernel_cos+0x188>)
 800cc44:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800cc48:	2400      	movs	r4, #0
 800cc4a:	4622      	mov	r2, r4
 800cc4c:	462b      	mov	r3, r5
 800cc4e:	2000      	movs	r0, #0
 800cc50:	f7f3 fb1a 	bl	8000288 <__aeabi_dsub>
 800cc54:	4622      	mov	r2, r4
 800cc56:	4680      	mov	r8, r0
 800cc58:	4689      	mov	r9, r1
 800cc5a:	462b      	mov	r3, r5
 800cc5c:	4650      	mov	r0, sl
 800cc5e:	4659      	mov	r1, fp
 800cc60:	f7f3 fb12 	bl	8000288 <__aeabi_dsub>
 800cc64:	4632      	mov	r2, r6
 800cc66:	463b      	mov	r3, r7
 800cc68:	f7f3 fb0e 	bl	8000288 <__aeabi_dsub>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	460b      	mov	r3, r1
 800cc70:	4640      	mov	r0, r8
 800cc72:	4649      	mov	r1, r9
 800cc74:	e7da      	b.n	800cc2c <__kernel_cos+0xec>
 800cc76:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800ccb0 <__kernel_cos+0x170>
 800cc7a:	e7db      	b.n	800cc34 <__kernel_cos+0xf4>
 800cc7c:	f3af 8000 	nop.w
 800cc80:	be8838d4 	.word	0xbe8838d4
 800cc84:	bda8fae9 	.word	0xbda8fae9
 800cc88:	bdb4b1c4 	.word	0xbdb4b1c4
 800cc8c:	3e21ee9e 	.word	0x3e21ee9e
 800cc90:	809c52ad 	.word	0x809c52ad
 800cc94:	3e927e4f 	.word	0x3e927e4f
 800cc98:	19cb1590 	.word	0x19cb1590
 800cc9c:	3efa01a0 	.word	0x3efa01a0
 800cca0:	16c15177 	.word	0x16c15177
 800cca4:	3f56c16c 	.word	0x3f56c16c
 800cca8:	5555554c 	.word	0x5555554c
 800ccac:	3fa55555 	.word	0x3fa55555
 800ccb0:	00000000 	.word	0x00000000
 800ccb4:	3ff00000 	.word	0x3ff00000
 800ccb8:	3fe00000 	.word	0x3fe00000
 800ccbc:	3fd33332 	.word	0x3fd33332
 800ccc0:	3ff00000 	.word	0x3ff00000
 800ccc4:	3fe90000 	.word	0x3fe90000
 800ccc8:	3fd20000 	.word	0x3fd20000
 800cccc:	00000000 	.word	0x00000000

0800ccd0 <__kernel_rem_pio2>:
 800ccd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccd4:	ed2d 8b02 	vpush	{d8}
 800ccd8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800ccdc:	f112 0f14 	cmn.w	r2, #20
 800cce0:	9308      	str	r3, [sp, #32]
 800cce2:	9101      	str	r1, [sp, #4]
 800cce4:	4bc6      	ldr	r3, [pc, #792]	; (800d000 <__kernel_rem_pio2+0x330>)
 800cce6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800cce8:	9009      	str	r0, [sp, #36]	; 0x24
 800ccea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ccee:	9304      	str	r3, [sp, #16]
 800ccf0:	9b08      	ldr	r3, [sp, #32]
 800ccf2:	f103 33ff 	add.w	r3, r3, #4294967295
 800ccf6:	bfa8      	it	ge
 800ccf8:	1ed4      	subge	r4, r2, #3
 800ccfa:	9306      	str	r3, [sp, #24]
 800ccfc:	bfb2      	itee	lt
 800ccfe:	2400      	movlt	r4, #0
 800cd00:	2318      	movge	r3, #24
 800cd02:	fb94 f4f3 	sdivge	r4, r4, r3
 800cd06:	f06f 0317 	mvn.w	r3, #23
 800cd0a:	fb04 3303 	mla	r3, r4, r3, r3
 800cd0e:	eb03 0a02 	add.w	sl, r3, r2
 800cd12:	9b04      	ldr	r3, [sp, #16]
 800cd14:	9a06      	ldr	r2, [sp, #24]
 800cd16:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800cff0 <__kernel_rem_pio2+0x320>
 800cd1a:	eb03 0802 	add.w	r8, r3, r2
 800cd1e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cd20:	1aa7      	subs	r7, r4, r2
 800cd22:	ae20      	add	r6, sp, #128	; 0x80
 800cd24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800cd28:	2500      	movs	r5, #0
 800cd2a:	4545      	cmp	r5, r8
 800cd2c:	dd18      	ble.n	800cd60 <__kernel_rem_pio2+0x90>
 800cd2e:	9b08      	ldr	r3, [sp, #32]
 800cd30:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800cd34:	aa20      	add	r2, sp, #128	; 0x80
 800cd36:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800cff0 <__kernel_rem_pio2+0x320>
 800cd3a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800cd3e:	f1c3 0301 	rsb	r3, r3, #1
 800cd42:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800cd46:	9307      	str	r3, [sp, #28]
 800cd48:	9b07      	ldr	r3, [sp, #28]
 800cd4a:	9a04      	ldr	r2, [sp, #16]
 800cd4c:	4443      	add	r3, r8
 800cd4e:	429a      	cmp	r2, r3
 800cd50:	db2f      	blt.n	800cdb2 <__kernel_rem_pio2+0xe2>
 800cd52:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cd56:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800cd5a:	462f      	mov	r7, r5
 800cd5c:	2600      	movs	r6, #0
 800cd5e:	e01b      	b.n	800cd98 <__kernel_rem_pio2+0xc8>
 800cd60:	42ef      	cmn	r7, r5
 800cd62:	d407      	bmi.n	800cd74 <__kernel_rem_pio2+0xa4>
 800cd64:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800cd68:	f7f3 fbdc 	bl	8000524 <__aeabi_i2d>
 800cd6c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cd70:	3501      	adds	r5, #1
 800cd72:	e7da      	b.n	800cd2a <__kernel_rem_pio2+0x5a>
 800cd74:	ec51 0b18 	vmov	r0, r1, d8
 800cd78:	e7f8      	b.n	800cd6c <__kernel_rem_pio2+0x9c>
 800cd7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd7e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cd82:	f7f3 fc39 	bl	80005f8 <__aeabi_dmul>
 800cd86:	4602      	mov	r2, r0
 800cd88:	460b      	mov	r3, r1
 800cd8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd8e:	f7f3 fa7d 	bl	800028c <__adddf3>
 800cd92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd96:	3601      	adds	r6, #1
 800cd98:	9b06      	ldr	r3, [sp, #24]
 800cd9a:	429e      	cmp	r6, r3
 800cd9c:	f1a7 0708 	sub.w	r7, r7, #8
 800cda0:	ddeb      	ble.n	800cd7a <__kernel_rem_pio2+0xaa>
 800cda2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cda6:	3508      	adds	r5, #8
 800cda8:	ecab 7b02 	vstmia	fp!, {d7}
 800cdac:	f108 0801 	add.w	r8, r8, #1
 800cdb0:	e7ca      	b.n	800cd48 <__kernel_rem_pio2+0x78>
 800cdb2:	9b04      	ldr	r3, [sp, #16]
 800cdb4:	aa0c      	add	r2, sp, #48	; 0x30
 800cdb6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cdba:	930b      	str	r3, [sp, #44]	; 0x2c
 800cdbc:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800cdbe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cdc2:	9c04      	ldr	r4, [sp, #16]
 800cdc4:	930a      	str	r3, [sp, #40]	; 0x28
 800cdc6:	ab98      	add	r3, sp, #608	; 0x260
 800cdc8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cdcc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800cdd0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800cdd4:	f8cd b008 	str.w	fp, [sp, #8]
 800cdd8:	4625      	mov	r5, r4
 800cdda:	2d00      	cmp	r5, #0
 800cddc:	dc78      	bgt.n	800ced0 <__kernel_rem_pio2+0x200>
 800cdde:	ec47 6b10 	vmov	d0, r6, r7
 800cde2:	4650      	mov	r0, sl
 800cde4:	f000 fb74 	bl	800d4d0 <scalbn>
 800cde8:	ec57 6b10 	vmov	r6, r7, d0
 800cdec:	2200      	movs	r2, #0
 800cdee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800cdf2:	ee10 0a10 	vmov	r0, s0
 800cdf6:	4639      	mov	r1, r7
 800cdf8:	f7f3 fbfe 	bl	80005f8 <__aeabi_dmul>
 800cdfc:	ec41 0b10 	vmov	d0, r0, r1
 800ce00:	f7ff faaa 	bl	800c358 <floor>
 800ce04:	4b7f      	ldr	r3, [pc, #508]	; (800d004 <__kernel_rem_pio2+0x334>)
 800ce06:	ec51 0b10 	vmov	r0, r1, d0
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	f7f3 fbf4 	bl	80005f8 <__aeabi_dmul>
 800ce10:	4602      	mov	r2, r0
 800ce12:	460b      	mov	r3, r1
 800ce14:	4630      	mov	r0, r6
 800ce16:	4639      	mov	r1, r7
 800ce18:	f7f3 fa36 	bl	8000288 <__aeabi_dsub>
 800ce1c:	460f      	mov	r7, r1
 800ce1e:	4606      	mov	r6, r0
 800ce20:	f7f3 fe9a 	bl	8000b58 <__aeabi_d2iz>
 800ce24:	9007      	str	r0, [sp, #28]
 800ce26:	f7f3 fb7d 	bl	8000524 <__aeabi_i2d>
 800ce2a:	4602      	mov	r2, r0
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	4630      	mov	r0, r6
 800ce30:	4639      	mov	r1, r7
 800ce32:	f7f3 fa29 	bl	8000288 <__aeabi_dsub>
 800ce36:	f1ba 0f00 	cmp.w	sl, #0
 800ce3a:	4606      	mov	r6, r0
 800ce3c:	460f      	mov	r7, r1
 800ce3e:	dd70      	ble.n	800cf22 <__kernel_rem_pio2+0x252>
 800ce40:	1e62      	subs	r2, r4, #1
 800ce42:	ab0c      	add	r3, sp, #48	; 0x30
 800ce44:	9d07      	ldr	r5, [sp, #28]
 800ce46:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ce4a:	f1ca 0118 	rsb	r1, sl, #24
 800ce4e:	fa40 f301 	asr.w	r3, r0, r1
 800ce52:	441d      	add	r5, r3
 800ce54:	408b      	lsls	r3, r1
 800ce56:	1ac0      	subs	r0, r0, r3
 800ce58:	ab0c      	add	r3, sp, #48	; 0x30
 800ce5a:	9507      	str	r5, [sp, #28]
 800ce5c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ce60:	f1ca 0317 	rsb	r3, sl, #23
 800ce64:	fa40 f303 	asr.w	r3, r0, r3
 800ce68:	9302      	str	r3, [sp, #8]
 800ce6a:	9b02      	ldr	r3, [sp, #8]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	dd66      	ble.n	800cf3e <__kernel_rem_pio2+0x26e>
 800ce70:	9b07      	ldr	r3, [sp, #28]
 800ce72:	2200      	movs	r2, #0
 800ce74:	3301      	adds	r3, #1
 800ce76:	9307      	str	r3, [sp, #28]
 800ce78:	4615      	mov	r5, r2
 800ce7a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ce7e:	4294      	cmp	r4, r2
 800ce80:	f300 8099 	bgt.w	800cfb6 <__kernel_rem_pio2+0x2e6>
 800ce84:	f1ba 0f00 	cmp.w	sl, #0
 800ce88:	dd07      	ble.n	800ce9a <__kernel_rem_pio2+0x1ca>
 800ce8a:	f1ba 0f01 	cmp.w	sl, #1
 800ce8e:	f000 80a5 	beq.w	800cfdc <__kernel_rem_pio2+0x30c>
 800ce92:	f1ba 0f02 	cmp.w	sl, #2
 800ce96:	f000 80c1 	beq.w	800d01c <__kernel_rem_pio2+0x34c>
 800ce9a:	9b02      	ldr	r3, [sp, #8]
 800ce9c:	2b02      	cmp	r3, #2
 800ce9e:	d14e      	bne.n	800cf3e <__kernel_rem_pio2+0x26e>
 800cea0:	4632      	mov	r2, r6
 800cea2:	463b      	mov	r3, r7
 800cea4:	4958      	ldr	r1, [pc, #352]	; (800d008 <__kernel_rem_pio2+0x338>)
 800cea6:	2000      	movs	r0, #0
 800cea8:	f7f3 f9ee 	bl	8000288 <__aeabi_dsub>
 800ceac:	4606      	mov	r6, r0
 800ceae:	460f      	mov	r7, r1
 800ceb0:	2d00      	cmp	r5, #0
 800ceb2:	d044      	beq.n	800cf3e <__kernel_rem_pio2+0x26e>
 800ceb4:	4650      	mov	r0, sl
 800ceb6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800cff8 <__kernel_rem_pio2+0x328>
 800ceba:	f000 fb09 	bl	800d4d0 <scalbn>
 800cebe:	4630      	mov	r0, r6
 800cec0:	4639      	mov	r1, r7
 800cec2:	ec53 2b10 	vmov	r2, r3, d0
 800cec6:	f7f3 f9df 	bl	8000288 <__aeabi_dsub>
 800ceca:	4606      	mov	r6, r0
 800cecc:	460f      	mov	r7, r1
 800cece:	e036      	b.n	800cf3e <__kernel_rem_pio2+0x26e>
 800ced0:	4b4e      	ldr	r3, [pc, #312]	; (800d00c <__kernel_rem_pio2+0x33c>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	4630      	mov	r0, r6
 800ced6:	4639      	mov	r1, r7
 800ced8:	f7f3 fb8e 	bl	80005f8 <__aeabi_dmul>
 800cedc:	f7f3 fe3c 	bl	8000b58 <__aeabi_d2iz>
 800cee0:	f7f3 fb20 	bl	8000524 <__aeabi_i2d>
 800cee4:	4b4a      	ldr	r3, [pc, #296]	; (800d010 <__kernel_rem_pio2+0x340>)
 800cee6:	2200      	movs	r2, #0
 800cee8:	4680      	mov	r8, r0
 800ceea:	4689      	mov	r9, r1
 800ceec:	f7f3 fb84 	bl	80005f8 <__aeabi_dmul>
 800cef0:	4602      	mov	r2, r0
 800cef2:	460b      	mov	r3, r1
 800cef4:	4630      	mov	r0, r6
 800cef6:	4639      	mov	r1, r7
 800cef8:	f7f3 f9c6 	bl	8000288 <__aeabi_dsub>
 800cefc:	f7f3 fe2c 	bl	8000b58 <__aeabi_d2iz>
 800cf00:	9b02      	ldr	r3, [sp, #8]
 800cf02:	f843 0b04 	str.w	r0, [r3], #4
 800cf06:	3d01      	subs	r5, #1
 800cf08:	9302      	str	r3, [sp, #8]
 800cf0a:	ab70      	add	r3, sp, #448	; 0x1c0
 800cf0c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cf10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf14:	4640      	mov	r0, r8
 800cf16:	4649      	mov	r1, r9
 800cf18:	f7f3 f9b8 	bl	800028c <__adddf3>
 800cf1c:	4606      	mov	r6, r0
 800cf1e:	460f      	mov	r7, r1
 800cf20:	e75b      	b.n	800cdda <__kernel_rem_pio2+0x10a>
 800cf22:	d105      	bne.n	800cf30 <__kernel_rem_pio2+0x260>
 800cf24:	1e63      	subs	r3, r4, #1
 800cf26:	aa0c      	add	r2, sp, #48	; 0x30
 800cf28:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800cf2c:	15c3      	asrs	r3, r0, #23
 800cf2e:	e79b      	b.n	800ce68 <__kernel_rem_pio2+0x198>
 800cf30:	4b38      	ldr	r3, [pc, #224]	; (800d014 <__kernel_rem_pio2+0x344>)
 800cf32:	2200      	movs	r2, #0
 800cf34:	f7f3 fde6 	bl	8000b04 <__aeabi_dcmpge>
 800cf38:	2800      	cmp	r0, #0
 800cf3a:	d139      	bne.n	800cfb0 <__kernel_rem_pio2+0x2e0>
 800cf3c:	9002      	str	r0, [sp, #8]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	2300      	movs	r3, #0
 800cf42:	4630      	mov	r0, r6
 800cf44:	4639      	mov	r1, r7
 800cf46:	f7f3 fdbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf4a:	2800      	cmp	r0, #0
 800cf4c:	f000 80b4 	beq.w	800d0b8 <__kernel_rem_pio2+0x3e8>
 800cf50:	f104 3bff 	add.w	fp, r4, #4294967295
 800cf54:	465b      	mov	r3, fp
 800cf56:	2200      	movs	r2, #0
 800cf58:	9904      	ldr	r1, [sp, #16]
 800cf5a:	428b      	cmp	r3, r1
 800cf5c:	da65      	bge.n	800d02a <__kernel_rem_pio2+0x35a>
 800cf5e:	2a00      	cmp	r2, #0
 800cf60:	d07b      	beq.n	800d05a <__kernel_rem_pio2+0x38a>
 800cf62:	ab0c      	add	r3, sp, #48	; 0x30
 800cf64:	f1aa 0a18 	sub.w	sl, sl, #24
 800cf68:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f000 80a0 	beq.w	800d0b2 <__kernel_rem_pio2+0x3e2>
 800cf72:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800cff8 <__kernel_rem_pio2+0x328>
 800cf76:	4650      	mov	r0, sl
 800cf78:	f000 faaa 	bl	800d4d0 <scalbn>
 800cf7c:	4f23      	ldr	r7, [pc, #140]	; (800d00c <__kernel_rem_pio2+0x33c>)
 800cf7e:	ec55 4b10 	vmov	r4, r5, d0
 800cf82:	46d8      	mov	r8, fp
 800cf84:	2600      	movs	r6, #0
 800cf86:	f1b8 0f00 	cmp.w	r8, #0
 800cf8a:	f280 80cf 	bge.w	800d12c <__kernel_rem_pio2+0x45c>
 800cf8e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800cff0 <__kernel_rem_pio2+0x320>
 800cf92:	465f      	mov	r7, fp
 800cf94:	f04f 0800 	mov.w	r8, #0
 800cf98:	2f00      	cmp	r7, #0
 800cf9a:	f2c0 80fd 	blt.w	800d198 <__kernel_rem_pio2+0x4c8>
 800cf9e:	ab70      	add	r3, sp, #448	; 0x1c0
 800cfa0:	f8df a074 	ldr.w	sl, [pc, #116]	; 800d018 <__kernel_rem_pio2+0x348>
 800cfa4:	ec55 4b18 	vmov	r4, r5, d8
 800cfa8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800cfac:	2600      	movs	r6, #0
 800cfae:	e0e5      	b.n	800d17c <__kernel_rem_pio2+0x4ac>
 800cfb0:	2302      	movs	r3, #2
 800cfb2:	9302      	str	r3, [sp, #8]
 800cfb4:	e75c      	b.n	800ce70 <__kernel_rem_pio2+0x1a0>
 800cfb6:	f8db 3000 	ldr.w	r3, [fp]
 800cfba:	b955      	cbnz	r5, 800cfd2 <__kernel_rem_pio2+0x302>
 800cfbc:	b123      	cbz	r3, 800cfc8 <__kernel_rem_pio2+0x2f8>
 800cfbe:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cfc2:	f8cb 3000 	str.w	r3, [fp]
 800cfc6:	2301      	movs	r3, #1
 800cfc8:	3201      	adds	r2, #1
 800cfca:	f10b 0b04 	add.w	fp, fp, #4
 800cfce:	461d      	mov	r5, r3
 800cfd0:	e755      	b.n	800ce7e <__kernel_rem_pio2+0x1ae>
 800cfd2:	1acb      	subs	r3, r1, r3
 800cfd4:	f8cb 3000 	str.w	r3, [fp]
 800cfd8:	462b      	mov	r3, r5
 800cfda:	e7f5      	b.n	800cfc8 <__kernel_rem_pio2+0x2f8>
 800cfdc:	1e62      	subs	r2, r4, #1
 800cfde:	ab0c      	add	r3, sp, #48	; 0x30
 800cfe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfe4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cfe8:	a90c      	add	r1, sp, #48	; 0x30
 800cfea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cfee:	e754      	b.n	800ce9a <__kernel_rem_pio2+0x1ca>
	...
 800cffc:	3ff00000 	.word	0x3ff00000
 800d000:	0800e488 	.word	0x0800e488
 800d004:	40200000 	.word	0x40200000
 800d008:	3ff00000 	.word	0x3ff00000
 800d00c:	3e700000 	.word	0x3e700000
 800d010:	41700000 	.word	0x41700000
 800d014:	3fe00000 	.word	0x3fe00000
 800d018:	0800e448 	.word	0x0800e448
 800d01c:	1e62      	subs	r2, r4, #1
 800d01e:	ab0c      	add	r3, sp, #48	; 0x30
 800d020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d024:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d028:	e7de      	b.n	800cfe8 <__kernel_rem_pio2+0x318>
 800d02a:	a90c      	add	r1, sp, #48	; 0x30
 800d02c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d030:	3b01      	subs	r3, #1
 800d032:	430a      	orrs	r2, r1
 800d034:	e790      	b.n	800cf58 <__kernel_rem_pio2+0x288>
 800d036:	3301      	adds	r3, #1
 800d038:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d03c:	2900      	cmp	r1, #0
 800d03e:	d0fa      	beq.n	800d036 <__kernel_rem_pio2+0x366>
 800d040:	9a08      	ldr	r2, [sp, #32]
 800d042:	18e3      	adds	r3, r4, r3
 800d044:	18a6      	adds	r6, r4, r2
 800d046:	aa20      	add	r2, sp, #128	; 0x80
 800d048:	1c65      	adds	r5, r4, #1
 800d04a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800d04e:	9302      	str	r3, [sp, #8]
 800d050:	9b02      	ldr	r3, [sp, #8]
 800d052:	42ab      	cmp	r3, r5
 800d054:	da04      	bge.n	800d060 <__kernel_rem_pio2+0x390>
 800d056:	461c      	mov	r4, r3
 800d058:	e6b5      	b.n	800cdc6 <__kernel_rem_pio2+0xf6>
 800d05a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d05c:	2301      	movs	r3, #1
 800d05e:	e7eb      	b.n	800d038 <__kernel_rem_pio2+0x368>
 800d060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d062:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d066:	f7f3 fa5d 	bl	8000524 <__aeabi_i2d>
 800d06a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d06e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d070:	46b3      	mov	fp, r6
 800d072:	461c      	mov	r4, r3
 800d074:	2700      	movs	r7, #0
 800d076:	f04f 0800 	mov.w	r8, #0
 800d07a:	f04f 0900 	mov.w	r9, #0
 800d07e:	9b06      	ldr	r3, [sp, #24]
 800d080:	429f      	cmp	r7, r3
 800d082:	dd06      	ble.n	800d092 <__kernel_rem_pio2+0x3c2>
 800d084:	ab70      	add	r3, sp, #448	; 0x1c0
 800d086:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d08a:	e9c3 8900 	strd	r8, r9, [r3]
 800d08e:	3501      	adds	r5, #1
 800d090:	e7de      	b.n	800d050 <__kernel_rem_pio2+0x380>
 800d092:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d096:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d09a:	f7f3 faad 	bl	80005f8 <__aeabi_dmul>
 800d09e:	4602      	mov	r2, r0
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	4640      	mov	r0, r8
 800d0a4:	4649      	mov	r1, r9
 800d0a6:	f7f3 f8f1 	bl	800028c <__adddf3>
 800d0aa:	3701      	adds	r7, #1
 800d0ac:	4680      	mov	r8, r0
 800d0ae:	4689      	mov	r9, r1
 800d0b0:	e7e5      	b.n	800d07e <__kernel_rem_pio2+0x3ae>
 800d0b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d0b6:	e754      	b.n	800cf62 <__kernel_rem_pio2+0x292>
 800d0b8:	ec47 6b10 	vmov	d0, r6, r7
 800d0bc:	f1ca 0000 	rsb	r0, sl, #0
 800d0c0:	f000 fa06 	bl	800d4d0 <scalbn>
 800d0c4:	ec57 6b10 	vmov	r6, r7, d0
 800d0c8:	4b9f      	ldr	r3, [pc, #636]	; (800d348 <__kernel_rem_pio2+0x678>)
 800d0ca:	ee10 0a10 	vmov	r0, s0
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	4639      	mov	r1, r7
 800d0d2:	f7f3 fd17 	bl	8000b04 <__aeabi_dcmpge>
 800d0d6:	b300      	cbz	r0, 800d11a <__kernel_rem_pio2+0x44a>
 800d0d8:	4b9c      	ldr	r3, [pc, #624]	; (800d34c <__kernel_rem_pio2+0x67c>)
 800d0da:	2200      	movs	r2, #0
 800d0dc:	4630      	mov	r0, r6
 800d0de:	4639      	mov	r1, r7
 800d0e0:	f7f3 fa8a 	bl	80005f8 <__aeabi_dmul>
 800d0e4:	f7f3 fd38 	bl	8000b58 <__aeabi_d2iz>
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	f7f3 fa1b 	bl	8000524 <__aeabi_i2d>
 800d0ee:	4b96      	ldr	r3, [pc, #600]	; (800d348 <__kernel_rem_pio2+0x678>)
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f7f3 fa81 	bl	80005f8 <__aeabi_dmul>
 800d0f6:	460b      	mov	r3, r1
 800d0f8:	4602      	mov	r2, r0
 800d0fa:	4639      	mov	r1, r7
 800d0fc:	4630      	mov	r0, r6
 800d0fe:	f7f3 f8c3 	bl	8000288 <__aeabi_dsub>
 800d102:	f7f3 fd29 	bl	8000b58 <__aeabi_d2iz>
 800d106:	f104 0b01 	add.w	fp, r4, #1
 800d10a:	ab0c      	add	r3, sp, #48	; 0x30
 800d10c:	f10a 0a18 	add.w	sl, sl, #24
 800d110:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d114:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800d118:	e72b      	b.n	800cf72 <__kernel_rem_pio2+0x2a2>
 800d11a:	4630      	mov	r0, r6
 800d11c:	4639      	mov	r1, r7
 800d11e:	f7f3 fd1b 	bl	8000b58 <__aeabi_d2iz>
 800d122:	ab0c      	add	r3, sp, #48	; 0x30
 800d124:	46a3      	mov	fp, r4
 800d126:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d12a:	e722      	b.n	800cf72 <__kernel_rem_pio2+0x2a2>
 800d12c:	ab70      	add	r3, sp, #448	; 0x1c0
 800d12e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800d132:	ab0c      	add	r3, sp, #48	; 0x30
 800d134:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d138:	f7f3 f9f4 	bl	8000524 <__aeabi_i2d>
 800d13c:	4622      	mov	r2, r4
 800d13e:	462b      	mov	r3, r5
 800d140:	f7f3 fa5a 	bl	80005f8 <__aeabi_dmul>
 800d144:	4632      	mov	r2, r6
 800d146:	e9c9 0100 	strd	r0, r1, [r9]
 800d14a:	463b      	mov	r3, r7
 800d14c:	4620      	mov	r0, r4
 800d14e:	4629      	mov	r1, r5
 800d150:	f7f3 fa52 	bl	80005f8 <__aeabi_dmul>
 800d154:	f108 38ff 	add.w	r8, r8, #4294967295
 800d158:	4604      	mov	r4, r0
 800d15a:	460d      	mov	r5, r1
 800d15c:	e713      	b.n	800cf86 <__kernel_rem_pio2+0x2b6>
 800d15e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800d162:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800d166:	f7f3 fa47 	bl	80005f8 <__aeabi_dmul>
 800d16a:	4602      	mov	r2, r0
 800d16c:	460b      	mov	r3, r1
 800d16e:	4620      	mov	r0, r4
 800d170:	4629      	mov	r1, r5
 800d172:	f7f3 f88b 	bl	800028c <__adddf3>
 800d176:	3601      	adds	r6, #1
 800d178:	4604      	mov	r4, r0
 800d17a:	460d      	mov	r5, r1
 800d17c:	9b04      	ldr	r3, [sp, #16]
 800d17e:	429e      	cmp	r6, r3
 800d180:	dc01      	bgt.n	800d186 <__kernel_rem_pio2+0x4b6>
 800d182:	45b0      	cmp	r8, r6
 800d184:	daeb      	bge.n	800d15e <__kernel_rem_pio2+0x48e>
 800d186:	ab48      	add	r3, sp, #288	; 0x120
 800d188:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d18c:	e9c3 4500 	strd	r4, r5, [r3]
 800d190:	3f01      	subs	r7, #1
 800d192:	f108 0801 	add.w	r8, r8, #1
 800d196:	e6ff      	b.n	800cf98 <__kernel_rem_pio2+0x2c8>
 800d198:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	dc0b      	bgt.n	800d1b6 <__kernel_rem_pio2+0x4e6>
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	dc6e      	bgt.n	800d280 <__kernel_rem_pio2+0x5b0>
 800d1a2:	d045      	beq.n	800d230 <__kernel_rem_pio2+0x560>
 800d1a4:	9b07      	ldr	r3, [sp, #28]
 800d1a6:	f003 0007 	and.w	r0, r3, #7
 800d1aa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d1ae:	ecbd 8b02 	vpop	{d8}
 800d1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d1b8:	2b03      	cmp	r3, #3
 800d1ba:	d1f3      	bne.n	800d1a4 <__kernel_rem_pio2+0x4d4>
 800d1bc:	ab48      	add	r3, sp, #288	; 0x120
 800d1be:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800d1c2:	46d0      	mov	r8, sl
 800d1c4:	46d9      	mov	r9, fp
 800d1c6:	f1b9 0f00 	cmp.w	r9, #0
 800d1ca:	f1a8 0808 	sub.w	r8, r8, #8
 800d1ce:	dc64      	bgt.n	800d29a <__kernel_rem_pio2+0x5ca>
 800d1d0:	465c      	mov	r4, fp
 800d1d2:	2c01      	cmp	r4, #1
 800d1d4:	f1aa 0a08 	sub.w	sl, sl, #8
 800d1d8:	dc7e      	bgt.n	800d2d8 <__kernel_rem_pio2+0x608>
 800d1da:	2000      	movs	r0, #0
 800d1dc:	2100      	movs	r1, #0
 800d1de:	f1bb 0f01 	cmp.w	fp, #1
 800d1e2:	f300 8097 	bgt.w	800d314 <__kernel_rem_pio2+0x644>
 800d1e6:	9b02      	ldr	r3, [sp, #8]
 800d1e8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800d1ec:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	f040 8099 	bne.w	800d328 <__kernel_rem_pio2+0x658>
 800d1f6:	9b01      	ldr	r3, [sp, #4]
 800d1f8:	e9c3 5600 	strd	r5, r6, [r3]
 800d1fc:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d200:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d204:	e7ce      	b.n	800d1a4 <__kernel_rem_pio2+0x4d4>
 800d206:	ab48      	add	r3, sp, #288	; 0x120
 800d208:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d210:	f7f3 f83c 	bl	800028c <__adddf3>
 800d214:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d218:	f1bb 0f00 	cmp.w	fp, #0
 800d21c:	daf3      	bge.n	800d206 <__kernel_rem_pio2+0x536>
 800d21e:	9b02      	ldr	r3, [sp, #8]
 800d220:	b113      	cbz	r3, 800d228 <__kernel_rem_pio2+0x558>
 800d222:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d226:	4619      	mov	r1, r3
 800d228:	9b01      	ldr	r3, [sp, #4]
 800d22a:	e9c3 0100 	strd	r0, r1, [r3]
 800d22e:	e7b9      	b.n	800d1a4 <__kernel_rem_pio2+0x4d4>
 800d230:	2000      	movs	r0, #0
 800d232:	2100      	movs	r1, #0
 800d234:	e7f0      	b.n	800d218 <__kernel_rem_pio2+0x548>
 800d236:	ab48      	add	r3, sp, #288	; 0x120
 800d238:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d240:	f7f3 f824 	bl	800028c <__adddf3>
 800d244:	3c01      	subs	r4, #1
 800d246:	2c00      	cmp	r4, #0
 800d248:	daf5      	bge.n	800d236 <__kernel_rem_pio2+0x566>
 800d24a:	9b02      	ldr	r3, [sp, #8]
 800d24c:	b1e3      	cbz	r3, 800d288 <__kernel_rem_pio2+0x5b8>
 800d24e:	4602      	mov	r2, r0
 800d250:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d254:	9c01      	ldr	r4, [sp, #4]
 800d256:	e9c4 2300 	strd	r2, r3, [r4]
 800d25a:	4602      	mov	r2, r0
 800d25c:	460b      	mov	r3, r1
 800d25e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d262:	f7f3 f811 	bl	8000288 <__aeabi_dsub>
 800d266:	ad4a      	add	r5, sp, #296	; 0x128
 800d268:	2401      	movs	r4, #1
 800d26a:	45a3      	cmp	fp, r4
 800d26c:	da0f      	bge.n	800d28e <__kernel_rem_pio2+0x5be>
 800d26e:	9b02      	ldr	r3, [sp, #8]
 800d270:	b113      	cbz	r3, 800d278 <__kernel_rem_pio2+0x5a8>
 800d272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d276:	4619      	mov	r1, r3
 800d278:	9b01      	ldr	r3, [sp, #4]
 800d27a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d27e:	e791      	b.n	800d1a4 <__kernel_rem_pio2+0x4d4>
 800d280:	465c      	mov	r4, fp
 800d282:	2000      	movs	r0, #0
 800d284:	2100      	movs	r1, #0
 800d286:	e7de      	b.n	800d246 <__kernel_rem_pio2+0x576>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	e7e2      	b.n	800d254 <__kernel_rem_pio2+0x584>
 800d28e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d292:	f7f2 fffb 	bl	800028c <__adddf3>
 800d296:	3401      	adds	r4, #1
 800d298:	e7e7      	b.n	800d26a <__kernel_rem_pio2+0x59a>
 800d29a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800d29e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	4632      	mov	r2, r6
 800d2a6:	463b      	mov	r3, r7
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7f2 ffef 	bl	800028c <__adddf3>
 800d2ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	f7f2 ffe5 	bl	8000288 <__aeabi_dsub>
 800d2be:	4632      	mov	r2, r6
 800d2c0:	463b      	mov	r3, r7
 800d2c2:	f7f2 ffe3 	bl	800028c <__adddf3>
 800d2c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d2ca:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800d2ce:	ed88 7b00 	vstr	d7, [r8]
 800d2d2:	f109 39ff 	add.w	r9, r9, #4294967295
 800d2d6:	e776      	b.n	800d1c6 <__kernel_rem_pio2+0x4f6>
 800d2d8:	e9da 8900 	ldrd	r8, r9, [sl]
 800d2dc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d2e0:	4640      	mov	r0, r8
 800d2e2:	4632      	mov	r2, r6
 800d2e4:	463b      	mov	r3, r7
 800d2e6:	4649      	mov	r1, r9
 800d2e8:	f7f2 ffd0 	bl	800028c <__adddf3>
 800d2ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d2f0:	4602      	mov	r2, r0
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	4640      	mov	r0, r8
 800d2f6:	4649      	mov	r1, r9
 800d2f8:	f7f2 ffc6 	bl	8000288 <__aeabi_dsub>
 800d2fc:	4632      	mov	r2, r6
 800d2fe:	463b      	mov	r3, r7
 800d300:	f7f2 ffc4 	bl	800028c <__adddf3>
 800d304:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d308:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d30c:	ed8a 7b00 	vstr	d7, [sl]
 800d310:	3c01      	subs	r4, #1
 800d312:	e75e      	b.n	800d1d2 <__kernel_rem_pio2+0x502>
 800d314:	ab48      	add	r3, sp, #288	; 0x120
 800d316:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31e:	f7f2 ffb5 	bl	800028c <__adddf3>
 800d322:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d326:	e75a      	b.n	800d1de <__kernel_rem_pio2+0x50e>
 800d328:	9b01      	ldr	r3, [sp, #4]
 800d32a:	9a01      	ldr	r2, [sp, #4]
 800d32c:	601d      	str	r5, [r3, #0]
 800d32e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800d332:	605c      	str	r4, [r3, #4]
 800d334:	609f      	str	r7, [r3, #8]
 800d336:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800d33a:	60d3      	str	r3, [r2, #12]
 800d33c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d340:	6110      	str	r0, [r2, #16]
 800d342:	6153      	str	r3, [r2, #20]
 800d344:	e72e      	b.n	800d1a4 <__kernel_rem_pio2+0x4d4>
 800d346:	bf00      	nop
 800d348:	41700000 	.word	0x41700000
 800d34c:	3e700000 	.word	0x3e700000

0800d350 <__kernel_sin>:
 800d350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d354:	ed2d 8b04 	vpush	{d8-d9}
 800d358:	eeb0 8a41 	vmov.f32	s16, s2
 800d35c:	eef0 8a61 	vmov.f32	s17, s3
 800d360:	ec55 4b10 	vmov	r4, r5, d0
 800d364:	b083      	sub	sp, #12
 800d366:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d36a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d36e:	9001      	str	r0, [sp, #4]
 800d370:	da06      	bge.n	800d380 <__kernel_sin+0x30>
 800d372:	ee10 0a10 	vmov	r0, s0
 800d376:	4629      	mov	r1, r5
 800d378:	f7f3 fbee 	bl	8000b58 <__aeabi_d2iz>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d051      	beq.n	800d424 <__kernel_sin+0xd4>
 800d380:	4622      	mov	r2, r4
 800d382:	462b      	mov	r3, r5
 800d384:	4620      	mov	r0, r4
 800d386:	4629      	mov	r1, r5
 800d388:	f7f3 f936 	bl	80005f8 <__aeabi_dmul>
 800d38c:	4682      	mov	sl, r0
 800d38e:	468b      	mov	fp, r1
 800d390:	4602      	mov	r2, r0
 800d392:	460b      	mov	r3, r1
 800d394:	4620      	mov	r0, r4
 800d396:	4629      	mov	r1, r5
 800d398:	f7f3 f92e 	bl	80005f8 <__aeabi_dmul>
 800d39c:	a341      	add	r3, pc, #260	; (adr r3, 800d4a4 <__kernel_sin+0x154>)
 800d39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a2:	4680      	mov	r8, r0
 800d3a4:	4689      	mov	r9, r1
 800d3a6:	4650      	mov	r0, sl
 800d3a8:	4659      	mov	r1, fp
 800d3aa:	f7f3 f925 	bl	80005f8 <__aeabi_dmul>
 800d3ae:	a33f      	add	r3, pc, #252	; (adr r3, 800d4ac <__kernel_sin+0x15c>)
 800d3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b4:	f7f2 ff68 	bl	8000288 <__aeabi_dsub>
 800d3b8:	4652      	mov	r2, sl
 800d3ba:	465b      	mov	r3, fp
 800d3bc:	f7f3 f91c 	bl	80005f8 <__aeabi_dmul>
 800d3c0:	a33c      	add	r3, pc, #240	; (adr r3, 800d4b4 <__kernel_sin+0x164>)
 800d3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c6:	f7f2 ff61 	bl	800028c <__adddf3>
 800d3ca:	4652      	mov	r2, sl
 800d3cc:	465b      	mov	r3, fp
 800d3ce:	f7f3 f913 	bl	80005f8 <__aeabi_dmul>
 800d3d2:	a33a      	add	r3, pc, #232	; (adr r3, 800d4bc <__kernel_sin+0x16c>)
 800d3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d8:	f7f2 ff56 	bl	8000288 <__aeabi_dsub>
 800d3dc:	4652      	mov	r2, sl
 800d3de:	465b      	mov	r3, fp
 800d3e0:	f7f3 f90a 	bl	80005f8 <__aeabi_dmul>
 800d3e4:	a337      	add	r3, pc, #220	; (adr r3, 800d4c4 <__kernel_sin+0x174>)
 800d3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ea:	f7f2 ff4f 	bl	800028c <__adddf3>
 800d3ee:	9b01      	ldr	r3, [sp, #4]
 800d3f0:	4606      	mov	r6, r0
 800d3f2:	460f      	mov	r7, r1
 800d3f4:	b9eb      	cbnz	r3, 800d432 <__kernel_sin+0xe2>
 800d3f6:	4602      	mov	r2, r0
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	4650      	mov	r0, sl
 800d3fc:	4659      	mov	r1, fp
 800d3fe:	f7f3 f8fb 	bl	80005f8 <__aeabi_dmul>
 800d402:	a325      	add	r3, pc, #148	; (adr r3, 800d498 <__kernel_sin+0x148>)
 800d404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d408:	f7f2 ff3e 	bl	8000288 <__aeabi_dsub>
 800d40c:	4642      	mov	r2, r8
 800d40e:	464b      	mov	r3, r9
 800d410:	f7f3 f8f2 	bl	80005f8 <__aeabi_dmul>
 800d414:	4602      	mov	r2, r0
 800d416:	460b      	mov	r3, r1
 800d418:	4620      	mov	r0, r4
 800d41a:	4629      	mov	r1, r5
 800d41c:	f7f2 ff36 	bl	800028c <__adddf3>
 800d420:	4604      	mov	r4, r0
 800d422:	460d      	mov	r5, r1
 800d424:	ec45 4b10 	vmov	d0, r4, r5
 800d428:	b003      	add	sp, #12
 800d42a:	ecbd 8b04 	vpop	{d8-d9}
 800d42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d432:	4b1b      	ldr	r3, [pc, #108]	; (800d4a0 <__kernel_sin+0x150>)
 800d434:	ec51 0b18 	vmov	r0, r1, d8
 800d438:	2200      	movs	r2, #0
 800d43a:	f7f3 f8dd 	bl	80005f8 <__aeabi_dmul>
 800d43e:	4632      	mov	r2, r6
 800d440:	ec41 0b19 	vmov	d9, r0, r1
 800d444:	463b      	mov	r3, r7
 800d446:	4640      	mov	r0, r8
 800d448:	4649      	mov	r1, r9
 800d44a:	f7f3 f8d5 	bl	80005f8 <__aeabi_dmul>
 800d44e:	4602      	mov	r2, r0
 800d450:	460b      	mov	r3, r1
 800d452:	ec51 0b19 	vmov	r0, r1, d9
 800d456:	f7f2 ff17 	bl	8000288 <__aeabi_dsub>
 800d45a:	4652      	mov	r2, sl
 800d45c:	465b      	mov	r3, fp
 800d45e:	f7f3 f8cb 	bl	80005f8 <__aeabi_dmul>
 800d462:	ec53 2b18 	vmov	r2, r3, d8
 800d466:	f7f2 ff0f 	bl	8000288 <__aeabi_dsub>
 800d46a:	a30b      	add	r3, pc, #44	; (adr r3, 800d498 <__kernel_sin+0x148>)
 800d46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d470:	4606      	mov	r6, r0
 800d472:	460f      	mov	r7, r1
 800d474:	4640      	mov	r0, r8
 800d476:	4649      	mov	r1, r9
 800d478:	f7f3 f8be 	bl	80005f8 <__aeabi_dmul>
 800d47c:	4602      	mov	r2, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	4630      	mov	r0, r6
 800d482:	4639      	mov	r1, r7
 800d484:	f7f2 ff02 	bl	800028c <__adddf3>
 800d488:	4602      	mov	r2, r0
 800d48a:	460b      	mov	r3, r1
 800d48c:	4620      	mov	r0, r4
 800d48e:	4629      	mov	r1, r5
 800d490:	f7f2 fefa 	bl	8000288 <__aeabi_dsub>
 800d494:	e7c4      	b.n	800d420 <__kernel_sin+0xd0>
 800d496:	bf00      	nop
 800d498:	55555549 	.word	0x55555549
 800d49c:	3fc55555 	.word	0x3fc55555
 800d4a0:	3fe00000 	.word	0x3fe00000
 800d4a4:	5acfd57c 	.word	0x5acfd57c
 800d4a8:	3de5d93a 	.word	0x3de5d93a
 800d4ac:	8a2b9ceb 	.word	0x8a2b9ceb
 800d4b0:	3e5ae5e6 	.word	0x3e5ae5e6
 800d4b4:	57b1fe7d 	.word	0x57b1fe7d
 800d4b8:	3ec71de3 	.word	0x3ec71de3
 800d4bc:	19c161d5 	.word	0x19c161d5
 800d4c0:	3f2a01a0 	.word	0x3f2a01a0
 800d4c4:	1110f8a6 	.word	0x1110f8a6
 800d4c8:	3f811111 	.word	0x3f811111
 800d4cc:	00000000 	.word	0x00000000

0800d4d0 <scalbn>:
 800d4d0:	b570      	push	{r4, r5, r6, lr}
 800d4d2:	ec55 4b10 	vmov	r4, r5, d0
 800d4d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d4da:	4606      	mov	r6, r0
 800d4dc:	462b      	mov	r3, r5
 800d4de:	b99a      	cbnz	r2, 800d508 <scalbn+0x38>
 800d4e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d4e4:	4323      	orrs	r3, r4
 800d4e6:	d036      	beq.n	800d556 <scalbn+0x86>
 800d4e8:	4b39      	ldr	r3, [pc, #228]	; (800d5d0 <scalbn+0x100>)
 800d4ea:	4629      	mov	r1, r5
 800d4ec:	ee10 0a10 	vmov	r0, s0
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	f7f3 f881 	bl	80005f8 <__aeabi_dmul>
 800d4f6:	4b37      	ldr	r3, [pc, #220]	; (800d5d4 <scalbn+0x104>)
 800d4f8:	429e      	cmp	r6, r3
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	460d      	mov	r5, r1
 800d4fe:	da10      	bge.n	800d522 <scalbn+0x52>
 800d500:	a32b      	add	r3, pc, #172	; (adr r3, 800d5b0 <scalbn+0xe0>)
 800d502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d506:	e03a      	b.n	800d57e <scalbn+0xae>
 800d508:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d50c:	428a      	cmp	r2, r1
 800d50e:	d10c      	bne.n	800d52a <scalbn+0x5a>
 800d510:	ee10 2a10 	vmov	r2, s0
 800d514:	4620      	mov	r0, r4
 800d516:	4629      	mov	r1, r5
 800d518:	f7f2 feb8 	bl	800028c <__adddf3>
 800d51c:	4604      	mov	r4, r0
 800d51e:	460d      	mov	r5, r1
 800d520:	e019      	b.n	800d556 <scalbn+0x86>
 800d522:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d526:	460b      	mov	r3, r1
 800d528:	3a36      	subs	r2, #54	; 0x36
 800d52a:	4432      	add	r2, r6
 800d52c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d530:	428a      	cmp	r2, r1
 800d532:	dd08      	ble.n	800d546 <scalbn+0x76>
 800d534:	2d00      	cmp	r5, #0
 800d536:	a120      	add	r1, pc, #128	; (adr r1, 800d5b8 <scalbn+0xe8>)
 800d538:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d53c:	da1c      	bge.n	800d578 <scalbn+0xa8>
 800d53e:	a120      	add	r1, pc, #128	; (adr r1, 800d5c0 <scalbn+0xf0>)
 800d540:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d544:	e018      	b.n	800d578 <scalbn+0xa8>
 800d546:	2a00      	cmp	r2, #0
 800d548:	dd08      	ble.n	800d55c <scalbn+0x8c>
 800d54a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d54e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d552:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d556:	ec45 4b10 	vmov	d0, r4, r5
 800d55a:	bd70      	pop	{r4, r5, r6, pc}
 800d55c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d560:	da19      	bge.n	800d596 <scalbn+0xc6>
 800d562:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d566:	429e      	cmp	r6, r3
 800d568:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d56c:	dd0a      	ble.n	800d584 <scalbn+0xb4>
 800d56e:	a112      	add	r1, pc, #72	; (adr r1, 800d5b8 <scalbn+0xe8>)
 800d570:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d1e2      	bne.n	800d53e <scalbn+0x6e>
 800d578:	a30f      	add	r3, pc, #60	; (adr r3, 800d5b8 <scalbn+0xe8>)
 800d57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d57e:	f7f3 f83b 	bl	80005f8 <__aeabi_dmul>
 800d582:	e7cb      	b.n	800d51c <scalbn+0x4c>
 800d584:	a10a      	add	r1, pc, #40	; (adr r1, 800d5b0 <scalbn+0xe0>)
 800d586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d0b8      	beq.n	800d500 <scalbn+0x30>
 800d58e:	a10e      	add	r1, pc, #56	; (adr r1, 800d5c8 <scalbn+0xf8>)
 800d590:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d594:	e7b4      	b.n	800d500 <scalbn+0x30>
 800d596:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d59a:	3236      	adds	r2, #54	; 0x36
 800d59c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d5a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d5a4:	4620      	mov	r0, r4
 800d5a6:	4b0c      	ldr	r3, [pc, #48]	; (800d5d8 <scalbn+0x108>)
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	e7e8      	b.n	800d57e <scalbn+0xae>
 800d5ac:	f3af 8000 	nop.w
 800d5b0:	c2f8f359 	.word	0xc2f8f359
 800d5b4:	01a56e1f 	.word	0x01a56e1f
 800d5b8:	8800759c 	.word	0x8800759c
 800d5bc:	7e37e43c 	.word	0x7e37e43c
 800d5c0:	8800759c 	.word	0x8800759c
 800d5c4:	fe37e43c 	.word	0xfe37e43c
 800d5c8:	c2f8f359 	.word	0xc2f8f359
 800d5cc:	81a56e1f 	.word	0x81a56e1f
 800d5d0:	43500000 	.word	0x43500000
 800d5d4:	ffff3cb0 	.word	0xffff3cb0
 800d5d8:	3c900000 	.word	0x3c900000

0800d5dc <_init>:
 800d5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5de:	bf00      	nop
 800d5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5e2:	bc08      	pop	{r3}
 800d5e4:	469e      	mov	lr, r3
 800d5e6:	4770      	bx	lr

0800d5e8 <_fini>:
 800d5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ea:	bf00      	nop
 800d5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d5ee:	bc08      	pop	{r3}
 800d5f0:	469e      	mov	lr, r3
 800d5f2:	4770      	bx	lr
