{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [],
        "memories": [
            "system.far_mem_ctrl.dram",
            "system.loc_mem_ctrl.dram",
            "system.loc_mem_ctrl.dram_2",
            "system.mem_ctrl"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "StubWorkload",
            "cxx_class": "gem5::StubWorkload",
            "name": "workload",
            "path": "system.workload",
            "byte_order": "little",
            "entry": 0,
            "eventq_index": 0,
            "wait_for_remote_gdb": false
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                250
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "far_mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "far_mem_ctrl",
            "path": "system.far_mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "dram": {
                "type": "DRAMInterface",
                "cxx_class": "gem5::memory::DRAMInterface",
                "name": "dram",
                "path": "system.far_mem_ctrl.dram",
                "IDD0": 0.043000000000000003,
                "IDD02": 0.003,
                "IDD2N": 0.034,
                "IDD2N2": 0.0,
                "IDD2P0": 0.0,
                "IDD2P02": 0.0,
                "IDD2P1": 0.025,
                "IDD2P12": 0.0,
                "IDD3N": 0.038,
                "IDD3N2": 0.003,
                "IDD3P0": 0.0,
                "IDD3P02": 0.0,
                "IDD3P1": 0.032,
                "IDD3P12": 0.0,
                "IDD4R": 0.11,
                "IDD4R2": 0.0,
                "IDD4W": 0.10300000000000001,
                "IDD4W2": 0.0,
                "IDD5": 0.25,
                "IDD52": 0.0,
                "IDD6": 0.03,
                "IDD62": 0.0,
                "VDD": 1.2,
                "VDD2": 2.5,
                "activation_limit": 4,
                "addr_mapping": "RoRaBaCoCh",
                "bank_groups_per_rank": 4,
                "banks_per_rank": 16,
                "beats_per_clock": 2,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "data_clock_sync": false,
                "device_bus_width": 4,
                "device_rowbuffer_size": 512,
                "device_size": 1073741824,
                "devices_per_rank": 16,
                "dll": true,
                "enable_dram_powerdown": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": true,
                "max_accesses_per_row": 16,
                "null": true,
                "page_policy": "open_adaptive",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.far_mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472",
                "ranks_per_channel": 2,
                "read_buffer_size": 64,
                "tAAD": 833,
                "tBURST": 3332,
                "tBURST_MAX": 3332,
                "tBURST_MIN": 3332,
                "tCCD_L": 5000,
                "tCCD_L_WR": 5000,
                "tCK": 833,
                "tCL": 14160,
                "tCS": 1666,
                "tCWL": 14160,
                "tPPD": 0,
                "tRAS": 32000,
                "tRCD": 14160,
                "tRCD_WR": 14160,
                "tREFI": 7800000,
                "tRFC": 350000,
                "tRP": 14160,
                "tRRD": 3332,
                "tRRD_L": 4900,
                "tRTP": 7500,
                "tRTW": 1666,
                "tWR": 15000,
                "tWTR": 5000,
                "tWTR_L": 5000,
                "tXAW": 13328,
                "tXP": 6000,
                "tXPDLL": 0,
                "tXS": 340000,
                "tXSDLL": 0,
                "two_cycle_activate": false,
                "write_buffer_size": 128
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.far_mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.mem_ctrl.far_req_port",
                "is_source": "False"
            }
        },
        "generator": {
            "type": "PyTrafficGen",
            "cxx_class": "gem5::PyTrafficGen",
            "name": "generator",
            "path": "system.generator",
            "clk_domain": "system.clk_domain",
            "cpu_id": -1,
            "elastic_req": false,
            "eventq_index": 0,
            "max_outstanding_reqs": 0,
            "numThreads": 1,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.generator.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "progress_check": 1000000000,
            "sids": [],
            "socket_id": 0,
            "ssids": [],
            "stream_gen": "none",
            "system": "system",
            "port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.mem_ctrl.port",
                "is_source": "True"
            }
        },
        "loc_mem_ctrl": {
            "type": "HBMCtrl",
            "cxx_class": "gem5::memory::HBMCtrl",
            "name": "loc_mem_ctrl",
            "path": "system.loc_mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "dram": {
                "type": "DRAMInterface",
                "cxx_class": "gem5::memory::DRAMInterface",
                "name": "dram",
                "path": "system.loc_mem_ctrl.dram",
                "IDD0": 0.0,
                "IDD02": 0.0,
                "IDD2N": 0.0,
                "IDD2N2": 0.0,
                "IDD2P0": 0.0,
                "IDD2P02": 0.0,
                "IDD2P1": 0.0,
                "IDD2P12": 0.0,
                "IDD3N": 0.0,
                "IDD3N2": 0.0,
                "IDD3P0": 0.0,
                "IDD3P02": 0.0,
                "IDD3P1": 0.0,
                "IDD3P12": 0.0,
                "IDD4R": 0.0,
                "IDD4R2": 0.0,
                "IDD4W": 0.0,
                "IDD4W2": 0.0,
                "IDD5": 0.0,
                "IDD52": 0.0,
                "IDD6": 0.0,
                "IDD62": 0.0,
                "VDD": 0.0,
                "VDD2": 0.0,
                "activation_limit": 4,
                "addr_mapping": "RoRaBaCoCh",
                "bank_groups_per_rank": 4,
                "banks_per_rank": 16,
                "beats_per_clock": 2,
                "burst_length": 4,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "data_clock_sync": false,
                "device_bus_width": 64,
                "device_rowbuffer_size": 1024,
                "device_size": 268435456,
                "devices_per_rank": 1,
                "dll": true,
                "enable_dram_powerdown": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": false,
                "max_accesses_per_row": 16,
                "null": true,
                "page_policy": "close_adaptive",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472:0:64",
                "ranks_per_channel": 1,
                "read_buffer_size": 64,
                "tAAD": 1000,
                "tBURST": 2000,
                "tBURST_MAX": 2000,
                "tBURST_MIN": 2000,
                "tCCD_L": 3000,
                "tCCD_L_WR": 3000,
                "tCK": 1000,
                "tCL": 18000,
                "tCS": 0,
                "tCWL": 7000,
                "tPPD": 0,
                "tRAS": 28000,
                "tRCD": 12000,
                "tRCD_WR": 6000,
                "tREFI": 3900000,
                "tRFC": 220000,
                "tRP": 14000,
                "tRRD": 4000,
                "tRRD_L": 6000,
                "tRTP": 5000,
                "tRTW": 18000,
                "tWR": 14000,
                "tWTR": 4000,
                "tWTR_L": 9000,
                "tXAW": 16000,
                "tXP": 8000,
                "tXPDLL": 0,
                "tXS": 216000,
                "tXSDLL": 0,
                "two_cycle_activate": true,
                "write_buffer_size": 64
            },
            "dram_2": {
                "type": "DRAMInterface",
                "cxx_class": "gem5::memory::DRAMInterface",
                "name": "dram_2",
                "path": "system.loc_mem_ctrl.dram_2",
                "IDD0": 0.0,
                "IDD02": 0.0,
                "IDD2N": 0.0,
                "IDD2N2": 0.0,
                "IDD2P0": 0.0,
                "IDD2P02": 0.0,
                "IDD2P1": 0.0,
                "IDD2P12": 0.0,
                "IDD3N": 0.0,
                "IDD3N2": 0.0,
                "IDD3P0": 0.0,
                "IDD3P02": 0.0,
                "IDD3P1": 0.0,
                "IDD3P12": 0.0,
                "IDD4R": 0.0,
                "IDD4R2": 0.0,
                "IDD4W": 0.0,
                "IDD4W2": 0.0,
                "IDD5": 0.0,
                "IDD52": 0.0,
                "IDD6": 0.0,
                "IDD62": 0.0,
                "VDD": 0.0,
                "VDD2": 0.0,
                "activation_limit": 4,
                "addr_mapping": "RoRaBaCoCh",
                "bank_groups_per_rank": 4,
                "banks_per_rank": 16,
                "beats_per_clock": 2,
                "burst_length": 4,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "data_clock_sync": false,
                "device_bus_width": 64,
                "device_rowbuffer_size": 1024,
                "device_size": 268435456,
                "devices_per_rank": 1,
                "dll": true,
                "enable_dram_powerdown": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": false,
                "kvm_map": false,
                "max_accesses_per_row": 16,
                "null": true,
                "page_policy": "close_adaptive",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.loc_mem_ctrl.dram_2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:3221225472:1:64",
                "ranks_per_channel": 1,
                "read_buffer_size": 64,
                "tAAD": 1000,
                "tBURST": 2000,
                "tBURST_MAX": 2000,
                "tBURST_MIN": 2000,
                "tCCD_L": 3000,
                "tCCD_L_WR": 3000,
                "tCK": 1000,
                "tCL": 18000,
                "tCS": 0,
                "tCWL": 7000,
                "tPPD": 0,
                "tRAS": 28000,
                "tRCD": 12000,
                "tRCD_WR": 6000,
                "tREFI": 3900000,
                "tRFC": 220000,
                "tRP": 14000,
                "tRRD": 4000,
                "tRRD_L": 6000,
                "tRTP": 5000,
                "tRTW": 18000,
                "tWR": 14000,
                "tWTR": 4000,
                "tWTR_L": 9000,
                "tXAW": 16000,
                "tXP": 8000,
                "tXPDLL": 0,
                "tXS": 216000,
                "tXSDLL": 0,
                "two_cycle_activate": true,
                "write_buffer_size": 64
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 64,
            "min_writes_per_switch": 64,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.loc_mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.mem_ctrl.loc_req_port",
                "is_source": "False"
            }
        },
        "mem_ctrl": {
            "type": "PolicyManager",
            "cxx_class": "gem5::memory::PolicyManager",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "addr_size": 64,
            "always_dirty": true,
            "always_hit": false,
            "block_size": 64,
            "cache_warmup_ratio": 0.7,
            "clk_domain": "system.clk_domain",
            "conf_table_reported": true,
            "crb_max_size": 32,
            "dram_cache_size": 67108864,
            "eventq_index": 0,
            "far_burst_size": 64,
            "image_file": "",
            "in_addr_map": true,
            "kvm_map": true,
            "loc_burst_size": 64,
            "loc_mem_policy": "RambusHypo",
            "null": false,
            "orb_max_size": 256,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "range": "0:3221225472",
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "tRCD_RD": 14160,
            "tRL": 14160,
            "tRP": 14160,
            "far_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.far_mem_ctrl.port",
                "is_source": "True"
            },
            "loc_req_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.loc_mem_ctrl.port",
                "is_source": "True"
            },
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.generator.port",
                "is_source": "False"
            }
        }
    }
}