<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register - hdskack</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register - hdskack</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The CTRL register is used by software to control reset behavior.It includes fields for software to initiate the cold and warm reset, enable hardware handshake with other modules before warm reset, and perform software handshake. The software handshake sequence must match the hardware sequence. Software mustde-assert the handshake request after asserting warm reset and before de- assert the warm reset.</p>
<p>Fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">SDRAM Self-Refresh Acknowledge</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">FPGA Manager Handshake Acknowledge</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">FPGA Handshake Acknowledge</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ETR (Embedded Trace Router) Stall Acknowledge</a> </td></tr>
<tr>
<td align="left">[7:4] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ETR (Embedded Trace Router) Stall After Warm Reset</a> </td></tr>
<tr>
<td align="left">[31:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Acknowledge - sdrselfreqack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp94226a1351045c55d8ac6fc4712cd05b"></a><a class="anchor" id="ALT_RSTMGR_HDSKACK_SDRSELFREQACK"></a></p>
<p>This is the acknowlege for a SDRAM self-refresh mode request initiated by the SDRSELFREFREQ field. A 1 indicates that the SDRAM Controller Subsystem has put the SDRAM devices into self-refresh mode.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab296d7ae7515e99b124656dd33f2ddc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gab296d7ae7515e99b124656dd33f2ddc1">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab296d7ae7515e99b124656dd33f2ddc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec7ca96096c8c05dfc1d90501d4f7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga3ec7ca96096c8c05dfc1d90501d4f7a4">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3ec7ca96096c8c05dfc1d90501d4f7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c191e873f264fc3b5edbe388fb48e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga24c191e873f264fc3b5edbe388fb48e0">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga24c191e873f264fc3b5edbe388fb48e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd328d92c3bb102b5a675f844bd43ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gafd328d92c3bb102b5a675f844bd43ef2">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gafd328d92c3bb102b5a675f844bd43ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75252d6ee595edc1f99bd89cdab78213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga75252d6ee595edc1f99bd89cdab78213">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga75252d6ee595edc1f99bd89cdab78213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ca1fde2fe8c3f6addbcd843d595cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gae7ca1fde2fe8c3f6addbcd843d595cd2">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae7ca1fde2fe8c3f6addbcd843d595cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4417dc80fb50e9a98c334d6673577eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga4417dc80fb50e9a98c334d6673577eb5">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga4417dc80fb50e9a98c334d6673577eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f04bada48c6695ab362f427dd24b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaf0f04bada48c6695ab362f427dd24b1f">ALT_RSTMGR_HDSKACK_SDRSELFREQACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaf0f04bada48c6695ab362f427dd24b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Acknowledge - fpgamgrhsack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95bb147800b4c26cf5739566c4435587"></a><a class="anchor" id="ALT_RSTMGR_HDSKACK_FPGAMGRHSACK"></a></p>
<p>This is the acknowlege (high active) that the FPGA manager has successfully idled its output clock.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga870fd039f72916543f59c2dd4075851e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga870fd039f72916543f59c2dd4075851e">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga870fd039f72916543f59c2dd4075851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29385858e2d4bf401caaef6a2602ffb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga29385858e2d4bf401caaef6a2602ffb3">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga29385858e2d4bf401caaef6a2602ffb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb041073e3ff3cc8a84a22a0788f8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga2fb041073e3ff3cc8a84a22a0788f8ca">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2fb041073e3ff3cc8a84a22a0788f8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b53e6fcef863f2dc4c6977bd9d626e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gad1b53e6fcef863f2dc4c6977bd9d626e">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gad1b53e6fcef863f2dc4c6977bd9d626e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420016f79865a85bfd97efd52f7b6c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga420016f79865a85bfd97efd52f7b6c77">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga420016f79865a85bfd97efd52f7b6c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e7091d85c6e08241f2b382de1c5b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga20e7091d85c6e08241f2b382de1c5b66">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga20e7091d85c6e08241f2b382de1c5b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac688376a9570894706fc871af003e510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gac688376a9570894706fc871af003e510">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gac688376a9570894706fc871af003e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84a66c33a926ac2a4c69886e4b93720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaa84a66c33a926ac2a4c69886e4b93720">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaa84a66c33a926ac2a4c69886e4b93720"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Acknowledge - fpgahsack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd5097a0b9e2fce290b1d265e7856a96f"></a><a class="anchor" id="ALT_RSTMGR_HDSKACK_FPGAHSACK"></a></p>
<p>This is the acknowlege (high active) that the FPGA handshake acknowledge has been received by Reset Manager.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf307eda62ee04faeed83955229751e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaf307eda62ee04faeed83955229751e27">ALT_RSTMGR_HDSKACK_FPGAHSACK_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf307eda62ee04faeed83955229751e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac495abf0ad602c4b81a59b88b8e27e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gac495abf0ad602c4b81a59b88b8e27e9d">ALT_RSTMGR_HDSKACK_FPGAHSACK_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac495abf0ad602c4b81a59b88b8e27e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803ec54774ab144fda21cc12d2dad8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga803ec54774ab144fda21cc12d2dad8bd">ALT_RSTMGR_HDSKACK_FPGAHSACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga803ec54774ab144fda21cc12d2dad8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458cf526e7be5157e27a029fdb5ab9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga5458cf526e7be5157e27a029fdb5ab9d">ALT_RSTMGR_HDSKACK_FPGAHSACK_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga5458cf526e7be5157e27a029fdb5ab9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1ba7af147ea254f2e6d9c7515843dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gacc1ba7af147ea254f2e6d9c7515843dd">ALT_RSTMGR_HDSKACK_FPGAHSACK_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gacc1ba7af147ea254f2e6d9c7515843dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f9ee31a17e244caf61165d2ff50ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaa6f9ee31a17e244caf61165d2ff50ae3">ALT_RSTMGR_HDSKACK_FPGAHSACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa6f9ee31a17e244caf61165d2ff50ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8b0a6197ada39d6d496ba611240f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga6f8b0a6197ada39d6d496ba611240f66">ALT_RSTMGR_HDSKACK_FPGAHSACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga6f8b0a6197ada39d6d496ba611240f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a3fd2b38ad13cd8eec507ed9516ef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga49a3fd2b38ad13cd8eec507ed9516ef3">ALT_RSTMGR_HDSKACK_FPGAHSACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga49a3fd2b38ad13cd8eec507ed9516ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall Acknowledge - etrstallack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe2f1f31826c89eb91855e578c3ec850d"></a><a class="anchor" id="ALT_RSTMGR_HDSKACK_ETRSTALLACK"></a></p>
<p>This is the acknowlege for a ETR AXI master stall initiated by the ETRSTALLREQ field. A 1 indicates that the ETR has stalled its AXI master</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga26014342d3c15733b9eb84726d885b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga26014342d3c15733b9eb84726d885b1b">ALT_RSTMGR_HDSKACK_ETRSTALLACK_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga26014342d3c15733b9eb84726d885b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0965b0399576df86e670136c725b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga0d0965b0399576df86e670136c725b5d">ALT_RSTMGR_HDSKACK_ETRSTALLACK_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0d0965b0399576df86e670136c725b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf892b60d87e9b815eab862c8b2a8627f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaf892b60d87e9b815eab862c8b2a8627f">ALT_RSTMGR_HDSKACK_ETRSTALLACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf892b60d87e9b815eab862c8b2a8627f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bd91e18361b104cf56f3bc9d95584a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga57bd91e18361b104cf56f3bc9d95584a">ALT_RSTMGR_HDSKACK_ETRSTALLACK_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga57bd91e18361b104cf56f3bc9d95584a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740ace5af8fc22feded46ff2513d9c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga740ace5af8fc22feded46ff2513d9c92">ALT_RSTMGR_HDSKACK_ETRSTALLACK_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga740ace5af8fc22feded46ff2513d9c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96228e1f2541b403f81e4c4650c1a01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga96228e1f2541b403f81e4c4650c1a01d">ALT_RSTMGR_HDSKACK_ETRSTALLACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga96228e1f2541b403f81e4c4650c1a01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2760f51a5201ee52b79730f3859e4eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga2760f51a5201ee52b79730f3859e4eef">ALT_RSTMGR_HDSKACK_ETRSTALLACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga2760f51a5201ee52b79730f3859e4eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24849ccd7510ab25a7fc56c4aa5cd21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga24849ccd7510ab25a7fc56c4aa5cd21f">ALT_RSTMGR_HDSKACK_ETRSTALLACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga24849ccd7510ab25a7fc56c4aa5cd21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall After Warm Reset - etrstallwarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdf106e7b69d9cd2b68cf2cb6b2f4c16e"></a><a class="anchor" id="ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST"></a></p>
<p>If a warm reset occurs and ETRSTALLEN is 1, hardware sets this bit to 1 to indicate that the stall of the ETR AXI master is pending. Hardware leaves the ETR stalled until software clears this field by writing it with 1. Software must only clear this field when it is ready to have the ETR AXI master start making AXI requests to write trace data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga283c68255931073b0ccccda3c14d39c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga283c68255931073b0ccccda3c14d39c2">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga283c68255931073b0ccccda3c14d39c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889339a0e224d10d475e023c6273d09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga889339a0e224d10d475e023c6273d09b">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga889339a0e224d10d475e023c6273d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8ff5768af864d26d39170bc0bbf8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga3b8ff5768af864d26d39170bc0bbf8ec">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3b8ff5768af864d26d39170bc0bbf8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd721960f14c31e7575d6b360846777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga2bd721960f14c31e7575d6b360846777">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga2bd721960f14c31e7575d6b360846777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f4610bd2a9c669b7637443a2e947d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga85f4610bd2a9c669b7637443a2e947d3">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga85f4610bd2a9c669b7637443a2e947d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0ecb95f1e6d5bad479861099257d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga6f0ecb95f1e6d5bad479861099257d54">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f0ecb95f1e6d5bad479861099257d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41237e2df2e182f9e002e47ebc279f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gaa41237e2df2e182f9e002e47ebc279f4">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gaa41237e2df2e182f9e002e47ebc279f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba68c3944e179996a1c9def25e31cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#gacba68c3944e179996a1c9def25e31cc5">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gacba68c3944e179996a1c9def25e31cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s">ALT_RSTMGR_HDSKACK_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga55c5499312b0027be3b8d92af8684435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga55c5499312b0027be3b8d92af8684435">ALT_RSTMGR_HDSKACK_RESET</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga55c5499312b0027be3b8d92af8684435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cdb97235d686817cc1a14bce7c9b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga27cdb97235d686817cc1a14bce7c9b20">ALT_RSTMGR_HDSKACK_OFST</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:ga27cdb97235d686817cc1a14bce7c9b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga11f232dabffe62a4b0158c3ecb79959d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s">ALT_RSTMGR_HDSKACK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga11f232dabffe62a4b0158c3ecb79959d">ALT_RSTMGR_HDSKACK_t</a></td></tr>
<tr class="separator:ga11f232dabffe62a4b0158c3ecb79959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s" id="struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_HDSKACK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html">ALT_RSTMGR_HDSKACK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a869b16e8fa255a34b201d408d7108bef"></a>const uint32_t</td>
<td class="fieldname">
sdrselfreqack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">SDRAM Self-Refresh Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a80703ea29cff2f06fdd64dac82f7908b"></a>const uint32_t</td>
<td class="fieldname">
fpgamgrhsack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">FPGA Manager Handshake Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4b76f0cf8901faabf11c9dec117db97"></a>const uint32_t</td>
<td class="fieldname">
fpgahsack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">FPGA Handshake Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5177ff5208feda5a1ce2322d5d5e98cc"></a>const uint32_t</td>
<td class="fieldname">
etrstallack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ETR (Embedded Trace Router) Stall Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f7ced9b59daa6fe193882682cce5d48"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 4</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a49b903f017a4e7fab2a0c1ca0d1d5ec7"></a>uint32_t</td>
<td class="fieldname">
etrstallwarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ETR (Embedded Trace Router) Stall After Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adcc7cad8697cc9a136e9d5fdc720195b"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 23</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gab296d7ae7515e99b124656dd33f2ddc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ec7ca96096c8c05dfc1d90501d4f7a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24c191e873f264fc3b5edbe388fb48e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd328d92c3bb102b5a675f844bd43ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga75252d6ee595edc1f99bd89cdab78213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae7ca1fde2fe8c3f6addbcd843d595cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4417dc80fb50e9a98c334d6673577eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf0f04bada48c6695ab362f427dd24b1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_SDRSELFREQACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_SDRSELFREQACK">ALT_RSTMGR_HDSKACK_SDRSELFREQACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga870fd039f72916543f59c2dd4075851e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29385858e2d4bf401caaef6a2602ffb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2fb041073e3ff3cc8a84a22a0788f8ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1b53e6fcef863f2dc4c6977bd9d626e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga420016f79865a85bfd97efd52f7b6c77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20e7091d85c6e08241f2b382de1c5b66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac688376a9570894706fc871af003e510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa84a66c33a926ac2a4c69886e4b93720"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAMGRHSACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAMGRHSACK">ALT_RSTMGR_HDSKACK_FPGAMGRHSACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf307eda62ee04faeed83955229751e27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac495abf0ad602c4b81a59b88b8e27e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga803ec54774ab144fda21cc12d2dad8bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5458cf526e7be5157e27a029fdb5ab9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacc1ba7af147ea254f2e6d9c7515843dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa6f9ee31a17e244caf61165d2ff50ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f8b0a6197ada39d6d496ba611240f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga49a3fd2b38ad13cd8eec507ed9516ef3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_FPGAHSACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_FPGAHSACK">ALT_RSTMGR_HDSKACK_FPGAHSACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga26014342d3c15733b9eb84726d885b1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d0965b0399576df86e670136c725b5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf892b60d87e9b815eab862c8b2a8627f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga57bd91e18361b104cf56f3bc9d95584a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga740ace5af8fc22feded46ff2513d9c92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga96228e1f2541b403f81e4c4650c1a01d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2760f51a5201ee52b79730f3859e4eef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga24849ccd7510ab25a7fc56c4aa5cd21f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLACK">ALT_RSTMGR_HDSKACK_ETRSTALLACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga283c68255931073b0ccccda3c14d39c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga889339a0e224d10d475e023c6273d09b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b8ff5768af864d26d39170bc0bbf8ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2bd721960f14c31e7575d6b360846777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga85f4610bd2a9c669b7637443a2e947d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f0ecb95f1e6d5bad479861099257d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa41237e2df2e182f9e002e47ebc279f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacba68c3944e179996a1c9def25e31cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST">ALT_RSTMGR_HDSKACK_ETRSTALLWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga55c5499312b0027be3b8d92af8684435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_RESET&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html">ALT_RSTMGR_HDSKACK</a> register. </p>

</div>
</div>
<a class="anchor" id="ga27cdb97235d686817cc1a14bce7c9b20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_HDSKACK_OFST&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html">ALT_RSTMGR_HDSKACK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga11f232dabffe62a4b0158c3ecb79959d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#struct_a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k__s">ALT_RSTMGR_HDSKACK_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html#ga11f232dabffe62a4b0158c3ecb79959d">ALT_RSTMGR_HDSKACK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___h_d_s_k_a_c_k.html">ALT_RSTMGR_HDSKACK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
