# 3DNoC_Simulation_Model_FPGA
Code used for the Master's dissertation: "3D NoC Simulation  Model for FPGA" by Jonathan D'Hoore in academic year 2019-2020.


The Java code used for the model is included in the folder "SW_Model".
The VHDL code used to estimate the resource usage is included in the folder "VHDL_code". This only contains the code used for the router and IP core modules. The VHDL code used for the memory is generated using Python scripts, included in the folder 'Python_scripts".
