./sim_define.v

+incdir+../../src/rtl/building_blocks/
../../src/rtl/myCPU/rev01/building_blocks/adder.sv
../../src/rtl/myCPU/rev01/building_blocks/extend.sv
../../src/rtl/myCPU/rev01/building_blocks/flopenr.sv
../../src/rtl/myCPU/rev01/building_blocks/flopr.sv
../../src/rtl/myCPU/rev01/building_blocks/mux2.sv
../../src/rtl/myCPU/rev01/building_blocks/mux3.sv
../../src/rtl/myCPU/rev01/building_blocks/be_logic.sv

+incdir+../../src/rtl/
../../src/rtl/myCPU/rev01/alu.sv

../../src/rtl/myCPU/rev01/Csr_Logic.sv
../../src/rtl/myCPU/rev01/aludec.sv
../../src/rtl/myCPU/rev01/maindec.sv
../../src/rtl/myCPU/rev01/Branch_Logic.sv
// Register File
../../src/rtl/myCPU/rev01/reg_file_async.v

// Memory
../../src/rtl/myCPU/rev01/ASYNC_RAM_DP_WBE.v

../../src/rtl/myCPU/rev01/controller.sv
../../src/rtl/myCPU/rev01/datapath.sv

../../src/rtl/myCPU/rev01/riscvsingle.sv

../../src/rtl/myCPU/rev01/SMU_RV32I_System.v

+incdir+../../bench/rtl/
../../testbench/c_tests_tb.v
