Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 23 21:01:09 2024
| Host         : MyDevice running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ExtendedHammingDecoder_timing_summary_routed.rpt -pb ExtendedHammingDecoder_timing_summary_routed.pb -rpx ExtendedHammingDecoder_timing_summary_routed.rpx -warn_on_violation
| Design       : ExtendedHammingDecoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  162         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (479)
5. checking no_input_delay (2)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 162 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (479)
--------------------------------------------------
 There are 479 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  546          inf        0.000                      0                  546           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           546 Endpoints
Min Delay           546 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[56]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 3.190ns (35.634%)  route 5.762ns (64.366%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  data_out_reg[56]/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  data_out_reg[56]/Q
                         net (fo=1, routed)           5.762     6.181    data_out_OBUF[56]
    B16                  OBUF (Prop_obuf_I_O)         2.771     8.952 r  data_out_OBUF[56]_inst/O
                         net (fo=0)                   0.000     8.952    data_out[56]
    B16                                                               r  data_out[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[63]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 3.069ns (35.789%)  route 5.506ns (64.211%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  data_out_reg[63]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  data_out_reg[63]/Q
                         net (fo=1, routed)           5.506     5.962    data_out_OBUF[63]
    A14                  OBUF (Prop_obuf_I_O)         2.613     8.575 r  data_out_OBUF[63]_inst/O
                         net (fo=0)                   0.000     8.575    data_out[63]
    A14                                                               r  data_out[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[58]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 3.192ns (38.530%)  route 5.092ns (61.470%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  data_out_reg[58]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  data_out_reg[58]/Q
                         net (fo=1, routed)           5.092     5.511    data_out_OBUF[58]
    A17                  OBUF (Prop_obuf_I_O)         2.773     8.284 r  data_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000     8.284    data_out[58]
    A17                                                               r  data_out[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[57]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.276ns  (logic 3.176ns (38.380%)  route 5.100ns (61.620%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  data_out_reg[57]/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  data_out_reg[57]/Q
                         net (fo=1, routed)           5.100     5.519    data_out_OBUF[57]
    C16                  OBUF (Prop_obuf_I_O)         2.757     8.276 r  data_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000     8.276    data_out[57]
    C16                                                               r  data_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[59]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 3.196ns (38.666%)  route 5.069ns (61.334%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  data_out_reg[59]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  data_out_reg[59]/Q
                         net (fo=1, routed)           5.069     5.488    data_out_OBUF[59]
    A16                  OBUF (Prop_obuf_I_O)         2.777     8.265 r  data_out_OBUF[59]_inst/O
                         net (fo=0)                   0.000     8.265    data_out[59]
    A16                                                               r  data_out[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 3.052ns (37.114%)  route 5.171ns (62.886%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE                         0.000     0.000 r  data_out_reg[62]/C
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  data_out_reg[62]/Q
                         net (fo=1, routed)           5.171     5.627    data_out_OBUF[62]
    A15                  OBUF (Prop_obuf_I_O)         2.596     8.223 r  data_out_OBUF[62]_inst/O
                         net (fo=0)                   0.000     8.223    data_out[62]
    A15                                                               r  data_out[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[55]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 3.052ns (37.439%)  route 5.100ns (62.561%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  data_out_reg[55]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  data_out_reg[55]/Q
                         net (fo=1, routed)           5.100     5.556    data_out_OBUF[55]
    C17                  OBUF (Prop_obuf_I_O)         2.596     8.153 r  data_out_OBUF[55]_inst/O
                         net (fo=0)                   0.000     8.153    data_out[55]
    C17                                                               r  data_out[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[54]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 3.118ns (38.868%)  route 4.904ns (61.132%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  data_out_reg[54]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  data_out_reg[54]/Q
                         net (fo=1, routed)           4.904     5.422    data_out_OBUF[54]
    B17                  OBUF (Prop_obuf_I_O)         2.600     8.022 r  data_out_OBUF[54]_inst/O
                         net (fo=0)                   0.000     8.022    data_out[54]
    B17                                                               r  data_out[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[53]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.496ns  (logic 3.060ns (40.823%)  route 4.436ns (59.177%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE                         0.000     0.000 r  data_out_reg[53]/C
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  data_out_reg[53]/Q
                         net (fo=1, routed)           4.436     4.892    data_out_OBUF[53]
    B18                  OBUF (Prop_obuf_I_O)         2.604     7.496 r  data_out_OBUF[53]_inst/O
                         net (fo=0)                   0.000     7.496    data_out[53]
    B18                                                               r  data_out[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[61]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 3.190ns (43.291%)  route 4.179ns (56.709%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE                         0.000     0.000 r  data_out_reg[61]/C
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  data_out_reg[61]/Q
                         net (fo=1, routed)           4.179     4.598    data_out_OBUF[61]
    C15                  OBUF (Prop_obuf_I_O)         2.771     7.368 r  data_out_OBUF[61]_inst/O
                         net (fo=0)                   0.000     7.368    data_out[61]
    C15                                                               r  data_out[61] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_register_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.043%)  route 0.123ns (48.957%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE                         0.000     0.000 r  data_register_reg[9]/C
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_register_reg[9]/Q
                         net (fo=2, routed)           0.123     0.251    data_register[9]
    SLICE_X1Y23          FDCE                                         r  data_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  data_register_reg[27]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[27]/Q
                         net (fo=2, routed)           0.112     0.253    data_register[27]
    SLICE_X2Y20          FDCE                                         r  data_register_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[43]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  data_register_reg[43]/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[43]/Q
                         net (fo=2, routed)           0.113     0.254    data_register[43]
    SLICE_X1Y34          FDCE                                         r  data_register_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE                         0.000     0.000 r  data_register_reg[13]/C
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[13]/Q
                         net (fo=2, routed)           0.113     0.254    data_register[13]
    SLICE_X1Y22          FDCE                                         r  data_register_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[47]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE                         0.000     0.000 r  data_register_reg[47]/C
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[47]/Q
                         net (fo=2, routed)           0.070     0.211    data_register[47]
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.256 r  data_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.256    p_2_out[39]
    SLICE_X0Y35          FDCE                                         r  data_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  data_register_reg[17]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[17]/Q
                         net (fo=2, routed)           0.071     0.212    data_register[17]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.045     0.257 r  data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.257    p_2_out[9]
    SLICE_X0Y21          FDCE                                         r  data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE                         0.000     0.000 r  data_register_reg[16]/C
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[16]/Q
                         net (fo=2, routed)           0.116     0.257    data_register[16]
    SLICE_X1Y21          FDCE                                         r  data_register_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.130%)  route 0.072ns (27.870%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  data_register_reg[26]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_register_reg[26]/Q
                         net (fo=2, routed)           0.072     0.213    data_register[26]
    SLICE_X0Y20          LUT4 (Prop_lut4_I3_O)        0.045     0.258 r  data_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.258    p_2_out[18]
    SLICE_X0Y20          FDCE                                         r  data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_register_reg[56]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_register_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE                         0.000     0.000 r  data_register_reg[56]/C
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_register_reg[56]/Q
                         net (fo=2, routed)           0.131     0.259    data_register[56]
    SLICE_X1Y34          FDCE                                         r  data_register_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 error_corrected_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            correctable_errors_history_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  error_corrected_reg/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  error_corrected_reg/Q
                         net (fo=2, routed)           0.121     0.262    error_corrected_OBUF
    SLICE_X8Y20          FDCE                                         r  correctable_errors_history_reg[0]/D
  -------------------------------------------------------------------    -------------------





