###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux x86_64(Host ID work-eda)
#  Generated on:      Fri Oct 16 14:39:19 2020
#  Command:           saveDesign chip_top_dp.enc
###############################################################
global rda_Input
set cwd /home/work/encounter_work/soc_v2
set rda_Input(import_mode) {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
set rda_Input(ui_netlist) "chip_top_dp.enc.dat/chip_top.v.gz"
set rda_Input(ui_netlisttype) {Verilog}
set rda_Input(ui_rtllist) ""
set rda_Input(ui_ilmdir) ""
set rda_Input(ui_ilmlist) ""
set rda_Input(ui_ilmspef) ""
set rda_Input(ui_settop) {1}
set rda_Input(ui_topcell) {chip_top}
set rda_Input(ui_celllib) ""
set rda_Input(ui_iolib) ""
set rda_Input(ui_areaiolib) ""
set rda_Input(ui_blklib) ""
set rda_Input(ui_kboxlib) ""
set rda_Input(ui_gds_file) ""
set rda_Input(ui_oa_oa2lefversion) {}
set rda_Input(ui_view_definition_file) ""
set rda_Input(ui_timelib,max) ""
set rda_Input(ui_timelib,min) ""
set rda_Input(ui_timelib) "../soc/db/std_cell/typical.lib ../soc/db/sram/single/RA1SHD_typical_syn.lib ../soc/db/sram/dual_fix/dpram_typical_syn.lib ../soc/db/pll/SMIC_PLL_18.lib ../soc/db/io/SP018N_V1p0_typ.lib"
set rda_Input(ui_smodDef) ""
set rda_Input(ui_smodData) ""
set rda_Input(ui_locvlib) ""
set rda_Input(ui_dpath) ""
set rda_Input(ui_tech_file) ""
set rda_Input(ui_io_file) "../pad.ioc"
set rda_Input(ui_timingcon_file,full) ""
set rda_Input(ui_timingcon_file) "../syn_work/output/chip_top.sdc"
set rda_Input(ui_latency_file) ""
set rda_Input(ui_scheduling_file) ""
set rda_Input(ui_buf_footprint) {}
set rda_Input(ui_delay_footprint) {}
set rda_Input(ui_inv_footprint) {}
set rda_Input(ui_leffile) "../soc/milky/std_cell/tmp/smic18_6lm.lef ../soc/milky/pll/tmp/S018PLLGS_500.lef ../soc/milky/sram/single/tmp/RA1SHD.vclef ../soc/milky/sram/dual_fix/tmp/dpram.vclef ../soc/milky/io/tmp/SP018N_V1p0_6MT.lef"
set rda_Input(ui_cts_cell_footprint) {}
set rda_Input(ui_cts_cell_list) {BUFX1
BUFX12
BUFX16
BUFX2
BUFX20
BUFX3
BUFX4
BUFX8
BUFXL
CLKBUFX1
CLKBUFX12
CLKBUFX16
CLKBUFX2
CLKBUFX20
CLKBUFX3
CLKBUFX4
CLKBUFX8
CLKBUFXL
CLKINVX1
CLKINVX12
CLKINVX16
CLKINVX2
CLKINVX20
CLKINVX3
CLKINVX4
CLKINVX8
CLKINVXL DLY1X1
DLY2X1
DLY3X1
DLY4X1 INVX1
INVX12
INVX16
INVX2
INVX20
INVX3
INVX4
INVX8
INVXL}
set rda_Input(ui_core_cntl) {aspect}
set rda_Input(ui_aspect_ratio) {1.0}
set rda_Input(ui_core_util) {0.7}
set rda_Input(ui_core_height) {2142.0}
set rda_Input(ui_core_width) {2148.014}
set rda_Input(ui_core_to_left) {0.62}
set rda_Input(ui_core_to_right) {0.0}
set rda_Input(ui_core_to_top) {0.0}
set rda_Input(ui_core_to_bottom) {0.2}
set rda_Input(ui_max_io_height) {0}
set rda_Input(ui_row_height) {5.04}
set rda_Input(ui_isHorTrackHalfPitch) {0}
set rda_Input(ui_isVerTrackHalfPitch) {1}
set rda_Input(ui_ioOri) {R0}
set rda_Input(ui_isOrigCenter) {0}
set rda_Input(ui_isVerticalRow) {0}
set rda_Input(ui_exc_net) ""
set rda_Input(ui_delay_limit) {1000}
set rda_Input(ui_net_delay) {1000.0ps}
set rda_Input(ui_net_load) {0.5pf}
set rda_Input(ui_in_tran_delay) {0.1ps}
set rda_Input(ui_captbl_file) "../soc/work/STD_PLL_IO/ict_captbl/018cap_table_basic/smic_logic018_6lm_typ.CapTbl"
set rda_Input(ui_preRoute_cap) {1}
set rda_Input(ui_postRoute_cap) {1}
set rda_Input(ui_postRoute_xcap) {1}
set rda_Input(ui_preRoute_res) {1}
set rda_Input(ui_postRoute_res) {1}
set rda_Input(ui_shr_scale) {1.0}
set rda_Input(ui_rel_c_thresh) {0.03}
set rda_Input(ui_tot_c_thresh) {5.0}
set rda_Input(ui_cpl_c_thresh) {3.0}
set rda_Input(ui_time_unit) {none}
set rda_Input(ui_cap_unit) {}
set rda_Input(ui_oa_reflib) {}
set rda_Input(ui_oa_abstractname) {}
set rda_Input(ui_oa_layoutname) {}
set rda_Input(ui_sigstormlib) ""
set rda_Input(ui_cdb_file,min) ""
set rda_Input(ui_cdb_file,max) ""
set rda_Input(ui_cdb_file) ""
set rda_Input(ui_echo_file,min) ""
set rda_Input(ui_echo_file,max) ""
set rda_Input(ui_echo_file) ""
set rda_Input(ui_xtwf_file) ""
set rda_Input(ui_qxtech_file) ""
set rda_Input(ui_qxlayermap_file) ""
set rda_Input(ui_qxlib_file) ""
set rda_Input(ui_qxconf_file) ""
set rda_Input(ui_pwrnet) {VDD}
set rda_Input(ui_gndnet) {VSS}
set rda_Input(flip_first) {1}
set rda_Input(double_back) {1}
set rda_Input(assign_buffer)   {1}
set rda_Input(use_io_row_flow) {0}
set rda_Input(ui_gen_footprint) {0}
