Assembler report for lab_MS_SV_2
Wed Feb 28 17:22:57 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/impl_lab_MS_SV2/output_files/lab_MS_SV_2.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Feb 28 17:22:57 2024 ;
; Revision Name         ; lab_MS_SV_2                           ;
; Top-level Entity Name ; impl_lab_MS_SV2                       ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE6E22C8                           ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------+
; D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/impl_lab_MS_SV2/output_files/lab_MS_SV_2.sof ;
+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/impl_lab_MS_SV2/output_files/lab_MS_SV_2.sof ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                   ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x000F3C62                                                                                                                                ;
; Checksum       ; 0x000F3C62                                                                                                                                ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 28 17:22:56 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_MS_SV_2 -c lab_MS_SV_2
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4676 megabytes
    Info: Processing ended: Wed Feb 28 17:22:57 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


