#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 11 01:44:18 2022
# Process ID: 9312
# Current directory: D:/Dale/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19020 D:\Dale\Desktop\project_1\project_1.xpr
# Log file: D:/Dale/Desktop/project_1/vivado.log
# Journal file: D:/Dale/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dale/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 831.969 ; gain = 186.56upupdate_compile_order -fileset sources_WAWARNING: [Common 17-9] Error reading message recordslaexit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 10:11:53 2022...
Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1371.469 ; gain = 390.414
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.301 ; gain = 40.812
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1835.793 ; gain = 403.492
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/xsim.dir/interpolator_top_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/xsim.dir/interpolator_top_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 11 10:06:42 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 11 10:06:42 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.848 ; gain = 12.055
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.086 ; gain = 15.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1878.086 ; gain = 897.031
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2042.277 ; gain = 0.000
close_design
launch_simulation
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 10:12:01 2022...
Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 908.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 908.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 908.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 908.531 ; gain = 0.000
add_bp {D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v} 114
remove_bps -file {D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v} -line 114
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 908.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Nov 11 10:02:34 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 10:02:34 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 956.188 ; gain = 11.215
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 10:13:45 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1467.043 ; gain = 486.879
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1507.332 ; gain = 36.906
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1888.562 ; gain = 381.230
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1915.547 ; gain = 20.594
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1954.062 ; gain = 973.898
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 10:25:05 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2041.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2041.652 ; gain = 80.629
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 10:27:48 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2071.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2071.844 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 10:36:46 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2071.844 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 10:47:44 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /interpolator_top_tb/dft1/mu_squar_reg[4]/TChk163_6945 at time 303940 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /interpolator_top_tb/dft1/mu_squar_reg[2]/TChk163_6945 at time 303979 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2076.863 ; gain = 5.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2076.863 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 11:13:02 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /interpolator_top_tb/dft1/mu_squar_reg[4]/TChk163_6945 at time 303940 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /interpolator_top_tb/dft1/mu_squar_reg[2]/TChk163_6945 at time 303979 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2076.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov 11 11:57:27 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2295.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2295.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.000 ; gain = 8.285
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:06:19 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2304.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2304.000 ; gain = 0.000
run all
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.000 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Nov 11 12:10:38 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2304.000 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2304.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/interpolator_top_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/xsim.dir/interpolator_top_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 11 12:13:49 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 11 12:13:49 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2439.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2439.039 ; gain = 30.906
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2439.039 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2440.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2440.039 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2440.039 ; gain = 1.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 11 12:18:33 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:18:33 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2816.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2816.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/dft1/dff_reg[0][8]/TChk150_1406 at time 290225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/dft1/dff_reg[0][8]/TChk153_1409 at time 450225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/dft1/dff_reg[0][8]/TChk150_1406 at time 610225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/dft1/dff_reg[0][8]/TChk153_1409 at time 770225 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1406 at time 770332 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/dft1/dff_reg[0][8]/TChk150_1406 at time 930225 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2816.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 11 12:22:58 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:22:58 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 11 12:24:02 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:24:02 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2816.660 ; gain = 0.000
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2816.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2816.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2816.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 11 12:30:57 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:30:57 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.660 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type timing
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/simulate.log"
launch_simulation -mode post-synthesis -type timing
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/simulate.log"
reset_run impl_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Nov 11 12:33:30 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:33:30 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2816.660 ; gain = 0.000
run all
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2816.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 2816.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/mu_squar was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2816.660 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/interpolator_top.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/interpolator/v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interpolator_top_tb_behav xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_behav -key {Behavioral:sim_1:Functional:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2816.660 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dale/Desktop/project_1/project_1.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov 11 12:42:07 2022] Launched synth_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/synth_1/runme.log
[Fri Nov 11 12:42:07 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
Finished Parsing XDC File [D:/Dale/Desktop/project_1/project_1.srcs/constrs_1/new/interpolator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim/interpolator_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_synth.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3139.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_synth -key {Post-Synthesis:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3139.844 ; gain = 0.000
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3139.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3139.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3139.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'interpolator_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj interpolator_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim/interpolator_top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top
INFO: [VRFC 10-311] analyzing module v1
INFO: [VRFC 10-311] analyzing module v2
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sources_1/new/count_div_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_div_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolator_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
"xelab -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 47bad90aa3114783bbc9ef6adf12e9b0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/Dale/Desktop/project_1/project_1.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3139.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dale/Desktop/project_1/project_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interpolator_top_tb_time_impl -key {Post-Implementation:sim_1:Timing:interpolator_top_tb} -tclbatch {interpolator_top_tb.tcl} -view {D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Dale/Desktop/interpolator/v2_tb_behav.wcfg
WARNING: Simulation object /interpolator_top_tb/dft1/mu was not found in the design.
WARNING: Simulation object /interpolator_top_tb/dft1/count8 was not found in the design.
source interpolator_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[13]/TChk150_1339 at time 289937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[12]/TChk150_1339 at time 289937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[11]/TChk150_1339 at time 289937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[10]/TChk150_1339 at time 289937 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[4]/TChk150_1339 at time 289988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[15]/TChk150_1339 at time 289988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[14]/TChk150_1339 at time 289988 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[9]/TChk150_1339 at time 290051 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[8]/TChk150_1339 at time 290051 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[7]/TChk150_1339 at time 290051 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[6]/TChk153_1342 at time 290051 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[3]/TChk150_1339 at time 290051 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /interpolator_top_tb/dft1/v1_out_result_reg[2]/TChk150_1339 at time 290051 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interpolator_top_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 3139.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_24
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 11 12:48:16 2022] Launched impl_1...
Run output will be captured here: D:/Dale/Desktop/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 12:50:02 2022...
