vendor_name = ModelSim
source_file = 1, /home/eddie/work/68000/hardware/cpld/68k_glue.v
source_file = 1, /home/eddie/work/68000/hardware/cpld/SPI_Master.v
source_file = 1, /home/eddie/work/68000/hardware/cpld/db/68k_glue.cbx.xml
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf
source_file = 1, /home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/altshift.tdf
design_name = glue
instance = comp, \data[0]~I , data[0], glue, 1
instance = comp, \data[1]~I , data[1], glue, 1
instance = comp, \data[2]~I , data[2], glue, 1
instance = comp, \data[3]~I , data[3], glue, 1
instance = comp, \data[4]~I , data[4], glue, 1
instance = comp, \data[5]~I , data[5], glue, 1
instance = comp, \data[6]~I , data[6], glue, 1
instance = comp, \data[7]~I , data[7], glue, 1
instance = comp, \~VCC~0 , ~VCC~0, glue, 1
instance = comp, \~VCC~1 , ~VCC~1, glue, 1
instance = comp, \~VCC~2 , ~VCC~2, glue, 1
instance = comp, \~GND~0 , ~GND~0, glue, 1
instance = comp, \addr[21]~I , addr[21], glue, 1
instance = comp, \addr[1]~I , addr[1], glue, 1
instance = comp, \r_Master_TX_Byte[0]~139 , r_Master_TX_Byte[0]~139, glue, 1
instance = comp, \addr[2]~I , addr[2], glue, 1
instance = comp, \lds~I , lds, glue, 1
instance = comp, \addr[23]~I , addr[23], glue, 1
instance = comp, \addr[20]~I , addr[20], glue, 1
instance = comp, \as~I , as, glue, 1
instance = comp, \r_Master_TX_Byte[0]~138 , r_Master_TX_Byte[0]~138, glue, 1
instance = comp, \rst~I , rst, glue, 1
instance = comp, \rw~I , rw, glue, 1
instance = comp, \addr[22]~I , addr[22], glue, 1
instance = comp, \SPI_Master_Inst|Add0|adder|result_node|sout_node[1]~0sexp1 , SPI_Master_Inst|Add0|adder|result_node|sout_node[1]~0sexp1, glue, 1
instance = comp, \SPI_Master_Inst|Add0|adder|result_node|sout_node[1]~0sexp2 , SPI_Master_Inst|Add0|adder|result_node|sout_node[1]~0sexp2, glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Edges[1] , SPI_Master_Inst|r_SPI_Clk_Edges[1], glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Edges[0] , SPI_Master_Inst|r_SPI_Clk_Edges[0], glue, 1
instance = comp, \dataout[0]~5 , dataout[0]~5, glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Edges[2] , SPI_Master_Inst|r_SPI_Clk_Edges[2], glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Count[0] , SPI_Master_Inst|r_SPI_Clk_Count[0], glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Edges[3] , SPI_Master_Inst|r_SPI_Clk_Edges[3], glue, 1
instance = comp, \dataout[0]~2sexp , dataout[0]~2sexp, glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Edges[4] , SPI_Master_Inst|r_SPI_Clk_Edges[4], glue, 1
instance = comp, \SPI_Master_Inst|o_TX_Ready , SPI_Master_Inst|o_TX_Ready, glue, 1
instance = comp, \r_Master_TX_Byte[0]~34 , r_Master_TX_Byte[0]~34, glue, 1
instance = comp, \Selector1~3 , Selector1~3, glue, 1
instance = comp, \buffer[0]~9sexpand0 , buffer[0]~9sexpand0, glue, 1
instance = comp, \buffer[0]~38 , buffer[0]~38, glue, 1
instance = comp, \r_out_enable~1 , r_out_enable~1, glue, 1
instance = comp, \status[1]~13sexpand1 , status[1]~13sexpand1, glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk_Count[1] , SPI_Master_Inst|r_SPI_Clk_Count[1], glue, 1
instance = comp, \SPI_Master_Inst|r_Trailing_Edge , SPI_Master_Inst|r_Trailing_Edge, glue, 1
instance = comp, \SPI_Master_Inst|r_RX_Bit_Count[0] , SPI_Master_Inst|r_RX_Bit_Count[0], glue, 1
instance = comp, \SPI_Master_Inst|r_RX_Bit_Count[1] , SPI_Master_Inst|r_RX_Bit_Count[1], glue, 1
instance = comp, \SPI_Master_Inst|r_RX_Bit_Count[2] , SPI_Master_Inst|r_RX_Bit_Count[2], glue, 1
instance = comp, \SPI_Master_Inst|o_RX_DV , SPI_Master_Inst|o_RX_DV, glue, 1
instance = comp, \status[1]~45 , status[1]~45, glue, 1
instance = comp, \Equal8~3 , Equal8~3, glue, 1
instance = comp, \r_Master_TX_Byte[1]~183 , r_Master_TX_Byte[1]~183, glue, 1
instance = comp, \r_Master_TX_Byte[1]~182 , r_Master_TX_Byte[1]~182, glue, 1
instance = comp, \r_Master_TX_Byte[1]~90 , r_Master_TX_Byte[1]~90, glue, 1
instance = comp, \Selector2~4 , Selector2~4, glue, 1
instance = comp, \buffer[1]~66 , buffer[1]~66, glue, 1
instance = comp, \status[3]~9sexpand0 , status[3]~9sexpand0, glue, 1
instance = comp, \status[2]~38 , status[2]~38, glue, 1
instance = comp, \Equal8~2sexpand0 , Equal8~2sexpand0, glue, 1
instance = comp, \r_Master_TX_Byte[2]~172 , r_Master_TX_Byte[2]~172, glue, 1
instance = comp, \r_Master_TX_Byte[2]~171 , r_Master_TX_Byte[2]~171, glue, 1
instance = comp, \r_Master_TX_Byte[2]~70 , r_Master_TX_Byte[2]~70, glue, 1
instance = comp, \Selector3~3 , Selector3~3, glue, 1
instance = comp, \buffer[2]~54 , buffer[2]~54, glue, 1
instance = comp, \status[3]~30 , status[3]~30, glue, 1
instance = comp, \r_Master_TX_Byte[3]~161 , r_Master_TX_Byte[3]~161, glue, 1
instance = comp, \r_Master_TX_Byte[3]~160 , r_Master_TX_Byte[3]~160, glue, 1
instance = comp, \r_Master_TX_Byte[3]~66 , r_Master_TX_Byte[3]~66, glue, 1
instance = comp, \Selector4~3 , Selector4~3, glue, 1
instance = comp, \buffer[3]~58 , buffer[3]~58, glue, 1
instance = comp, \status[4]~34 , status[4]~34, glue, 1
instance = comp, \r_Master_TX_Byte[4]~150 , r_Master_TX_Byte[4]~150, glue, 1
instance = comp, \r_Master_TX_Byte[4]~149 , r_Master_TX_Byte[4]~149, glue, 1
instance = comp, \r_Master_TX_Byte[4]~74 , r_Master_TX_Byte[4]~74, glue, 1
instance = comp, \Selector5~3 , Selector5~3, glue, 1
instance = comp, \buffer[4]~62 , buffer[4]~62, glue, 1
instance = comp, \r_Master_TX_Byte[5]~128 , r_Master_TX_Byte[5]~128, glue, 1
instance = comp, \r_Master_TX_Byte[5]~127 , r_Master_TX_Byte[5]~127, glue, 1
instance = comp, \r_Master_TX_Byte[5]~38 , r_Master_TX_Byte[5]~38, glue, 1
instance = comp, \buffer[5]~42 , buffer[5]~42, glue, 1
instance = comp, \r_Master_TX_Byte[6]~117 , r_Master_TX_Byte[6]~117, glue, 1
instance = comp, \r_Master_TX_Byte[6]~116 , r_Master_TX_Byte[6]~116, glue, 1
instance = comp, \r_Master_TX_Byte[6]~46 , r_Master_TX_Byte[6]~46, glue, 1
instance = comp, \buffer[6]~46 , buffer[6]~46, glue, 1
instance = comp, \buffer[0]~68 , buffer[0]~68, glue, 1
instance = comp, \r_Master_TX_Byte[7]~106 , r_Master_TX_Byte[7]~106, glue, 1
instance = comp, \r_Master_TX_Byte[7]~105 , r_Master_TX_Byte[7]~105, glue, 1
instance = comp, \r_Master_TX_Byte[7]~42 , r_Master_TX_Byte[7]~42, glue, 1
instance = comp, \buffer[7]~50 , buffer[7]~50, glue, 1
instance = comp, \rst~1 , rst~1, glue, 1
instance = comp, \rom_sel~2 , rom_sel~2, glue, 1
instance = comp, \wrl~3 , wrl~3, glue, 1
instance = comp, \rdl~2 , rdl~2, glue, 1
instance = comp, \uds~I , uds, glue, 1
instance = comp, \wru~1 , wru~1, glue, 1
instance = comp, \rdu~3 , rdu~3, glue, 1
instance = comp, \ram1_sel~2 , ram1_sel~2, glue, 1
instance = comp, \ram2_sel~3 , ram2_sel~3, glue, 1
instance = comp, \io1_sel~2 , io1_sel~2, glue, 1
instance = comp, \ram3_sel~3 , ram3_sel~3, glue, 1
instance = comp, \ram4_sel~3 , ram4_sel~3, glue, 1
instance = comp, \clk~I , clk, glue, 1
instance = comp, \SPI_Master_Inst|r_SPI_Clk , SPI_Master_Inst|r_SPI_Clk, glue, 1
instance = comp, \SPI_Master_Inst|o_SPI_Clk , SPI_Master_Inst|o_SPI_Clk, glue, 1
instance = comp, \counter_rtl_0|dffs[0] , counter_rtl_0|dffs[0], glue, 1
instance = comp, \counter_rtl_0|dffs[1] , counter_rtl_0|dffs[1], glue, 1
instance = comp, \counter_rtl_0|dffs[2] , counter_rtl_0|dffs[2], glue, 1
instance = comp, \counter_rtl_0|dffs[3] , counter_rtl_0|dffs[3], glue, 1
instance = comp, \counter_rtl_0|dffs[4] , counter_rtl_0|dffs[4], glue, 1
instance = comp, \counter_rtl_0|dffs[5] , counter_rtl_0|dffs[5], glue, 1
instance = comp, \counter_rtl_0|dffs[6] , counter_rtl_0|dffs[6], glue, 1
instance = comp, \counter_rtl_0|dffs[7] , counter_rtl_0|dffs[7], glue, 1
instance = comp, \counter_rtl_0|dffs[8] , counter_rtl_0|dffs[8], glue, 1
instance = comp, \counter_rtl_0|dffs[9] , counter_rtl_0|dffs[9], glue, 1
instance = comp, \counter_rtl_0|dffs[10] , counter_rtl_0|dffs[10], glue, 1
instance = comp, \counter_rtl_0|dffs[11] , counter_rtl_0|dffs[11], glue, 1
instance = comp, \counter_rtl_0|dffs[12] , counter_rtl_0|dffs[12], glue, 1
instance = comp, \counter_rtl_0|dffs[13] , counter_rtl_0|dffs[13], glue, 1
instance = comp, \counter_rtl_0|dffs[14] , counter_rtl_0|dffs[14], glue, 1
instance = comp, \counter_rtl_0|dffs[15] , counter_rtl_0|dffs[15], glue, 1
instance = comp, \counter_rtl_0|dffs[16] , counter_rtl_0|dffs[16], glue, 1
instance = comp, \counter_rtl_0|dffs[17] , counter_rtl_0|dffs[17], glue, 1
instance = comp, \counter_rtl_0|dffs[18] , counter_rtl_0|dffs[18], glue, 1
instance = comp, \counter_rtl_0|dffs[19] , counter_rtl_0|dffs[19], glue, 1
instance = comp, \counter_rtl_0|dffs[20] , counter_rtl_0|dffs[20], glue, 1
instance = comp, \io2_sel~reg0 , io2_sel~reg0, glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[0] , SPI_Master_Inst|r_TX_Byte[0], glue, 1
instance = comp, \SPI_Master_Inst|r_Leading_Edge , SPI_Master_Inst|r_Leading_Edge, glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Bit_Count[0] , SPI_Master_Inst|r_TX_Bit_Count[0], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Bit_Count[1] , SPI_Master_Inst|r_TX_Bit_Count[1], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Bit_Count[2] , SPI_Master_Inst|r_TX_Bit_Count[2], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[1] , SPI_Master_Inst|r_TX_Byte[1], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[3] , SPI_Master_Inst|r_TX_Byte[3], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[2] , SPI_Master_Inst|r_TX_Byte[2], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[4] , SPI_Master_Inst|r_TX_Byte[4], glue, 1
instance = comp, \SPI_Master_Inst|Mux0~27 , SPI_Master_Inst|Mux0~27, glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[5] , SPI_Master_Inst|r_TX_Byte[5], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[7] , SPI_Master_Inst|r_TX_Byte[7], glue, 1
instance = comp, \SPI_Master_Inst|r_TX_Byte[6] , SPI_Master_Inst|r_TX_Byte[6], glue, 1
instance = comp, \SPI_Master_Inst|o_SPI_MOSI , SPI_Master_Inst|o_SPI_MOSI, glue, 1
instance = comp, \addr[3]~I , addr[3], glue, 1
instance = comp, \addr[4]~I , addr[4], glue, 1
instance = comp, \addr[5]~I , addr[5], glue, 1
instance = comp, \addr[6]~I , addr[6], glue, 1
instance = comp, \addr[7]~I , addr[7], glue, 1
instance = comp, \addr[8]~I , addr[8], glue, 1
instance = comp, \addr[9]~I , addr[9], glue, 1
instance = comp, \addr[10]~I , addr[10], glue, 1
instance = comp, \addr[11]~I , addr[11], glue, 1
instance = comp, \addr[12]~I , addr[12], glue, 1
instance = comp, \addr[13]~I , addr[13], glue, 1
instance = comp, \addr[14]~I , addr[14], glue, 1
instance = comp, \addr[15]~I , addr[15], glue, 1
instance = comp, \addr[16]~I , addr[16], glue, 1
instance = comp, \addr[17]~I , addr[17], glue, 1
instance = comp, \addr[18]~I , addr[18], glue, 1
instance = comp, \addr[19]~I , addr[19], glue, 1
instance = comp, \fc[0]~I , fc[0], glue, 1
instance = comp, \fc[1]~I , fc[1], glue, 1
instance = comp, \fc[2]~I , fc[2], glue, 1
instance = comp, \irq1~I , irq1, glue, 1
instance = comp, \irq2~I , irq2, glue, 1
instance = comp, \miso~I , miso, glue, 1
instance = comp, \ipl[0]~I , ipl[0], glue, 1
instance = comp, \ipl[1]~I , ipl[1], glue, 1
instance = comp, \ipl[2]~I , ipl[2], glue, 1
instance = comp, \dtack~I , dtack, glue, 1
instance = comp, \rst_h~I , rst_h, glue, 1
instance = comp, \rom_sel~I , rom_sel, glue, 1
instance = comp, \wrl~I , wrl, glue, 1
instance = comp, \rdl~I , rdl, glue, 1
instance = comp, \wru~I , wru, glue, 1
instance = comp, \rdu~I , rdu, glue, 1
instance = comp, \ram1_sel~I , ram1_sel, glue, 1
instance = comp, \ram2_sel~I , ram2_sel, glue, 1
instance = comp, \io1_sel~I , io1_sel, glue, 1
instance = comp, \ram3_sel~I , ram3_sel, glue, 1
instance = comp, \ram4_sel~I , ram4_sel, glue, 1
instance = comp, \ss1~I , ss1, glue, 1
instance = comp, \ss2~I , ss2, glue, 1
instance = comp, \dc~I , dc, glue, 1
instance = comp, \sclk~I , sclk, glue, 1
instance = comp, \io2_sel~I , io2_sel, glue, 1
instance = comp, \mosi~I , mosi, glue, 1
