
*** Running vivado
    with args -log design_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_microblaze_0_3/design_2_microblaze_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_dlmb_v10_3/design_2_dlmb_v10_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ilmb_v10_3/design_2_ilmb_v10_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_3/design_2_dlmb_bram_if_cntlr_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_3/design_2_ilmb_bram_if_cntlr_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_lmb_bram_3/design_2_lmb_bram_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_1/design_2_rst_clk_wiz_0_100M_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_2/design_2_floating_point_0_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_0/design_2_floating_point_1_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_0/design_2_floating_point_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_1/design_2_floating_point_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_3/design_2_floating_point_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_1/design_2_floating_point_1_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_0/design_2_floating_point_4_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/design_2_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_0/design_2_Weight_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_1/design_2_Weight_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_2/design_2_Weight_0_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_0/design_2_axis_register_slice_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_3/design_2_Weight_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_0_0/design_2_Tvalid_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_0/design_2_Tvalid_1_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_1/design_2_Tvalid_1_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ReLu_0_0/design_2_ReLu_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_2_0/design_2_floating_point_2_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_3_0/design_2_floating_point_3_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_4/design_2_floating_point_0_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_2/design_2_floating_point_1_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_3/design_2_floating_point_4_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_5_0/design_2_floating_point_5_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_6_0/design_2_floating_point_6_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_4/design_2_Weight_0_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_1_0/design_2_Weight_1_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_2_0/design_2_Weight_2_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_3_0/design_2_Weight_3_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_1/design_2_axis_register_slice_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_0_1/design_2_Tvalid_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_2/design_2_Tvalid_1_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_2_0/design_2_Tvalid_2_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_3_0/design_2_Tvalid_3_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ReLu_0_1/design_2_ReLu_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_2_2/design_2_floating_point_2_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_3_2/design_2_floating_point_3_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_6/design_2_floating_point_0_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_6'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_4/design_2_floating_point_1_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_5/design_2_floating_point_4_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_5_2/design_2_floating_point_5_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_6_2/design_2_floating_point_6_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_6/design_2_Weight_0_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_6'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_1_2/design_2_Weight_1_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_2_2/design_2_Weight_2_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_3_2/design_2_Weight_3_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_3/design_2_axis_register_slice_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_0_3/design_2_Tvalid_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_4/design_2_Tvalid_1_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_2_2/design_2_Tvalid_2_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_3_2/design_2_Tvalid_3_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_2'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ReLu_0_3/design_2_ReLu_0_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_2_3/design_2_floating_point_2_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_3_3/design_2_floating_point_3_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_7/design_2_floating_point_0_7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_7'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_5/design_2_floating_point_1_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_6/design_2_floating_point_4_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_6'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_5_3/design_2_floating_point_5_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_6_3/design_2_floating_point_6_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_7/design_2_Weight_0_7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_7'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_1_3/design_2_Weight_1_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_2_3/design_2_Weight_2_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_3_3/design_2_Weight_3_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_4/design_2_axis_register_slice_0_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_0_4/design_2_Tvalid_0_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_5/design_2_Tvalid_1_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_2_3/design_2_Tvalid_2_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_3_3/design_2_Tvalid_3_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_3'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ReLu_0_4/design_2_ReLu_0_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_2_4/design_2_floating_point_2_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_3_4/design_2_floating_point_3_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_8/design_2_floating_point_0_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_6/design_2_floating_point_1_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_6'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_7/design_2_floating_point_4_7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_7'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_5_4/design_2_floating_point_5_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_6_4/design_2_floating_point_6_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_0_8/design_2_Weight_0_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_1_4/design_2_Weight_1_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_2_4/design_2_Weight_2_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Weight_3_4/design_2_Weight_3_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_5/design_2_axis_register_slice_0_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_0_5/design_2_Tvalid_0_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_1_6/design_2_Tvalid_1_6.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_6'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_2_4/design_2_Tvalid_2_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_Tvalid_3_4/design_2_Tvalid_3_4.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_4'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_ReLu_0_5/design_2_ReLu_0_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_2_5/design_2_floating_point_2_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_3_5/design_2_floating_point_3_5.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_5'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_0_9/design_2_floating_point_0_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_1_7/design_2_floating_point_1_7.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_7'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/sources_1/bd/design_2/ip/design_2_floating_point_4_8/design_2_floating_point_4_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [Common 17-14] Message 'IP_Flow 19-8049' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1566.926 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_2_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_wrapper' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:34]
INFO: [Synth 8-3491] module 'design_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:6314' bound to instance 'design_2_i' of component 'design_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:55]
INFO: [Synth 8-638] synthesizing module 'design_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:6338]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_0_imp_V2IPLF' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:35]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_0_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:259]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Weight_0_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_3/synth/design_2_Weight_0_3.v:57' bound to instance 'Tvalid_0' of component 'design_2_Weight_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:264]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_3/synth/design_2_Weight_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_3' (2#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_3/synth/design_2_Weight_0_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_0/synth/design_2_Tvalid_0_0.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:268]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_0/synth/design_2_Tvalid_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_0' (3#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_0/synth/design_2_Tvalid_0_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_0/synth/design_2_Tvalid_1_0.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_1_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:272]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_0/synth/design_2_Tvalid_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_0' (4#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_0/synth/design_2_Tvalid_1_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_1/synth/design_2_Tvalid_1_1.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_1_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:276]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_1/synth/design_2_Tvalid_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_1' (5#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_1/synth/design_2_Tvalid_1_1.v:57]
INFO: [Synth 8-3491] module 'design_2_xlconstant_0_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/synth/design_2_xlconstant_0_0.v:57' bound to instance 'Weight_0' of component 'design_2_xlconstant_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:280]
INFO: [Synth 8-6157] synthesizing module 'design_2_xlconstant_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/synth/design_2_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (5#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_xlconstant_0_0' (6#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xlconstant_0_0/synth/design_2_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_0/synth/design_2_Weight_0_0.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:284]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_0/synth/design_2_Weight_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (6#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_0' (7#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_0/synth/design_2_Weight_0_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_1/synth/design_2_Weight_0_1.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:288]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_1/synth/design_2_Weight_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (7#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_1' (8#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_1/synth/design_2_Weight_0_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_2/synth/design_2_Weight_0_2.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:292]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_2/synth/design_2_Weight_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized3' (8#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_2' (9#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_2/synth/design_2_Weight_0_2.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_0_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:296]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_0_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:307]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_1_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:320]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_2_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:333]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_0_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_1_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:346]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_3_stub.vhdl:5' bound to instance 'floating_point_4' of component 'design_2_floating_point_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:359]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_1_stub.vhdl:5' bound to instance 'floating_point_5' of component 'design_2_floating_point_1_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:372]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_4_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_0_stub.vhdl:5' bound to instance 'floating_point_6' of component 'design_2_floating_point_4_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:385]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_0_imp_V2IPLF' (10#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_1_imp_XFP100' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:424]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_1_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:648]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_1/synth/design_2_Tvalid_0_1.v:57' bound to instance 'Tvalid_0' of component 'design_2_Tvalid_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:653]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_1/synth/design_2_Tvalid_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_1' (11#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_1/synth/design_2_Tvalid_0_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_2/synth/design_2_Tvalid_1_2.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_1_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:657]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_2/synth/design_2_Tvalid_1_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_2' (12#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_2/synth/design_2_Tvalid_1_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_2_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_0/synth/design_2_Tvalid_2_0.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_2_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:661]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_0/synth/design_2_Tvalid_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_0' (13#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_0/synth/design_2_Tvalid_2_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_3_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_0/synth/design_2_Tvalid_3_0.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_3_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:665]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_0/synth/design_2_Tvalid_3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_0' (14#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_0/synth/design_2_Tvalid_3_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_4/synth/design_2_Weight_0_4.v:57' bound to instance 'Weight_0' of component 'design_2_Weight_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:669]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_4/synth/design_2_Weight_0_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized4' (14#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_4' (15#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_4/synth/design_2_Weight_0_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_1_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_0/synth/design_2_Weight_1_0.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_1_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:673]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_0/synth/design_2_Weight_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized5' (15#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_0' (16#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_0/synth/design_2_Weight_1_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_2_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_0/synth/design_2_Weight_2_0.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_2_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:677]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_0/synth/design_2_Weight_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized6' (16#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_0' (17#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_0/synth/design_2_Weight_2_0.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_3_0' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_0/synth/design_2_Weight_3_0.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_3_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:681]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_0/synth/design_2_Weight_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized7' (17#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_0' (18#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_0/synth/design_2_Weight_3_0.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_1_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:685]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_1_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_4_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:696]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_4_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_2_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_1_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:709]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_2_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_0_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_2_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:722]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_3_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_0_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_3_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:735]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_4_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_3_stub.vhdl:5' bound to instance 'floating_point_4' of component 'design_2_floating_point_4_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:748]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_5_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_0_stub.vhdl:5' bound to instance 'floating_point_5' of component 'design_2_floating_point_5_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:761]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_6_0' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_0_stub.vhdl:5' bound to instance 'floating_point_6' of component 'design_2_floating_point_6_0' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:774]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_1_imp_XFP100' (19#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:424]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_2_imp_I1QY6T' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:813]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_2_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1037]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_2/synth/design_2_Tvalid_0_2.v:57' bound to instance 'Tvalid_0' of component 'design_2_Tvalid_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1042]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_2/synth/design_2_Tvalid_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_2' (20#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_2/synth/design_2_Tvalid_0_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_3/synth/design_2_Tvalid_1_3.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_1_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1046]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_3/synth/design_2_Tvalid_1_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_3' (21#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_3/synth/design_2_Tvalid_1_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_2_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_1/synth/design_2_Tvalid_2_1.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_2_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1050]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_1/synth/design_2_Tvalid_2_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_1' (22#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_1/synth/design_2_Tvalid_2_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_3_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_1/synth/design_2_Tvalid_3_1.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_3_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1054]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_1/synth/design_2_Tvalid_3_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_1' (23#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_1/synth/design_2_Tvalid_3_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_5' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_5/synth/design_2_Weight_0_5.v:57' bound to instance 'Weight_0' of component 'design_2_Weight_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1058]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_5/synth/design_2_Weight_0_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized8' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized8' (23#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_5' (24#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_5/synth/design_2_Weight_0_5.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_1_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_1/synth/design_2_Weight_1_1.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_1_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1062]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_1/synth/design_2_Weight_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized9' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized9' (24#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_1' (25#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_1/synth/design_2_Weight_1_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_2_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_1/synth/design_2_Weight_2_1.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_2_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1066]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_1/synth/design_2_Weight_2_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized10' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized10' (25#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_1' (26#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_1/synth/design_2_Weight_2_1.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_3_1' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_1/synth/design_2_Weight_3_1.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_3_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1070]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_1/synth/design_2_Weight_3_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized11' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized11' (26#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_1' (27#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_1/synth/design_2_Weight_3_1.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_2_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_2_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_5' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_5_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1085]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_5_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_3_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_1_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_2_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_1_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_2_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_3_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_1_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_3_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1124]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_4_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_4_stub.vhdl:5' bound to instance 'floating_point_4' of component 'design_2_floating_point_4_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_4_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_5_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_1_stub.vhdl:5' bound to instance 'floating_point_5' of component 'design_2_floating_point_5_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1150]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_6_1' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_1_stub.vhdl:5' bound to instance 'floating_point_6' of component 'design_2_floating_point_6_1' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_2_imp_I1QY6T' (28#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:813]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_3_imp_NZONO6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1202]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_3_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_3_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_3/synth/design_2_Tvalid_0_3.v:57' bound to instance 'Tvalid_0' of component 'design_2_Tvalid_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1431]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_3/synth/design_2_Tvalid_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_3' (29#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_3/synth/design_2_Tvalid_0_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_4/synth/design_2_Tvalid_1_4.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_1_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1435]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_4/synth/design_2_Tvalid_1_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_4' (30#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_4/synth/design_2_Tvalid_1_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_2_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_2/synth/design_2_Tvalid_2_2.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_2_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1439]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_2/synth/design_2_Tvalid_2_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_2' (31#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_2/synth/design_2_Tvalid_2_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_3_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_2/synth/design_2_Tvalid_3_2.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_3_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1443]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_2/synth/design_2_Tvalid_3_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_2' (32#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_2/synth/design_2_Tvalid_3_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_6' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_6/synth/design_2_Weight_0_6.v:57' bound to instance 'Weight_0' of component 'design_2_Weight_0_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1447]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_6/synth/design_2_Weight_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized12' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized12' (32#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_6' (33#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_6/synth/design_2_Weight_0_6.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_1_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_2/synth/design_2_Weight_1_2.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_1_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1451]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_2/synth/design_2_Weight_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized13' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized13' (33#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_2' (34#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_2/synth/design_2_Weight_1_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_2_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_2/synth/design_2_Weight_2_2.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_2_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1455]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_2/synth/design_2_Weight_2_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized14' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized14' (34#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_2' (35#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_2/synth/design_2_Weight_2_2.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_3_2' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_2/synth/design_2_Weight_3_2.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_3_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1459]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_2/synth/design_2_Weight_3_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized15' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized15' (35#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_2' (36#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_2/synth/design_2_Weight_3_2.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_3_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1463]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_3_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_6' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_6_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1474]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_6_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_4_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_1_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_4_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_2_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_2_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_2_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1500]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_3_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_2_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_3_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1513]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_4_5' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_5_stub.vhdl:5' bound to instance 'floating_point_4' of component 'design_2_floating_point_4_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1526]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_5_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_5_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_2_stub.vhdl:5' bound to instance 'floating_point_5' of component 'design_2_floating_point_5_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_6_2' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_2_stub.vhdl:5' bound to instance 'floating_point_6' of component 'design_2_floating_point_6_2' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1552]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_2_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_3_imp_NZONO6' (37#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_4_imp_DWAS67' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1591]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_4_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1819]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_4/synth/design_2_Tvalid_0_4.v:57' bound to instance 'Tvalid_0' of component 'design_2_Tvalid_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1824]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_4/synth/design_2_Tvalid_0_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_4' (38#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_4/synth/design_2_Tvalid_0_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_5' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_5/synth/design_2_Tvalid_1_5.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_1_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1828]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_5/synth/design_2_Tvalid_1_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_5' (39#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_5/synth/design_2_Tvalid_1_5.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_2_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_3/synth/design_2_Tvalid_2_3.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_2_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1832]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_3/synth/design_2_Tvalid_2_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_3' (40#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_3/synth/design_2_Tvalid_2_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_3_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_3/synth/design_2_Tvalid_3_3.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_3_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1836]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_3/synth/design_2_Tvalid_3_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_3' (41#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_3/synth/design_2_Tvalid_3_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_7' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_7/synth/design_2_Weight_0_7.v:57' bound to instance 'Weight_0' of component 'design_2_Weight_0_7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1840]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_7/synth/design_2_Weight_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized16' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized16' (41#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_7' (42#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_7/synth/design_2_Weight_0_7.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_1_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_3/synth/design_2_Weight_1_3.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_1_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1844]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_3/synth/design_2_Weight_1_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized17' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized17' (42#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_3' (43#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_3/synth/design_2_Weight_1_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_2_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_3/synth/design_2_Weight_2_3.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_2_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1848]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_3/synth/design_2_Weight_2_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized18' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized18' (43#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_3' (44#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_3/synth/design_2_Weight_2_3.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_3_3' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_3/synth/design_2_Weight_3_3.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_3_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1852]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_3/synth/design_2_Weight_3_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized19' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized19' (44#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_3' (45#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_3/synth/design_2_Weight_3_3.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_4_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1856]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_4_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_7' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_7_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1867]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_7' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_7_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_5' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_5_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_1_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1880]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_5_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_2_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_3_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_2_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1893]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_3_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_3_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_3_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1906]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_4_6' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_6_stub.vhdl:5' bound to instance 'floating_point_4' of component 'design_2_floating_point_4_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1919]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_6_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_5_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_3_stub.vhdl:5' bound to instance 'floating_point_5' of component 'design_2_floating_point_5_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_3_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_6_3' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_3_stub.vhdl:5' bound to instance 'floating_point_6' of component 'design_2_floating_point_6_3' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1945]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_3_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_4_imp_DWAS67' (46#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1591]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_5_imp_ADUDLO' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1984]
INFO: [Synth 8-3491] module 'design_2_ReLu_0_5' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_5_stub.vhdl:5' bound to instance 'ReLu_0' of component 'design_2_ReLu_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2212]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_2_Tvalid_0_5' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_5/synth/design_2_Tvalid_0_5.v:57' bound to instance 'Tvalid_0' of component 'design_2_Tvalid_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2217]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_5/synth/design_2_Tvalid_0_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_5' (47#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_5/synth/design_2_Tvalid_0_5.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_1_6' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_6/synth/design_2_Tvalid_1_6.v:57' bound to instance 'Tvalid_1' of component 'design_2_Tvalid_1_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2221]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_6/synth/design_2_Tvalid_1_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_6' (48#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_6/synth/design_2_Tvalid_1_6.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_2_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_4/synth/design_2_Tvalid_2_4.v:57' bound to instance 'Tvalid_2' of component 'design_2_Tvalid_2_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2225]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_4/synth/design_2_Tvalid_2_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_4' (49#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_4/synth/design_2_Tvalid_2_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Tvalid_3_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_4/synth/design_2_Tvalid_3_4.v:57' bound to instance 'Tvalid_3' of component 'design_2_Tvalid_3_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2229]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_4/synth/design_2_Tvalid_3_4.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_4' (50#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_4/synth/design_2_Tvalid_3_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_0_8' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_8/synth/design_2_Weight_0_8.v:57' bound to instance 'Weight_0' of component 'design_2_Weight_0_8' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2233]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_8' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_8/synth/design_2_Weight_0_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized20' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized20' (50#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_8' (51#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_8/synth/design_2_Weight_0_8.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_1_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_4/synth/design_2_Weight_1_4.v:57' bound to instance 'Weight_1' of component 'design_2_Weight_1_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2237]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_4/synth/design_2_Weight_1_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized21' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized21' (51#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_4' (52#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_4/synth/design_2_Weight_1_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_2_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_4/synth/design_2_Weight_2_4.v:57' bound to instance 'Weight_2' of component 'design_2_Weight_2_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2241]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_4/synth/design_2_Weight_2_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized22' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized22' (52#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_4' (53#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_4/synth/design_2_Weight_2_4.v:57]
INFO: [Synth 8-3491] module 'design_2_Weight_3_4' declared at 'c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_4/synth/design_2_Weight_3_4.v:57' bound to instance 'Weight_3' of component 'design_2_Weight_3_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2245]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_4/synth/design_2_Weight_3_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized23' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized23' (53#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_4' (54#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_4/synth/design_2_Weight_3_4.v:57]
INFO: [Synth 8-3491] module 'design_2_axis_register_slice_0_5' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_5_stub.vhdl:5' bound to instance 'axis_register_slice_0' of component 'design_2_axis_register_slice_0_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2249]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_5_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_2_floating_point_0_8' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_8_stub.vhdl:5' bound to instance 'floating_point_0' of component 'design_2_floating_point_0_8' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2260]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_8' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_8_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_1_6' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_6_stub.vhdl:5' bound to instance 'floating_point_1' of component 'design_2_floating_point_1_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2273]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_6_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_2_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_4_stub.vhdl:5' bound to instance 'floating_point_2' of component 'design_2_floating_point_2_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2286]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_4_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_2_floating_point_3_4' declared at 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_4_stub.vhdl:5' bound to instance 'floating_point_3' of component 'design_2_floating_point_3_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2299]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_4_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_7' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_7_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_4_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_4' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_4_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_5_imp_ADUDLO' (55#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_6_imp_80FBTL' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2377]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_6_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_6/synth/design_2_Tvalid_0_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_6' (56#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_6/synth/design_2_Tvalid_0_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_7/synth/design_2_Tvalid_1_7.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_7' (57#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_7/synth/design_2_Tvalid_1_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_5/synth/design_2_Tvalid_2_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_5' (58#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_5/synth/design_2_Tvalid_2_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_5/synth/design_2_Tvalid_3_5.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_5' (59#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_5/synth/design_2_Tvalid_3_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_9' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_9/synth/design_2_Weight_0_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized24' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized24' (59#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_9' (60#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_9/synth/design_2_Weight_0_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_5/synth/design_2_Weight_1_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized25' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized25' (60#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_5' (61#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_5/synth/design_2_Weight_1_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_5/synth/design_2_Weight_2_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized26' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized26' (61#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_5' (62#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_5/synth/design_2_Weight_2_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_5' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_5/synth/design_2_Weight_3_5.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized27' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized27' (62#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_5' (63#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_5/synth/design_2_Weight_3_5.v:57]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_6_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_9' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_9_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_7' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_7_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_5_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_5_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_8' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_8_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_5_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_5_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_6_imp_80FBTL' (64#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2377]
INFO: [Synth 8-638] synthesizing module 'Multiplier_Adder_Relu_7_imp_37XF4Q' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2770]
INFO: [Synth 8-638] synthesizing module 'design_2_ReLu_0_7' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ReLu_0_7_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_0_7' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_7/synth/design_2_Tvalid_0_7.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_0_7' (65#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_0_7/synth/design_2_Tvalid_0_7.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_1_8' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_8/synth/design_2_Tvalid_1_8.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_1_8' (66#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_1_8/synth/design_2_Tvalid_1_8.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_2_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_6/synth/design_2_Tvalid_2_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_2_6' (67#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_2_6/synth/design_2_Tvalid_2_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Tvalid_3_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_6/synth/design_2_Tvalid_3_6.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Tvalid_3_6' (68#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Tvalid_3_6/synth/design_2_Tvalid_3_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_0_10' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_10/synth/design_2_Weight_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized28' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized28' (68#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_0_10' (69#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_0_10/synth/design_2_Weight_0_10.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_1_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_6/synth/design_2_Weight_1_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized29' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized29' (69#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_1_6' (70#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_1_6/synth/design_2_Weight_1_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_2_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_6/synth/design_2_Weight_2_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized30' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized30' (70#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_2_6' (71#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_2_6/synth/design_2_Weight_2_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_2_Weight_3_6' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_6/synth/design_2_Weight_3_6.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized31' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized31' (71#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.gen/sources_1/bd/design_2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_Weight_3_6' (72#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Weight_3_6/synth/design_2_Weight_3_6.v:57]
INFO: [Synth 8-638] synthesizing module 'design_2_axis_register_slice_0_7' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axis_register_slice_0_7_stub.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_0_10' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_0_10_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_1_8' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_1_8_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_2_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_2_6_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_3_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_3_6_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_4_9' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_4_9_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_5_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_5_6_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_floating_point_6_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_floating_point_6_6_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_Adder_Relu_7_imp_37XF4Q' (73#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:2770]
INFO: [Synth 8-638] synthesizing module 'design_2_S_axi_Demultiplexer1_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_S_axi_Demultiplexer1_0_0_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_2_S_axi_Demultiplexer1_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_S_axi_Demultiplexer1_0_1_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_2_S_axi_Demultiplexer1_0_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_S_axi_Demultiplexer1_0_2_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_2_S_axi_Demultiplexer1_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_S_axi_Demultiplexer1_0_3_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'design_2_Seven_Segments_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_Seven_Segments_0_0_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_fifo_mm_s_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_fifo_mm_s_0_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_fifo_mm_s_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_fifo_mm_s_0_1_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_fifo_mm_s_0_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_fifo_mm_s_0_2_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_fifo_mm_s_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_fifo_mm_s_0_3_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_uartlite_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'design_2_clk_wiz_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_clk_wiz_0_1_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_6' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_gpio_0_6_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_mdm_1_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_microblaze_0_3_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_2_microblaze_0_axi_periph_4' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:5039]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_11CD1WM' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3185]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_11CD1WM' (74#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3185]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_TCH0CN' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3286]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_TCH0CN' (75#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3286]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_10F4R51' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3387]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_10F4R51' (76#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3387]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TZF3PG' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3488]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TZF3PG' (77#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3488]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_136UCPS' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3589]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_136UCPS' (78#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3589]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_RB579D' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3690]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_RB579D' (79#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3690]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_11ZLROJ' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3791]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_11ZLROJ' (80#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3791]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_SS1CAQ' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3892]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_SS1CAQ' (81#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3892]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_14G4USQ' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3993]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_14G4USQ' (82#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:3993]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_Z4EXOR' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4094]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_Z4EXOR' (83#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4094]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZF502S' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4757]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZF502S' (84#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4757]
INFO: [Synth 8-638] synthesizing module 'design_2_xbar_2' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_2_microblaze_0_axi_periph_4' (85#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:5039]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4178]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_bram_if_cntlr_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_dlmb_bram_if_cntlr_3_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_dlmb_v10_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_dlmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_bram_if_cntlr_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ilmb_bram_if_cntlr_3_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_ilmb_v10_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_ilmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_2_lmb_bram_3' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_lmb_bram_3_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_MFYM5E' (86#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:4178]
INFO: [Synth 8-638] synthesizing module 'design_2_rst_clk_wiz_0_100M_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_rst_clk_wiz_0_100M_1_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_2_axi_gpio_0_5' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_axi_gpio_0_5_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_input_0_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_input_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_input_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_input_0_1_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_input_2_0' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_input_2_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_2_system_ila_0_1' [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/.Xil/Vivado-29564-GS/realtime/design_2_system_ila_0_1_stub.vhdl:30]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_4'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7277]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_5'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7296]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_6'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7315]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_7'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7334]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_3'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7258]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_2'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7239]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_1'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7220]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Multiplier_Adder_Relu_0'. This will prevent further optimization [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:7201]
INFO: [Synth 8-256] done synthesizing module 'design_2' (87#1) [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/synth/design_2.vhd:6338]
INFO: [Synth 8-256] done synthesizing module 'design_2_wrapper' (88#1) [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/hdl/design_2_wrapper.vhd:34]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_ZF502S is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_ZF502S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_ZF502S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_ZF502S is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m09_couplers_imp_Z4EXOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m09_couplers_imp_Z4EXOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m09_couplers_imp_Z4EXOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m09_couplers_imp_Z4EXOR is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m08_couplers_imp_14G4USQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m08_couplers_imp_14G4USQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m08_couplers_imp_14G4USQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m08_couplers_imp_14G4USQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m07_couplers_imp_SS1CAQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m07_couplers_imp_SS1CAQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m07_couplers_imp_SS1CAQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m07_couplers_imp_SS1CAQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m06_couplers_imp_11ZLROJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m06_couplers_imp_11ZLROJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m06_couplers_imp_11ZLROJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m06_couplers_imp_11ZLROJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_RB579D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_RB579D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_RB579D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_RB579D is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_136UCPS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_136UCPS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_136UCPS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_136UCPS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_TZF3PG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_TZF3PG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_TZF3PG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_TZF3PG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_10F4R51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_10F4R51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_10F4R51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_10F4R51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_TCH0CN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_TCH0CN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_TCH0CN is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_TCH0CN is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_11CD1WM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_11CD1WM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_11CD1WM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_11CD1WM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1624.965 ; gain = 58.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.871 ; gain = 75.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.871 ; gain = 75.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1642.871 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_2_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_2_i/axi_uartlite_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc] for cell 'design_2_i/clk_wiz_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_3/design_2_microblaze_0_3/design_2_microblaze_0_3_in_context.xdc] for cell 'design_2_i/microblaze_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_3/design_2_microblaze_0_3/design_2_microblaze_0_3_in_context.xdc] for cell 'design_2_i/microblaze_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_3/design_2_dlmb_v10_3/design_2_dlmb_v10_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_3/design_2_dlmb_v10_3/design_2_dlmb_v10_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_3/design_2_ilmb_v10_3/design_2_dlmb_v10_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_3/design_2_ilmb_v10_3/design_2_dlmb_v10_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_3/design_2_dlmb_bram_if_cntlr_3/design_2_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_3/design_2_dlmb_bram_if_cntlr_3/design_2_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_3/design_2_ilmb_bram_if_cntlr_3/design_2_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_3/design_2_ilmb_bram_if_cntlr_3/design_2_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_3/design_2_lmb_bram_3/design_2_lmb_bram_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_3/design_2_lmb_bram_3/design_2_lmb_bram_3_in_context.xdc] for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0/design_2_mdm_1_0_in_context.xdc] for cell 'design_2_i/mdm_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0/design_2_mdm_1_0_in_context.xdc] for cell 'design_2_i/mdm_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_1/design_2_rst_clk_wiz_0_100M_1/design_2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_0_100M_1/design_2_rst_clk_wiz_0_100M_1/design_2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_2_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_2/design_2_floating_point_0_2/design_2_floating_point_0_2_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_2/design_2_floating_point_0_2/design_2_floating_point_0_2_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_0/design_2_floating_point_1_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_0/design_2_floating_point_1_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_0/design_2_floating_point_0_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_0/design_2_floating_point_0_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_1/design_2_floating_point_0_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_1/design_2_floating_point_0_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_3/design_2_floating_point_0_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_3/design_2_floating_point_0_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_1/design_2_floating_point_1_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_1/design_2_floating_point_1_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_0/design_2_floating_point_4_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_0/design_2_floating_point_4_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_0/design_2_axis_register_slice_0_0/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_0/design_2_axis_register_slice_0_0/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_0/design_2_ReLu_0_0/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_0/design_2_ReLu_0_0/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_0/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_0/design_2_floating_point_2_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_0/design_2_floating_point_2_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_0/design_2_floating_point_3_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_0/design_2_floating_point_3_0/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_4/design_2_floating_point_0_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_4/design_2_floating_point_0_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_2/design_2_floating_point_1_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_2/design_2_floating_point_1_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_3/design_2_floating_point_4_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_3/design_2_floating_point_4_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_0/design_2_floating_point_5_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_0/design_2_floating_point_5_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_0/design_2_floating_point_6_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_0/design_2_floating_point_6_0/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_1/design_2_axis_register_slice_0_1/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_1/design_2_axis_register_slice_0_1/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_1/design_2_ReLu_0_1/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_1/design_2_ReLu_0_1/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_1/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_2/design_2_floating_point_2_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_2/design_2_floating_point_2_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_2/design_2_floating_point_3_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_2/design_2_floating_point_3_2/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_6/design_2_floating_point_0_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_6/design_2_floating_point_0_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_4/design_2_floating_point_1_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_4/design_2_floating_point_1_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_5/design_2_floating_point_4_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_5/design_2_floating_point_4_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_2/design_2_floating_point_5_2/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_2/design_2_floating_point_5_2/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_2/design_2_floating_point_6_2/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_2/design_2_floating_point_6_2/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_3/design_2_axis_register_slice_0_3/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_3/design_2_axis_register_slice_0_3/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_3/design_2_ReLu_0_3/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_3/design_2_ReLu_0_3/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_3/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_3/design_2_floating_point_2_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_3/design_2_floating_point_2_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_3/design_2_floating_point_3_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_3/design_2_floating_point_3_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_7/design_2_floating_point_0_7/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_7/design_2_floating_point_0_7/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_5/design_2_floating_point_1_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_5/design_2_floating_point_1_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_6/design_2_floating_point_4_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_6/design_2_floating_point_4_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_3/design_2_floating_point_5_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_3/design_2_floating_point_5_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_3/design_2_floating_point_6_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_3/design_2_floating_point_6_3/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_4/design_2_axis_register_slice_0_4/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_4/design_2_axis_register_slice_0_4/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_4/design_2_ReLu_0_4/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_4/design_2_ReLu_0_4/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_4/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_4/design_2_floating_point_2_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_4/design_2_floating_point_2_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_4/design_2_floating_point_3_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_4/design_2_floating_point_3_4/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_8/design_2_floating_point_0_8/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_8/design_2_floating_point_0_8/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_6/design_2_floating_point_1_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_6/design_2_floating_point_1_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_7/design_2_floating_point_4_7/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_7/design_2_floating_point_4_7/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_4/design_2_floating_point_5_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_4/design_2_floating_point_5_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_4/design_2_floating_point_6_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_4/design_2_floating_point_6_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_5/design_2_axis_register_slice_0_5/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_5/design_2_axis_register_slice_0_5/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_5/design_2_ReLu_0_5/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_5/design_2_ReLu_0_5/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_5/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_5/design_2_floating_point_2_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_5/design_2_floating_point_2_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_5/design_2_floating_point_3_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_5/design_2_floating_point_3_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_9/design_2_floating_point_0_9/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_9/design_2_floating_point_0_9/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_7/design_2_floating_point_1_7/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_7/design_2_floating_point_1_7/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_8/design_2_floating_point_4_8/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_8/design_2_floating_point_4_8/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_5/design_2_floating_point_5_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_5/design_2_floating_point_5_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_5/design_2_floating_point_6_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_5/design_2_floating_point_6_5/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_6/design_2_axis_register_slice_0_6/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_6/design_2_axis_register_slice_0_6/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_6/design_2_ReLu_0_6/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_6/design_2_ReLu_0_6/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_6/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_6/design_2_floating_point_2_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_6/design_2_floating_point_2_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_6/design_2_floating_point_3_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_6/design_2_floating_point_3_6/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_10/design_2_floating_point_0_10/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_10/design_2_floating_point_0_10/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_8/design_2_floating_point_1_8/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_8/design_2_floating_point_1_8/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_9/design_2_floating_point_4_9/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_9/design_2_floating_point_4_9/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_6/design_2_floating_point_5_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_6/design_2_floating_point_5_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_6/design_2_floating_point_6_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_6/design_2_floating_point_6_6/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_7/design_2_axis_register_slice_0_7/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_7/design_2_axis_register_slice_0_7/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_7/design_2_ReLu_0_7/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_7/design_2_ReLu_0_7/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_7/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xbar_2/design_2_xbar_2/design_2_xbar_2_in_context.xdc] for cell 'design_2_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_xbar_2/design_2_xbar_2/design_2_xbar_2_in_context.xdc] for cell 'design_2_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_5/design_2_axi_gpio_0_5/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_5/design_2_axi_gpio_0_5/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_6/design_2_axi_gpio_0_6/design_2_axi_gpio_0_6_in_context.xdc] for cell 'design_2_i/control'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_gpio_0_6/design_2_axi_gpio_0_6/design_2_axi_gpio_0_6_in_context.xdc] for cell 'design_2_i/control'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_0_0/design_2_input_0_0/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_0_0/design_2_input_0_0/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_0_1/design_2_input_0_1/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_0_1/design_2_input_0_1/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_2_0/design_2_input_2_0/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_input_2_0/design_2_input_2_0/design_2_input_0_0_in_context.xdc] for cell 'design_2_i/src_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_0/design_2_axi_fifo_mm_s_0_0/design_2_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_0/design_2_axi_fifo_mm_s_0_0/design_2_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_1/design_2_axi_fifo_mm_s_0_1/design_2_axi_fifo_mm_s_0_1_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_1/design_2_axi_fifo_mm_s_0_1/design_2_axi_fifo_mm_s_0_1_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_2/design_2_axi_fifo_mm_s_0_2/design_2_axi_fifo_mm_s_0_2_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_2/design_2_axi_fifo_mm_s_0_2/design_2_axi_fifo_mm_s_0_2_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_3/design_2_axi_fifo_mm_s_0_3/design_2_axi_fifo_mm_s_0_3_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axi_fifo_mm_s_0_3/design_2_axi_fifo_mm_s_0_3/design_2_axi_fifo_mm_s_0_3_in_context.xdc] for cell 'design_2_i/axi_fifo_mm_s_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_0/design_2_S_axi_Demultiplexer1_0_0/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_0/design_2_S_axi_Demultiplexer1_0_0/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_1/design_2_S_axi_Demultiplexer1_0_1/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_1/design_2_S_axi_Demultiplexer1_0_1/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_2/design_2_S_axi_Demultiplexer1_0_2/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_2/design_2_S_axi_Demultiplexer1_0_2/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_3/design_2_S_axi_Demultiplexer1_0_3/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_S_axi_Demultiplexer1_0_3/design_2_S_axi_Demultiplexer1_0_3/design_2_S_axi_Demultiplexer1_0_2_in_context.xdc] for cell 'design_2_i/S_axi_Demultiplexer1_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_1/design_2_floating_point_2_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_2'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_2_1/design_2_floating_point_2_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_2'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_1/design_2_floating_point_3_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_3'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_3_1/design_2_floating_point_3_1/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_3'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_5/design_2_floating_point_0_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_0_5/design_2_floating_point_0_5/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_3/design_2_floating_point_1_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_1'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_1_3/design_2_floating_point_1_3/design_2_floating_point_3_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_1'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_4/design_2_floating_point_4_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_4'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_4_4/design_2_floating_point_4_4/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_4'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_1/design_2_floating_point_5_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_5'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_5_1/design_2_floating_point_5_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_5'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_1/design_2_floating_point_6_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_6'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_floating_point_6_1/design_2_floating_point_6_1/design_2_floating_point_4_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/floating_point_6'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_2/design_2_axis_register_slice_0_2/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/axis_register_slice_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_axis_register_slice_0_2/design_2_axis_register_slice_0_2/design_2_axis_register_slice_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/axis_register_slice_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_2/design_2_ReLu_0_2/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/ReLu_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_ReLu_0_2/design_2_ReLu_0_2/design_2_ReLu_0_0_in_context.xdc] for cell 'design_2_i/Multiplier_Adder_Relu_2/ReLu_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1/design_2_system_ila_0_1_in_context.xdc] for cell 'design_2_i/system_ila_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_1/design_2_system_ila_0_1/design_2_system_ila_0_1_in_context.xdc] for cell 'design_2_i/system_ila_0'
Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Seven_Segments_0_0/design_2_Seven_Segments_0_0/design_2_Seven_Segments_0_0_in_context.xdc] for cell 'design_2_i/Seven_Segments_0'
Finished Parsing XDC File [c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_Seven_Segments_0_0/design_2_Seven_Segments_0_0/design_2_Seven_Segments_0_0_in_context.xdc] for cell 'design_2_i/Seven_Segments_0'
Parsing XDC File [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1675.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1675.723 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_2_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/project_1.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_0/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_1/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_3/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_4/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_5/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_6/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_7/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/src_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/control. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/src_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/src_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/src_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_fifo_mm_s_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_fifo_mm_s_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/axi_fifo_mm_s_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/S_axi_Demultiplexer1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/S_axi_Demultiplexer1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/S_axi_Demultiplexer1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/S_axi_Demultiplexer1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/floating_point_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Weight_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Weight_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Weight_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Weight_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/axis_register_slice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Tvalid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Tvalid_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Tvalid_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/Tvalid_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Multiplier_Adder_Relu_2/ReLu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_2_i/Seven_Segments_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M06_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M07_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M08_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M09_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_2_microblaze_0_axi_periph_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1678.703 ; gain = 111.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_2_ReLu_0_0                 |         1|
|2     |design_2_axis_register_slice_0_0  |         1|
|3     |design_2_floating_point_0_0       |         1|
|4     |design_2_floating_point_0_1       |         1|
|5     |design_2_floating_point_0_2       |         1|
|6     |design_2_floating_point_1_0       |         1|
|7     |design_2_floating_point_0_3       |         1|
|8     |design_2_floating_point_1_1       |         1|
|9     |design_2_floating_point_4_0       |         1|
|10    |design_2_ReLu_0_1                 |         1|
|11    |design_2_axis_register_slice_0_1  |         1|
|12    |design_2_floating_point_0_4       |         1|
|13    |design_2_floating_point_1_2       |         1|
|14    |design_2_floating_point_2_0       |         1|
|15    |design_2_floating_point_3_0       |         1|
|16    |design_2_floating_point_4_3       |         1|
|17    |design_2_floating_point_5_0       |         1|
|18    |design_2_floating_point_6_0       |         1|
|19    |design_2_ReLu_0_2                 |         1|
|20    |design_2_axis_register_slice_0_2  |         1|
|21    |design_2_floating_point_0_5       |         1|
|22    |design_2_floating_point_1_3       |         1|
|23    |design_2_floating_point_2_1       |         1|
|24    |design_2_floating_point_3_1       |         1|
|25    |design_2_floating_point_4_4       |         1|
|26    |design_2_floating_point_5_1       |         1|
|27    |design_2_floating_point_6_1       |         1|
|28    |design_2_ReLu_0_3                 |         1|
|29    |design_2_axis_register_slice_0_3  |         1|
|30    |design_2_floating_point_0_6       |         1|
|31    |design_2_floating_point_1_4       |         1|
|32    |design_2_floating_point_2_2       |         1|
|33    |design_2_floating_point_3_2       |         1|
|34    |design_2_floating_point_4_5       |         1|
|35    |design_2_floating_point_5_2       |         1|
|36    |design_2_floating_point_6_2       |         1|
|37    |design_2_ReLu_0_4                 |         1|
|38    |design_2_axis_register_slice_0_4  |         1|
|39    |design_2_floating_point_0_7       |         1|
|40    |design_2_floating_point_1_5       |         1|
|41    |design_2_floating_point_2_3       |         1|
|42    |design_2_floating_point_3_3       |         1|
|43    |design_2_floating_point_4_6       |         1|
|44    |design_2_floating_point_5_3       |         1|
|45    |design_2_floating_point_6_3       |         1|
|46    |design_2_ReLu_0_5                 |         1|
|47    |design_2_axis_register_slice_0_5  |         1|
|48    |design_2_floating_point_0_8       |         1|
|49    |design_2_floating_point_1_6       |         1|
|50    |design_2_floating_point_2_4       |         1|
|51    |design_2_floating_point_3_4       |         1|
|52    |design_2_floating_point_4_7       |         1|
|53    |design_2_floating_point_5_4       |         1|
|54    |design_2_floating_point_6_4       |         1|
|55    |design_2_ReLu_0_6                 |         1|
|56    |design_2_axis_register_slice_0_6  |         1|
|57    |design_2_floating_point_0_9       |         1|
|58    |design_2_floating_point_1_7       |         1|
|59    |design_2_floating_point_2_5       |         1|
|60    |design_2_floating_point_3_5       |         1|
|61    |design_2_floating_point_4_8       |         1|
|62    |design_2_floating_point_5_5       |         1|
|63    |design_2_floating_point_6_5       |         1|
|64    |design_2_ReLu_0_7                 |         1|
|65    |design_2_axis_register_slice_0_7  |         1|
|66    |design_2_floating_point_0_10      |         1|
|67    |design_2_floating_point_1_8       |         1|
|68    |design_2_floating_point_2_6       |         1|
|69    |design_2_floating_point_3_6       |         1|
|70    |design_2_floating_point_4_9       |         1|
|71    |design_2_floating_point_5_6       |         1|
|72    |design_2_floating_point_6_6       |         1|
|73    |design_2_xbar_2                   |         1|
|74    |design_2_S_axi_Demultiplexer1_0_0 |         1|
|75    |design_2_S_axi_Demultiplexer1_0_1 |         1|
|76    |design_2_S_axi_Demultiplexer1_0_2 |         1|
|77    |design_2_S_axi_Demultiplexer1_0_3 |         1|
|78    |design_2_Seven_Segments_0_0       |         1|
|79    |design_2_axi_fifo_mm_s_0_0        |         1|
|80    |design_2_axi_fifo_mm_s_0_1        |         1|
|81    |design_2_axi_fifo_mm_s_0_2        |         1|
|82    |design_2_axi_fifo_mm_s_0_3        |         1|
|83    |design_2_axi_uartlite_0_0         |         1|
|84    |design_2_clk_wiz_0_1              |         1|
|85    |design_2_axi_gpio_0_6             |         1|
|86    |design_2_mdm_1_0                  |         1|
|87    |design_2_microblaze_0_3           |         1|
|88    |design_2_rst_clk_wiz_0_100M_1     |         1|
|89    |design_2_axi_gpio_0_5             |         1|
|90    |design_2_input_0_0                |         1|
|91    |design_2_input_0_1                |         1|
|92    |design_2_input_2_0                |         1|
|93    |design_2_system_ila_0_1           |         1|
|94    |design_2_dlmb_bram_if_cntlr_3     |         1|
|95    |design_2_dlmb_v10_3               |         1|
|96    |design_2_ilmb_bram_if_cntlr_3     |         1|
|97    |design_2_ilmb_v10_3               |         1|
|98    |design_2_lmb_bram_3               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_2_ReLu_0_0_bbox                 |     1|
|2     |design_2_ReLu_0_1_bbox                 |     1|
|3     |design_2_ReLu_0_2_bbox                 |     1|
|4     |design_2_ReLu_0_3_bbox                 |     1|
|5     |design_2_ReLu_0_4_bbox                 |     1|
|6     |design_2_ReLu_0_5_bbox                 |     1|
|7     |design_2_ReLu_0_6_bbox                 |     1|
|8     |design_2_ReLu_0_7_bbox                 |     1|
|9     |design_2_S_axi_Demultiplexer1_0_0_bbox |     1|
|10    |design_2_S_axi_Demultiplexer1_0_1_bbox |     1|
|11    |design_2_S_axi_Demultiplexer1_0_2_bbox |     1|
|12    |design_2_S_axi_Demultiplexer1_0_3_bbox |     1|
|13    |design_2_Seven_Segments_0_0_bbox       |     1|
|14    |design_2_axi_fifo_mm_s_0_0_bbox        |     1|
|15    |design_2_axi_fifo_mm_s_0_1_bbox        |     1|
|16    |design_2_axi_fifo_mm_s_0_2_bbox        |     1|
|17    |design_2_axi_fifo_mm_s_0_3_bbox        |     1|
|18    |design_2_axi_gpio_0_5_bbox             |     1|
|19    |design_2_axi_gpio_0_6_bbox             |     1|
|20    |design_2_axi_uartlite_0_0_bbox         |     1|
|21    |design_2_axis_register_slice_0_0_bbox  |     1|
|22    |design_2_axis_register_slice_0_1_bbox  |     1|
|23    |design_2_axis_register_slice_0_2_bbox  |     1|
|24    |design_2_axis_register_slice_0_3_bbox  |     1|
|25    |design_2_axis_register_slice_0_4_bbox  |     1|
|26    |design_2_axis_register_slice_0_5_bbox  |     1|
|27    |design_2_axis_register_slice_0_6_bbox  |     1|
|28    |design_2_axis_register_slice_0_7_bbox  |     1|
|29    |design_2_clk_wiz_0_1_bbox              |     1|
|30    |design_2_dlmb_bram_if_cntlr_3_bbox     |     1|
|31    |design_2_dlmb_v10_3_bbox               |     1|
|32    |design_2_floating_point_0_0_bbox       |     1|
|33    |design_2_floating_point_0_10_bbox      |     1|
|34    |design_2_floating_point_0_1_bbox       |     1|
|35    |design_2_floating_point_0_2_bbox       |     1|
|36    |design_2_floating_point_0_3_bbox       |     1|
|37    |design_2_floating_point_0_4_bbox       |     1|
|38    |design_2_floating_point_0_5_bbox       |     1|
|39    |design_2_floating_point_0_6_bbox       |     1|
|40    |design_2_floating_point_0_7_bbox       |     1|
|41    |design_2_floating_point_0_8_bbox       |     1|
|42    |design_2_floating_point_0_9_bbox       |     1|
|43    |design_2_floating_point_1_0_bbox       |     1|
|44    |design_2_floating_point_1_1_bbox       |     1|
|45    |design_2_floating_point_1_2_bbox       |     1|
|46    |design_2_floating_point_1_3_bbox       |     1|
|47    |design_2_floating_point_1_4_bbox       |     1|
|48    |design_2_floating_point_1_5_bbox       |     1|
|49    |design_2_floating_point_1_6_bbox       |     1|
|50    |design_2_floating_point_1_7_bbox       |     1|
|51    |design_2_floating_point_1_8_bbox       |     1|
|52    |design_2_floating_point_2_0_bbox       |     1|
|53    |design_2_floating_point_2_1_bbox       |     1|
|54    |design_2_floating_point_2_2_bbox       |     1|
|55    |design_2_floating_point_2_3_bbox       |     1|
|56    |design_2_floating_point_2_4_bbox       |     1|
|57    |design_2_floating_point_2_5_bbox       |     1|
|58    |design_2_floating_point_2_6_bbox       |     1|
|59    |design_2_floating_point_3_0_bbox       |     1|
|60    |design_2_floating_point_3_1_bbox       |     1|
|61    |design_2_floating_point_3_2_bbox       |     1|
|62    |design_2_floating_point_3_3_bbox       |     1|
|63    |design_2_floating_point_3_4_bbox       |     1|
|64    |design_2_floating_point_3_5_bbox       |     1|
|65    |design_2_floating_point_3_6_bbox       |     1|
|66    |design_2_floating_point_4_0_bbox       |     1|
|67    |design_2_floating_point_4_3_bbox       |     1|
|68    |design_2_floating_point_4_4_bbox       |     1|
|69    |design_2_floating_point_4_5_bbox       |     1|
|70    |design_2_floating_point_4_6_bbox       |     1|
|71    |design_2_floating_point_4_7_bbox       |     1|
|72    |design_2_floating_point_4_8_bbox       |     1|
|73    |design_2_floating_point_4_9_bbox       |     1|
|74    |design_2_floating_point_5_0_bbox       |     1|
|75    |design_2_floating_point_5_1_bbox       |     1|
|76    |design_2_floating_point_5_2_bbox       |     1|
|77    |design_2_floating_point_5_3_bbox       |     1|
|78    |design_2_floating_point_5_4_bbox       |     1|
|79    |design_2_floating_point_5_5_bbox       |     1|
|80    |design_2_floating_point_5_6_bbox       |     1|
|81    |design_2_floating_point_6_0_bbox       |     1|
|82    |design_2_floating_point_6_1_bbox       |     1|
|83    |design_2_floating_point_6_2_bbox       |     1|
|84    |design_2_floating_point_6_3_bbox       |     1|
|85    |design_2_floating_point_6_4_bbox       |     1|
|86    |design_2_floating_point_6_5_bbox       |     1|
|87    |design_2_floating_point_6_6_bbox       |     1|
|88    |design_2_ilmb_bram_if_cntlr_3_bbox     |     1|
|89    |design_2_ilmb_v10_3_bbox               |     1|
|90    |design_2_input_0_0_bbox                |     1|
|91    |design_2_input_0_1_bbox                |     1|
|92    |design_2_input_2_0_bbox                |     1|
|93    |design_2_lmb_bram_3_bbox               |     1|
|94    |design_2_mdm_1_0_bbox                  |     1|
|95    |design_2_microblaze_0_3_bbox           |     1|
|96    |design_2_rst_clk_wiz_0_100M_1_bbox     |     1|
|97    |design_2_system_ila_0_1_bbox           |     1|
|98    |design_2_xbar_2_bbox                   |     1|
|99    |IBUF                                   |     4|
|100   |OBUF                                   |    17|
+------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1681.207 ; gain = 78.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1681.207 ; gain = 114.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1693.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: aa4f3280
INFO: [Common 17-83] Releasing license: Synthesis
468 Infos, 192 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1699.898 ; gain = 132.973
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1/design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_synth.rpt -pb design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 22:46:54 2023...
