// Seed: 3913442766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd65,
    parameter id_9 = 32'd47
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  logic [7:0] id_5;
  ;
  wire id_6;
  always @(posedge -1) begin : LABEL_0
    id_5[1 :-1] = -1;
  end
  logic id_7;
  wire [!  id_2 : id_2] id_8;
  assign id_1[id_2] = 1;
  logic [-1 : -1 'b0 ==  -1 'b0] _id_9;
  ;
  wire  id_10;
  wire  id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_4,
      id_8,
      id_4,
      id_7
  );
  logic [-1 'b0 ==?  (  -1  ) : id_9] id_13;
  bit ["" : id_2]
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  wire id_29;
  always @(*) begin : LABEL_1
    id_24 <= -1;
  end
endmodule
