
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.130569                       # Number of seconds simulated
sim_ticks                                130568795340                       # Number of ticks simulated
final_tick                               179978708250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135645                       # Simulator instruction rate (inst/s)
host_op_rate                                   207421                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7379161                       # Simulator tick rate (ticks/s)
host_mem_usage                               17151268                       # Number of bytes of host memory used
host_seconds                                 17694.26                       # Real time elapsed on the host
sim_insts                                  2400132812                       # Number of instructions simulated
sim_ops                                    3670154684                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data       257792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst        15744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data       250560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        17344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data       243840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst        18112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data       253696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1074496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        17344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst        18112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      1050304                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1050304                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          272                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data         4028                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          246                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data         3915                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          271                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data         3810                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          283                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data         3964                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              16789                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        16411                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             16411                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst       133324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data      1974377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst       120580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data      1918988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst       132834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data      1867521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst       138716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data      1943006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              8229348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst       133324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst       120580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst       132834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst       138716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          525455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       8044066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             8044066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       8044066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst       133324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data      1974377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst       120580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data      1918988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst       132834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data      1867521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst       138716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data      1943006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            16273414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     16411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples      3994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples      3873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples      3776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples      3922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.031692303660                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds          949                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds          949                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              48706                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             15433                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      16789                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     16411                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    16789                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   16411                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               1064768                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   9728                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1046272                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                1074496                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1050304                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                   152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0              380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1              323                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2              339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              321                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5              665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              321                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              295                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             539                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             685                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12             398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13             441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15             420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             423                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17             671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18             723                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             569                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             531                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             618                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23             757                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             605                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26             447                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27             457                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             500                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             745                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0              373                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              315                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              321                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              457                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              703                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              539                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              325                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              302                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10             483                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11             613                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12             375                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13             492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             592                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15             441                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16             435                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17             584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18             704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19             547                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20             473                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21             539                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22             616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23             798                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24             763                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25             570                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26             445                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27             452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28             484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29             701                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30             718                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31             578                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 130200636000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                16789                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               16411                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  11547                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4029                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    887                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                   467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                   494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                   757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                   923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                   965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                   975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   970                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   991                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                   980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                   995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                   987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                   978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                   995                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        15349                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.535996                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   109.686563                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   109.760384                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         7732     50.37%     50.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         5060     32.97%     83.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1602     10.44%     93.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          663      4.32%     98.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          239      1.56%     99.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           31      0.20%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.07%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            7      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        15349                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          949                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     17.518440                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.023524                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0                5      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1                3      0.32%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::2                1      0.11%      0.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::3                2      0.21%      1.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4                1      0.11%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6                1      0.11%      1.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::7                2      0.21%      1.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                2      0.21%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::9                5      0.53%      2.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               4      0.42%      2.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::11               9      0.95%      3.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12              20      2.11%      5.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::13              38      4.00%      9.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14              58      6.11%     15.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::15              96     10.12%     26.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16             112     11.80%     37.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::17             118     12.43%     50.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18             115     12.12%     62.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19             106     11.17%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20              83      8.75%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::21              52      5.48%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22              49      5.16%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::23              21      2.21%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24              15      1.58%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::25              16      1.69%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26               2      0.21%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::27               6      0.63%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28               3      0.32%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30               1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32               1      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::33               1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56               1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          949                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          949                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.226554                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.178717                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.296820                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             462     48.68%     48.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              17      1.79%     50.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             303     31.93%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             131     13.80%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              33      3.48%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          949                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst        17408                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data       255616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst        15744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data       247872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        17344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data       241664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst        18112                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data       251008                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      1046272                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 133324.351769270143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 1957711.253553180024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 120580.112261913455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 1898401.523538173875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 132834.188711294904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 1850855.706914573908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 138716.145406997995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 1922419.513378961477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 8013185.671779516153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          272                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data         4028                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          246                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data         3915                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          271                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data         3810                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          283                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data         3964                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        16411                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst     18874710                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data    198611923                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst     19908401                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data    200566951                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst     25260909                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data    208867531                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst     30981490                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data    206087893                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 6487189333959                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     69392.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     49307.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     80928.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     51230.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     93213.69                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     54820.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst    109475.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     51989.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 395295188.22                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                   612022988                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              909159808                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                  62555120                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    36786.86                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               54646.86                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        8.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        8.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     8.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     8.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.09                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.20                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.72                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                    7721                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   9915                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               60.42                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                   3921705.90                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   53.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            16850932.560000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           18637222.080000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              23488344                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        319886203.680001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        497047830.719999                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        31049851.392000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   1003157291.520001                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   433328644.800000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    36143993410.800011                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          38487816765.552025                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           294.770406                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        128493558340                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     60625070                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    176280000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF 125227887620                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1805540830                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    686081720                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   2612380100                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            23143649.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           25651802.880000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              31833288                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        350081951.520002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        547765417.919999                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        30093993.216000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   1156311536.640002                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   436048027.200001                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    35994960031.679985                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          38595984924.576027                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           295.598844                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        128404120372                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     56257030                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    192920000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF 124734320100                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1816855330                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    757198478                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   3011244402                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        16000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data       257472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data       250624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst        16960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data       244352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        16576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data       253696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1073408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        16000                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        16576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        67264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      1050624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1050624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          250                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data         4023                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data         3916                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data         3818                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          259                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data         3964                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              16772                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        16416                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             16416                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst       122541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data      1971926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst       135775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data      1919479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst       129893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data      1871443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst       126952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data      1943006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              8221015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst       122541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst       135775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst       129893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst       126952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          515161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       8046517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             8046517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       8046517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst       122541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data      1971926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst       135775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data      1919479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst       129893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data      1871443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst       126952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data      1943006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            16267532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples     16416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples      3987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples      3878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples      3774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples      3926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.031802204540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds          953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds          953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              48675                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             15428                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      16772                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     16416                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    16772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   16416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               1063424                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   9984                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1046976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                1073408                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1050624                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                   156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0              385                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1              315                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2              345                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3              337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4              475                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5              666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              547                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              305                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             445                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16             425                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17             660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18             714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19             558                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20             467                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21             528                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22             614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23             752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24             826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25             590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26             447                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27             461                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28             496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29             712                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30             730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31             575                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              375                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              303                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              331                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              309                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              459                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              707                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              295                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              295                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10             475                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11             629                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12             396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13             485                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14             590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16             422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17             585                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18             712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19             544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20             467                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21             546                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22             625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23             784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24             782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25             566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26             448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27             445                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             475                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29             715                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30             721                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31             586                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 130201332500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                16772                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               16416                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  11523                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   4050                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    889                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    128                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   475                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   766                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   976                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   964                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   979                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   991                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   987                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  1003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   973                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   997                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        15438                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.701645                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.148509                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   109.071197                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         7830     50.72%     50.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         5075     32.87%     83.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1604     10.39%     93.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          659      4.27%     98.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          211      1.37%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           37      0.24%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           12      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            4      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            6      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        15438                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          953                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     17.420776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.028036                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0                7      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1                1      0.10%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4                1      0.10%      0.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::5                1      0.10%      1.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6                2      0.21%      1.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::7                4      0.42%      1.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::9                8      0.84%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               6      0.63%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::11              19      1.99%      5.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12              26      2.73%      7.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::13              36      3.78%     11.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14              56      5.88%     17.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15              74      7.76%     25.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16             115     12.07%     37.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17             131     13.75%     51.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18             130     13.64%     64.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19              79      8.29%     73.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20              85      8.92%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21              61      6.40%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22              43      4.51%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23              27      2.83%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24              17      1.78%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::25               7      0.73%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               5      0.52%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27               3      0.31%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28               5      0.52%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29               1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31               1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34               1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::53               1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          953                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          953                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.165792                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.119355                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.275910                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             486     51.00%     51.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              14      1.47%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             293     30.75%     83.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             130     13.64%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              29      3.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          953                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        16000                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data       255168                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        17728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data       248192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst        16960                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data       241536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        16576                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data       251264                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      1046976                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 122540.764493814480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 1954280.112147353357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 135775.167059146450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 1900852.338828050299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 129893.210363443344                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 1849875.380798623431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 126952.232015591799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 1924380.165610862663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 8018577.465417244472                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          250                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data         4023                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          277                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data         3916                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          265                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data         3818                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          259                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data         3964                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        16416                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst     22003808                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data    193128869                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst     27576020                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data    204204028                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst     24680849                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data    204434593                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst     24269419                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data    205210558                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 6522058284924                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     88015.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     48006.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     99552.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     52146.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     93135.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     53544.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     93704.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     51768.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 397298872.13                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                   608746384                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat              905508144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                  62476160                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    36636.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               54496.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        8.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        8.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     8.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     8.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.09                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.09                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.24                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                    7659                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   9878                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               60.17                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                   3923144.89                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   53.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            16981216.560000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           18796946.880000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              23471424                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        312809075.280001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        488747081.759999                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        31978800.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   983499409.920002                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   419939284.800000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    36174634820.159988                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          38470948026.384056                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           294.641211                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        129308214041                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     62579260                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    172380000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF 125347180280                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   1749746119                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    675710579                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   2561199102                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            23245271.280000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           25436174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              31887432                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        342533014.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        520704799.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        29549358.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   1133594880.000002                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   431499705.600001                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    36029908257.839973                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          38568493678.560051                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           295.388294                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        129256487813                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     55397530                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    188760000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF 124859729220                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   1797908790                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    714943787                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   2952056013                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                    4                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  130669327000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          276662239                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2699081                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           102.502385                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.247568                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.025231                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   511.727201                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000049                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.999467                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2216865545                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2216865545                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    199036995                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      199036995                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     74670032                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      74670032                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    273707027                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       273707027                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    273707027                       # number of overall hits
system.cpu0.dcache.overall_hits::total      273707027                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data      1616964                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1616964                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data      1446881                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1446881                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data      3063845                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3063845                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data      3063845                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3063845                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data  13062784000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13062784000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  28594239134                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  28594239134                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  41657023134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41657023134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  41657023134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41657023134                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    200653959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200653959                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     76116913                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     76116913                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    276770872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    276770872                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    276770872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    276770872                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.008058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008058                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.019009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.011070                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011070                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.011070                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011070                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data  8078.586784                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8078.586784                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 19762.675116                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 19762.675116                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 13596.321986                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13596.321986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 13596.321986                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13596.321986                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       311922                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            19835                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.725838                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    22.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2490352                       # number of writebacks
system.cpu0.dcache.writebacks::total          2490352                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data       360058                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       360058                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data           39                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data       360097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       360097                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data       360097                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       360097                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      1256906                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256906                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data      1446842                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1446842                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data      2703748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2703748                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data      2703748                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2703748                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data   8041757500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8041757500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  27147263634                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  27147263634                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  35189021134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35189021134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  35189021134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  35189021134                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.006264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.009769                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009769                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.009769                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009769                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data  6398.058009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6398.058009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 18763.115554                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18763.115554                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 13014.904175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13014.904175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 13014.904175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13014.904175                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2698569                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.617074                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          149968731                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19221                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7802.337600                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   147.351821                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   364.265252                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.287797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.711456                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999252                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        439688917                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       439688917                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     54937250                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       54937250                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     54937250                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        54937250                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     54937250                       # number of overall hits
system.cpu0.icache.overall_hits::total       54937250                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        21526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21526                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        21526                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21526                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        21526                       # number of overall misses
system.cpu0.icache.overall_misses::total        21526                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    306735999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    306735999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    306735999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    306735999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    306735999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    306735999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     54958776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     54958776                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     54958776                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     54958776                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     54958776                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     54958776                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000392                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000392                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000392                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000392                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000392                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000392                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 14249.558627                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14249.558627                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 14249.558627                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14249.558627                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 14249.558627                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14249.558627                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4587                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18687                       # number of writebacks
system.cpu0.icache.writebacks::total            18687                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         2817                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2817                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         2817                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2817                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         2817                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2817                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        18709                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18709                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        18709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18709                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        18709                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18709                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    248387999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    248387999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    248387999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    248387999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    248387999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    248387999                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 13276.390988                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13276.390988                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 13276.390988                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13276.390988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 13276.390988                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13276.390988                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18687                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5500142                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1638093                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.357649                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   133.408144                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005239                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data    26.639030                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     0.317434                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst    11.357576                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  3924.272576                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.032570                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.006504                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000077                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.002773                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.958074                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1024                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2666                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        23392561                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       23392561                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2490352                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2490352                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks        18680                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        18680                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data         5199                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         5199                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data        11741                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        11741                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        11504                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        11504                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data      1097682                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1097682                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        11504                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      1109423                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1120927                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        11504                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      1109423                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1120927                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data            4                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data      1429923                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      1429923                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst         7184                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         7184                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data       159223                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       159223                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst         7184                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data      1589146                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1596330                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst         7184                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data      1589146                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1596330                       # number of overall misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus_10.data        54750                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        54750                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  25281309250                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  25281309250                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst    187309250                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    187309250                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data   2882697500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   2882697500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst    187309250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  28164006750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  28351316000                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst    187309250                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  28164006750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  28351316000                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2490352                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2490352                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks        18680                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        18680                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data         5203                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         5203                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data      1441664                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1441664                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        18688                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        18688                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      1256905                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1256905                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        18688                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data      2698569                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2717257                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        18688                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data      2698569                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2717257                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.000769                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000769                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.991856                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.991856                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.384418                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.384418                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.126679                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.126679                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.384418                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.588885                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.587478                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.384418                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.588885                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.587478                       # miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_10.data 13687.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 13687.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 17680.189248                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 17680.189248                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 26073.113864                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 26073.113864                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 18104.780716                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 18104.780716                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 26073.113864                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 17722.730794                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 17760.310212                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 26073.113864                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 17722.730794                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 17760.310212                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1517425                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1517425                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks         1020                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total         1020                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data            4                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data      1429923                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      1429923                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst         7184                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         7184                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data       159223                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       159223                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst         7184                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data      1589146                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1596330                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst         7184                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data      1589146                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1596330                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        60000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        60000                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  20991540250                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  20991540250                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst    165757250                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    165757250                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data   2405028500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2405028500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst    165757250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  23396568750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  23562326000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst    165757250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  23396568750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  23562326000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.000769                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000769                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.991856                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.991856                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.384418                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.384418                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.126679                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.126679                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.384418                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.588885                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.587478                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.384418                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.588885                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.587478                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        15000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        15000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 14680.189248                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 14680.189248                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 23073.113864                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 23073.113864                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 15104.780716                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 15104.780716                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 23073.113864                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 14722.730794                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 14760.310212                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 23073.113864                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 14722.730794                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 14760.310212                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1633997                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests      5439737                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests      2722219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests          726                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops        39066                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops        39044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp      1275614                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty      4007777                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean        18687                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict       324858                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq         5203                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp         5203                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq      1441664                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp      1441664                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq        18709                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      1256905                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        56084                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      8106113                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total          8162197                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      2392000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    332090944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total         334482944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                    1634087                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic             97116544                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples      4356547                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.009139                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.095214                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0           4316754     99.09%     99.09% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1             39771      0.91%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                22      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total       4356547                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy    2614453750                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy     14046939                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy   2025254890                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          1.6                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                    4                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  130669327000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          276707024                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2698302                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           102.548575                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.247629                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.025248                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   511.727124                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000484                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000049                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.999467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2217209950                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2217209950                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    199085932                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      199085932                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     74666671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      74666671                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    273752603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       273752603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    273752603                       # number of overall hits
system.cpu1.dcache.overall_hits::total      273752603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data      1614604                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1614604                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data      1446813                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1446813                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data      3061417                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3061417                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data      3061417                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3061417                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  13020552000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13020552000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data  28610477110                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28610477110                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  41631029110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41631029110                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  41631029110                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41631029110                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    200700536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    200700536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     76113484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     76113484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    276814020                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    276814020                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    276814020                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    276814020                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008045                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008045                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.019009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019009                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.011059                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011059                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.011059                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011059                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data  8064.238662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8064.238662                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 19774.827231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19774.827231                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 13598.614338                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13598.614338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 13598.614338                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13598.614338                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       307575                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19823                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    15.516067                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    23.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2472005                       # number of writebacks
system.cpu1.dcache.writebacks::total          2472005                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data       358408                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       358408                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data       358444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       358444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data       358444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       358444                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      1256196                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1256196                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data      1446777                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1446777                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data      2702973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2702973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data      2702973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2702973                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   8051684250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8051684250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data  27163622860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  27163622860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data  35215307110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  35215307110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data  35215307110                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  35215307110                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.006259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.009765                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009765                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.009765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009765                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data  6409.576412                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6409.576412                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 18775.265891                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18775.265891                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 13028.360664                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13028.360664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 13028.360664                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13028.360664                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2697790                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.656620                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          150015011                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19388                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7737.518620                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   147.950836                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   363.705784                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.288966                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.710363                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        440059804                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       440059804                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     54983373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       54983373                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     54983373                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        54983373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     54983373                       # number of overall hits
system.cpu1.icache.overall_hits::total       54983373                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst        21743                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21743                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst        21743                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21743                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst        21743                       # number of overall misses
system.cpu1.icache.overall_misses::total        21743                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst    320776996                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    320776996                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst    320776996                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    320776996                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst    320776996                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    320776996                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     55005116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     55005116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     55005116                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     55005116                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     55005116                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     55005116                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000395                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000395                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000395                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000395                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000395                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 14753.115761                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14753.115761                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 14753.115761                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14753.115761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 14753.115761                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14753.115761                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2457                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18856                       # number of writebacks
system.cpu1.icache.writebacks::total            18856                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst         2867                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2867                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst         2867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2867                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst         2867                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2867                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst        18876                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18876                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst        18876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18876                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst        18876                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18876                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst    257348246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    257348246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst    257348246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    257348246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst    257348246                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    257348246                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 13633.621848                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13633.621848                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 13633.621848                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13633.621848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 13633.621848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13633.621848                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18856                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5499562                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1640635                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.352094                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   134.660449                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003455                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data    30.891293                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     0.319882                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst    12.372872                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  3917.752048                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.032876                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.007542                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.000078                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.003021                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.956482                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1018                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2630                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        23390251                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       23390251                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2472005                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2472005                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks        18846                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        18846                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data         5199                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         5199                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data        10710                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        10710                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst        11557                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total        11557                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data      1096079                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1096079                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst        11557                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      1106789                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1118346                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst        11557                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      1106789                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1118346                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data            5                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            5                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data      1430885                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      1430885                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst         7296                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         7296                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data       160116                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       160116                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst         7296                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data      1591001                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1598297                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst         7296                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data      1591001                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1598297                       # number of overall misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus_11.data        55500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55500                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data  25301176500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  25301176500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst    195869250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    195869250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   2898606250                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2898606250                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst    195869250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data  28199782750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  28395652000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst    195869250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data  28199782750                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  28395652000                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2472005                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2472005                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        18846                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        18846                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data         5204                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         5204                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data      1441595                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1441595                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst        18853                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total        18853                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      1256195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1256195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst        18853                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data      2697790                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2716643                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst        18853                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data      2697790                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2716643                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.000961                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000961                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.992571                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.992571                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.386994                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.386994                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.127461                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.127461                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.386994                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.589742                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.588335                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.386994                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.589742                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.588335                       # miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_11.data        11100                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        11100                       # average UpgradeReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 17682.187248                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 17682.187248                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 26846.114309                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 26846.114309                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 18103.164268                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 18103.164268                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 26846.114309                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 17724.553756                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 17766.192391                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 26846.114309                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 17724.553756                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 17766.192391                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1517703                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1517703                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks         1028                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total         1028                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data            5                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            5                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data      1430885                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      1430885                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst         7296                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         7296                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data       160116                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       160116                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst         7296                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data      1591001                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1598297                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst         7296                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data      1591001                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1598297                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data        75000                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data  21008521500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  21008521500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst    173981250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    173981250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   2418258250                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2418258250                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst    173981250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data  23426779750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  23600761000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst    173981250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data  23426779750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  23600761000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.000961                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000961                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.992571                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.992571                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.386994                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.386994                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.127461                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.127461                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.386994                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.589742                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.588335                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.386994                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.589742                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.588335                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data        15000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        15000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 14682.187248                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 14682.187248                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 23846.114309                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 23846.114309                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 15103.164268                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 15103.164268                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 23846.114309                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 14724.553756                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 14766.192391                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 23846.114309                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 14724.553756                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 14766.192391                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1636539                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests      5438516                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests      2721598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests          790                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops        39648                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops        39633                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp      1275071                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty      3989708                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean        18856                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict       344723                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq         5204                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp         5204                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq      1441595                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp      1441595                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq        18876                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      1256195                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        56585                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      8103778                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total          8160363                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      2413376                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    330866880                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total         333280256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                    1636664                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic             97134464                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples      4358511                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.009282                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.095929                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0           4318072     99.07%     99.07% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1             40424      0.93%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                15      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total       4358511                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy    2605059500                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy     14173932                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy   2024667902                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          1.6                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                    4                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  130669327000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          276657422                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2698463                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           102.524075                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.247439                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.025241                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   511.727320                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000483                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000049                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.999467                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       2216801615                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      2216801615                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    199035307                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      199035307                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     74667503                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      74667503                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    273702810                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       273702810                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    273702810                       # number of overall hits
system.cpu2.dcache.overall_hits::total      273702810                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data      1613317                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1613317                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data      1446831                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1446831                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data      3060148                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3060148                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data      3060148                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3060148                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data  12964445000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12964445000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data  28603330367                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28603330367                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data  41567775367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41567775367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data  41567775367                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41567775367                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    200648624                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    200648624                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     76114334                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     76114334                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    276762958                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    276762958                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    276762958                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    276762958                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.008041                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008041                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.019009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.011057                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011057                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.011057                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011057                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data  8035.894372                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8035.894372                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 19769.641628                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 19769.641628                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 13583.583332                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13583.583332                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 13583.583332                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13583.583332                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       309197                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          184                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19800                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.616010                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    30.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2498845                       # number of writebacks
system.cpu2.dcache.writebacks::total          2498845                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data       356979                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       356979                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data       357019                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       357019                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data       357019                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       357019                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      1256338                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1256338                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data      1446791                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1446791                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data      2703129                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2703129                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data      2703129                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2703129                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data   8037883250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8037883250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data  27156385867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  27156385867                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data  35194269117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35194269117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data  35194269117                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35194269117                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006261                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.009767                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009767                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.009767                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009767                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data  6397.866856                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6397.866856                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 18770.082111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18770.082111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 13019.825956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13019.825956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 13019.825956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13019.825956                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2697951                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.079389                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          149969311                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18924                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7924.820915                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   147.527611                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   363.551778                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.288140                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.710062                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998202                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        439693068                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       439693068                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     54938127                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       54938127                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     54938127                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        54938127                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     54938127                       # number of overall hits
system.cpu2.icache.overall_hits::total       54938127                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst        21205                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21205                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst        21205                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21205                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst        21205                       # number of overall misses
system.cpu2.icache.overall_misses::total        21205                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst    320028000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    320028000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst    320028000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    320028000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst    320028000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    320028000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     54959332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     54959332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     54959332                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     54959332                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     54959332                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     54959332                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000386                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000386                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000386                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000386                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst 15092.100920                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15092.100920                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst 15092.100920                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15092.100920                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst 15092.100920                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15092.100920                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1954                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.877551                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        18393                       # number of writebacks
system.cpu2.icache.writebacks::total            18393                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst         2793                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2793                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst         2793                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2793                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst         2793                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2793                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst        18412                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18412                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst        18412                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18412                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst        18412                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18412                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst    256115750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    256115750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst    256115750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    256115750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst    256115750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    256115750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000335                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000335                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000335                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000335                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst 13910.262329                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13910.262329                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 13910.262329                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13910.262329                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 13910.262329                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13910.262329                       # average overall mshr miss latency
system.cpu2.icache.replacements                 18393                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5494220                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1640151                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.349826                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   135.279884                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.001538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data    25.719433                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data     0.332276                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst    10.501954                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  3924.164914                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.033027                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.006279                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.000081                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.002564                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.958048                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1018                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2667                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        23387263                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       23387263                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2498845                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2498845                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks        18381                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        18381                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data         5192                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         5192                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data        11516                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        11516                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst        11252                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total        11252                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data      1096981                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1096981                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst        11252                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      1108497                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1119749                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst        11252                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      1108497                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1119749                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data            8                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            8                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data      1430100                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      1430100                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst         7141                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         7141                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data       159355                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       159355                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst         7141                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data      1589455                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1596596                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst         7141                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data      1589455                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1596596                       # number of overall misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus_12.data       109000                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       109000                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data  25291251000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  25291251000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst    196244750                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    196244750                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data   2881914250                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   2881914250                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst    196244750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data  28173165250                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  28369410000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst    196244750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data  28173165250                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  28369410000                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2498845                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2498845                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks        18381                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        18381                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data         5200                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         5200                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data      1441616                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1441616                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst        18393                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total        18393                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      1256336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1256336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst        18393                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data      2697952                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2716345                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst        18393                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data      2697952                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2716345                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.001538                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001538                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.992012                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.992012                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.388246                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.388246                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.126841                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.126841                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.388246                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.589134                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.587774                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.388246                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.589134                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.587774                       # miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_12.data        13625                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        13625                       # average UpgradeReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 17684.952801                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 17684.952801                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 27481.410167                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 27481.410167                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 18084.868689                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 18084.868689                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 27481.410167                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 17725.047422                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 17768.684125                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 27481.410167                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 17725.047422                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 17768.684125                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1520648                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1520648                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks          737                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          737                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data            8                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            8                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data      1430100                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      1430100                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst         7141                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         7141                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data       159355                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       159355                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst         7141                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data      1589455                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1596596                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst         7141                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data      1589455                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1596596                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       119500                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       119500                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data  21000954000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  21000954000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst    174821750                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    174821750                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data   2403849250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   2403849250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst    174821750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data  23404803250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  23579625000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst    174821750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data  23404803250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  23579625000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.001538                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001538                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.992012                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.992012                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.388246                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.388246                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.126841                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.126841                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.388246                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.589134                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.587774                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.388246                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.589134                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.587774                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 14937.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14937.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 14684.954898                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 14684.954898                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 24481.410167                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 24481.410167                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 15084.868689                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 15084.868689                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 24481.410167                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 14725.049309                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 14768.686004                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 24481.410167                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 14725.049309                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 14768.686004                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1636055                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests      5437908                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests      2721355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests          639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops        40589                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops        40576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp      1274748                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty      4019493                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean        18393                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict       314574                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq         5200                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp         5200                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq      1441616                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp      1441615                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq        18412                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      1256336                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        55198                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      8104254                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total          8159452                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      2354304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    332594944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total         334949248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                    1636135                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic             97322688                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples      4357680                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.009464                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.096854                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0           4316451     99.05%     99.05% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1             41216      0.95%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                13      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total       4357680                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy    2618096000                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy     13821201                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy   2024787403                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          1.6                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                    4                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  130669327000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          276731761                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2698687                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           102.543111                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.247574                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.025251                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   511.727174                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000484                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000049                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.999467                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       2217455351                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      2217455351                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    199110688                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      199110688                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     74666269                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      74666269                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    273776957                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       273776957                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    273776957                       # number of overall hits
system.cpu3.dcache.overall_hits::total      273776957                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data      1620870                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1620870                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data      1446820                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1446820                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data      3067690                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3067690                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data      3067690                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3067690                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data  13146851500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13146851500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data  28611928132                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  28611928132                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data  41758779632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  41758779632                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data  41758779632                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  41758779632                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    200731558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    200731558                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     76113089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     76113089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    276844647                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    276844647                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    276844647                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    276844647                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.008075                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008075                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.019009                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.019009                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.011081                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011081                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.011081                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011081                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data  8110.984533                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8110.984533                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 19775.734460                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 19775.734460                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 13612.450943                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13612.450943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 13612.450943                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13612.450943                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       306190                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19738                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    15.512717                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2500946                       # number of writebacks
system.cpu3.dcache.writebacks::total          2500946                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data       364297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       364297                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data           39                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data       364336                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       364336                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data       364336                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       364336                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      1256573                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1256573                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data      1446781                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1446781                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data      2703354                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2703354                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data      2703354                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2703354                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data   8075727500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8075727500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data  27165031132                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  27165031132                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data  35240758632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35240758632                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data  35240758632                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35240758632                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.006260                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006260                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019008                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.009765                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009765                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.009765                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009765                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data  6426.787381                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6426.787381                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 18776.187365                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18776.187365                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 13035.939293                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13035.939293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 13035.939293                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13035.939293                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2698175                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.673175                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          150043819                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19054                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7874.662486                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   150.757556                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   360.915620                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.294448                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.704913                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999362                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        440289814                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       440289814                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     55012515                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       55012515                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     55012515                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        55012515                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     55012515                       # number of overall hits
system.cpu3.icache.overall_hits::total       55012515                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst        21394                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        21394                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst        21394                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         21394                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst        21394                       # number of overall misses
system.cpu3.icache.overall_misses::total        21394                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst    328408247                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    328408247                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst    328408247                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    328408247                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst    328408247                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    328408247                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     55033909                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     55033909                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     55033909                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     55033909                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     55033909                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     55033909                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000389                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000389                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst 15350.483640                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15350.483640                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst 15350.483640                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15350.483640                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst 15350.483640                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15350.483640                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4413                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   110.325000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        18525                       # number of writebacks
system.cpu3.icache.writebacks::total            18525                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst         2852                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2852                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst         2852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2852                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst         2852                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2852                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst        18542                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        18542                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst        18542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        18542                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst        18542                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        18542                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst    262429497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    262429497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst    262429497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    262429497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst    262429497                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    262429497                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000337                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000337                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000337                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000337                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst 14153.246521                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14153.246521                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 14153.246521                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14153.246521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 14153.246521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14153.246521                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18525                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5497157                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1642593                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.346634                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   130.774060                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000787                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data    23.881025                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data     0.307375                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst    10.823903                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  3930.212850                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.031927                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.005830                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.000075                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.002643                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.959525                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1019                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2615                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        23392557                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       23392557                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2500946                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2500946                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks        18519                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        18519                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data         5190                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         5190                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data        10795                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        10795                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst        11369                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total        11369                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data      1095411                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1095411                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst        11369                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      1106206                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1117575                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst        11369                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      1106206                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1117575                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data           10                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data      1430808                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      1430808                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst         7158                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         7158                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data       161161                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       161161                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst         7158                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data      1591969                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1599127                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst         7158                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data      1591969                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1599127                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus_13.data        54750                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        54750                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data  25302330000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  25302330000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst    202000500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    202000500                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data   2924519750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   2924519750                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst    202000500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data  28226849750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  28428850250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst    202000500                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data  28226849750                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  28428850250                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2500946                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2500946                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        18519                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        18519                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data         5200                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         5200                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data      1441603                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1441603                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst        18527                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total        18527                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      1256572                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1256572                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst        18527                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data      2698175                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2716702                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst        18527                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data      2698175                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2716702                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.001923                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001923                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.992512                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.992512                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.386355                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.386355                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.128254                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.128254                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.386355                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.590017                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.588628                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.386355                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.590017                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.588628                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_13.data         5475                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total         5475                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 17683.945016                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 17683.945016                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 28220.243085                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 28220.243085                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 18146.572372                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 18146.572372                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 28220.243085                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 17730.778520                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 17777.731381                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 28220.243085                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 17730.778520                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 17777.731381                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1522154                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1522154                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks         1523                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total         1523                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data           10                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           10                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data      1430808                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      1430808                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst         7158                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         7158                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data       161161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       161161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst         7158                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data      1591969                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1599127                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst         7158                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data      1591969                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1599127                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       146000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       146000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data  21009906000                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  21009906000                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst    180526500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    180526500                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data   2441036750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   2441036750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst    180526500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data  23450942750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  23631469250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst    180526500                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data  23450942750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  23631469250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.001923                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001923                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.992512                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.992512                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.386355                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.386355                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.128254                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.128254                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.386355                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.590017                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.588628                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.386355                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.590017                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.588628                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data        14600                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        14600                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 14683.945016                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 14683.945016                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 25220.243085                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 25220.243085                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 15146.572372                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 15146.572372                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 25220.243085                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 14730.778520                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 14777.731381                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 25220.243085                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 14730.778520                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 14777.731381                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1638497                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests      5438617                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests      2721649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests          913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops        41419                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops        41417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp      1275114                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty      4023100                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean        18525                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict       313674                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq         5200                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp         5200                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq      1441603                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp      1441603                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq        18542                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      1256572                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        55594                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      8104925                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total          8160519                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      2371328                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    332743744                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total         335115072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                    1638614                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic             97418816                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples      4360516                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.009708                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.098057                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0           4318184     99.03%     99.03% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1             42330      0.97%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 2      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total       4360516                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy    2619389750                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          2.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy     13923681                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy   2024954407                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          1.6                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                    13109390                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    165305                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     79.304256                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2197.322817                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst       50.344620                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data    24327.713434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst       39.257026                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data    24526.178247                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst       26.821876                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data    25160.468089                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst       31.689498                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data    25851.127700                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst   401.199494                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data  6929.429604                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst   408.966462                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data  6834.247026                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst   420.620453                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data  6623.327446                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst   386.672435                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data  6856.613774                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.016764                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.000384                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.185606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.000300                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.187120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.000205                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.191959                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.000242                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.197228                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.003061                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.052867                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.003120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.052141                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.003209                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.050532                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.002950                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.052312                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       131013                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 204574889                       # Number of tag accesses
system.l3.tags.data_accesses                204574889                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks      6077930                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          6077930                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data            4                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data            8                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data           10                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   27                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data      1422976                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data      1423983                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data      1423328                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data      1423811                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               5694098                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst         6662                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data       158119                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst         6773                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data       159187                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst         6605                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data       158498                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst         6616                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data       160230                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            662690                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst         6662                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data      1581095                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst         6773                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data      1583170                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst         6605                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data      1581826                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst         6616                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data      1584041                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6356788                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst         6662                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data      1581095                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst         6773                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data      1583170                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst         6605                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data      1581826                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst         6616                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data      1584041                       # number of overall hits
system.l3.overall_hits::total                 6356788                       # number of overall hits
system.l3.ReadExReq_misses::.switch_cpus_10.data         6947                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data         6902                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data         6771                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data         6997                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27617                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          522                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data         1104                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          523                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data          929                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          536                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data          857                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          542                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data          931                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            5944                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          522                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data         8051                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          523                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data         7831                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          536                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data         7628                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          542                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data         7928                       # number of demand (read+write) misses
system.l3.demand_misses::total                  33561                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          522                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data         8051                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          523                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data         7831                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          536                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data         7628                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          542                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data         7928                       # number of overall misses
system.l3.overall_misses::total                 33561                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data    677470750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data    680636500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data    682200750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data    683830250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2724138250                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     68404500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data    135496250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     75028000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data    133735750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     78265250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data    130217500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     83825750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data    142001500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    846974500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     68404500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data    812967000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     75028000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data    814372250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     78265250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data    812418250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     83825750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data    825831750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3571112750                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     68404500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data    812967000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     75028000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data    814372250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     78265250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data    812418250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     83825750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data    825831750                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3571112750                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks      6077930                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      6077930                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               27                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data      1429923                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data      1430885                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data      1430099                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data      1430808                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           5721715                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst         7184                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data       159223                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst         7296                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data       160116                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst         7141                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data       159355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst         7158                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data       161161                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        668634                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst         7184                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data      1589146                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst         7296                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data      1591001                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst         7141                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data      1589454                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst         7158                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data      1591969                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6390349                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst         7184                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data      1589146                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst         7296                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data      1591001                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst         7141                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data      1589454                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst         7158                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data      1591969                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6390349                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.004858                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.004824                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.004735                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.004890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.004827                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.072661                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.006934                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.071683                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.005802                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.075060                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.005378                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.075719                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.005777                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.008890                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.072661                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.005066                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.071683                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.004922                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.075060                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.004799                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.075719                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.004980                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.005252                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.072661                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.005066                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.071683                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.004922                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.075060                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.004799                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.075719                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.004980                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.005252                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 97519.900677                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 98614.387134                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 100753.322995                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 97731.920823                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 98639.904769                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 131043.103448                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 122732.110507                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 143456.978967                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 143956.673843                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 146017.257463                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 151945.740957                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 154660.055351                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 152525.778733                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142492.345222                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 131043.103448                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 100977.145696                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 143456.978967                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 103993.391649                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 146017.257463                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 106504.752229                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 154660.055351                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 104166.466953                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 106406.625250                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 131043.103448                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 100977.145696                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 143456.978967                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 103993.391649                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 146017.257463                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 106504.752229                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 154660.055351                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 104166.466953                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 106406.625250                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               32827                       # number of writebacks
system.l3.writebacks::total                     32827                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks         1033                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          1033                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data         6947                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data         6902                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data         6771                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data         6997                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27617                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          522                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data         1104                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          523                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data          929                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          536                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data          857                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          542                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data          931                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         5944                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          522                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data         8051                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          523                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data         7831                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          536                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data         7628                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          542                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data         7928                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             33561                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          522                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data         8051                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          523                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data         7831                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          536                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data         7628                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          542                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data         7928                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            33561                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data    604527250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data    608165500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data    611105250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data    610361750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2434159750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     62923500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    123904250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     69536500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data    123981250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     72637250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data    121219000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     78134750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data    132226000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    784562500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     62923500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data    728431500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     69536500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data    732146750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     72637250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data    732324250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     78134750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data    742587750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3218722250                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     62923500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data    728431500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     69536500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data    732146750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     72637250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data    732324250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     78134750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data    742587750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3218722250                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.004858                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.004824                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.004735                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.004890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.004827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.072661                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.006934                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.071683                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.005802                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.075060                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.005378                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.075719                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.005777                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.008890                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.072661                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.005066                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.071683                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.004922                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.075060                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.004799                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.075719                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.004980                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.005252                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.072661                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.005066                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.071683                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.004922                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.075060                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.004799                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.075719                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.004980                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.005252                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 87019.900677                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 88114.387134                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 90253.322995                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 87231.920823                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 88139.904769                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 120543.103448                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 112232.110507                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 132956.978967                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 133456.673843                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 135517.257463                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 141445.740957                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 144160.055351                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 142025.778733                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 131992.345222                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 120543.103448                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 90477.145696                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 132956.978967                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 93493.391649                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 135517.257463                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 96004.752229                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 144160.055351                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 93666.466953                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 95906.625250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 120543.103448                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 90477.145696                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 132956.978967                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 93493.391649                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 135517.257463                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 96004.752229                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 144160.055351                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 93666.466953                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 95906.625250                       # average overall mshr miss latency
system.l3.replacements                          34233                       # number of replacements
system.membus.snoop_filter.tot_requests         68493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32827                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2105                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27617                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27617                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5944                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        51037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port        51017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       102054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2124800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port      2124032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      4248832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4248832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33561                       # Request fanout histogram
system.membus.reqLayer8.occupancy           113594933                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer9.occupancy           113613433                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181851814                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups     25842627                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted     25842627                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect       307387                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups     18389939                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS       226897                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect        22842                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups     18389939                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     16537429                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses      1852510                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted       147479                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        216011001                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         76328687                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses              29188                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses              28188                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         54960504                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses               1793                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles             522275181                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    165143241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           507265255                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches         25842627                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     16764326                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          356619533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles       631712                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.TlbCycles             634                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_10.fetch.MiscStallCycles         1710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles        10252                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          264                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       54958780                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes       122431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples    522091490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     1.477852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     2.824858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0     383335039     73.42%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1      19928778      3.82%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       4223895      0.81%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      20245518      3.88%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       5095101      0.98%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5       9975412      1.91%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       6797152      1.30%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       8504492      1.63%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      63986103     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total    522091490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.049481                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             0.971261                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles      77302557                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles    335618070                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles       40749618                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles     68105380                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles       315856                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts    768155033                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles       315856                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     102705105                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles     27429539                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles          541                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles       83102009                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles    308538431                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts    767082961                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents       132872                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents       727505                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents      3659478                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents    284530597                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   1063554236                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   2701893790                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   1550456898                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups      4397218                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps   1054099108                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps       9455102                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts           73                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts           73                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts      402775691                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    216409042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     76562691                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      8154896                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       855815                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded       765595468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded        39771                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued      763541983                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued        19947                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined      7056175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined      9784299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved        35537                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples    522091490                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.462468                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.459976                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0    161745910     30.98%     30.98% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1    146935041     28.14%     59.12% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2    109254171     20.93%     80.05% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     56097917     10.74%     90.80% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     24216653      4.64%     95.43% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     12922620      2.48%     97.91% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      8370397      1.60%     99.51% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      2287493      0.44%     99.95% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       261288      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total    522091490                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu        77287      4.73%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu         2387      0.15%      4.88% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%      4.88% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt         7170      0.44%      5.32% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc         1023      0.06%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd          371      0.02%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt           31      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            1      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult          344      0.02%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead      1516756     92.86%     98.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite        17123      1.05%     99.34% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead         5243      0.32%     99.66% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite         5568      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass       195602      0.03%      0.03% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    468399065     61.35%     61.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult         1176      0.00%     61.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv          334      0.00%     61.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd      1105684      0.14%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu       175553      0.02%     61.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp          822      0.00%     61.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt       166199      0.02%     61.56% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc       308348      0.04%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd       260796      0.03%     61.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp          473      0.00%     61.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt       388539      0.05%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv         6219      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult        50645      0.01%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    214901213     28.15%     89.84% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     76130839      9.97%     99.81% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead      1225644      0.16%     99.97% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite       224832      0.03%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    763541983                       # Type of FU issued
system.switch_cpus_10.iq.rate                1.461953                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt          1633304                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.002139                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   2042470785                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes    767658699                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    758515176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads      8357921                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes      5040642                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses      4035812                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses    760791321                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses      4188364                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     15259452                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      1607715                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         1370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         8112                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores       446771                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads          657                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked        90842                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles       315856                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles      1107099                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles     25628886                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts    765635239                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts       162242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    216409042                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     76562691                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts        13387                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents        14609                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents     25314186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents         8112                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect       118279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect       245867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts       364146                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts    763065909                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    215975884                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       476073                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         292303442                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches      25061893                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        76327558                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          1.461042                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent           762619378                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count          762550988                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      630326546                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1220558763                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            1.460056                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.516425                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts      7060113                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls         4234                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts       308389                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples    520981104                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.456059                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.945824                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0    183439604     35.21%     35.21% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1    213386290     40.96%     76.17% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     23007754      4.42%     80.59% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     24089169      4.62%     85.21% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     31288636      6.01%     91.21% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     13231507      2.54%     93.75% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      5817675      1.12%     94.87% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7     13072139      2.51%     97.38% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     13648330      2.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total    520981104                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    500000000                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    758579047                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           290917241                       # Number of memory references committed
system.switch_cpus_10.commit.loads          214801323                       # Number of loads committed
system.switch_cpus_10.commit.membars             2820                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches        24753654                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts         3772426                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      756120794                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls       151671                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass       126527      0.02%      0.02% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    465271587     61.33%     61.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult          106      0.00%     61.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd       997124      0.13%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu       158264      0.02%     61.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp          690      0.00%     61.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt       157142      0.02%     61.52% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc       293096      0.04%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd       241240      0.03%     61.59% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp          208      0.00%     61.59% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt       366602      0.05%     61.64% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv         4093      0.00%     61.64% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult        45127      0.01%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    213681671     28.17%     89.82% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     75914802     10.01%     99.83% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead      1119652      0.15%     99.97% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite       201116      0.03%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    758579047                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     13648330                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        1272971934                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       1532397090                       # The number of ROB writes
system.switch_cpus_10.timesIdled                 5162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles               183691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        500000000                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          758579047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.044550                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.044550                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.957350                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.957350                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    1543618478                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    657341866                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads        3775517                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes       3367583                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      799673416                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     397669457                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    342494169                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups     25849127                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted     25849127                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect       313862                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups     18481784                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS       227884                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect        22917                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups     18481784                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     16550823                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses      1930961                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted       146697                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        216056633                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         76323750                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses              29382                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses              28372                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         55006629                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses               1581                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles             522275181                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    165279024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           507575332                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches         25849127                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     16778707                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          356458770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles       644682                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.TlbCycles             673                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_11.fetch.MiscStallCycles         1043                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles         8282                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.PendingQuiesceStallCycles           49                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       55005119                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes       129372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.ItlbSquashes            1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples    522070438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     1.478777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     2.825682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0     383260391     73.41%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1      19942592      3.82%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2       4211347      0.81%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      20233235      3.88%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       5078298      0.97%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       9989095      1.91%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       6811828      1.30%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       8518073      1.63%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      64025579     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total    522070438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.049493                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             0.971854                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles      77447291                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles    335379224                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles       40940258                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles     67981313                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles       322341                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts    768354686                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles       322341                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     102828120                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles     27347383                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles          241                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles       83190153                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles    308382189                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts    767259707                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents       132344                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents       725117                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents      3795600                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents    284287635                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   1063825099                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   2702502219                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   1550829711                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups      4391890                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps   1054052969                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps       9772091                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts           56                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts      402133360                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    216478812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     76570682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      8154464                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      1199263                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded       765753668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded        38201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued      763623079                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued        20370                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined      7245907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined     10220286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        33967                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples    522070438                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.462682                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     1.460662                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0    161871562     31.01%     31.01% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1    146734458     28.11%     59.11% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2    109235258     20.92%     80.04% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     56133698     10.75%     90.79% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     24207882      4.64%     95.42% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     12961821      2.48%     97.91% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      8369467      1.60%     99.51% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7      2290760      0.44%     99.95% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       265532      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total    522070438                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu        76901      4.71%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            1      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%      4.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu         2486      0.15%      4.86% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%      4.86% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt         7085      0.43%      5.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc         1023      0.06%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd          375      0.02%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt           31      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult          344      0.02%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead      1517650     92.92%     98.33% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        16689      1.02%     99.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead         5369      0.33%     99.68% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         5255      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass       194985      0.03%      0.03% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    468424815     61.34%     61.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult         1095      0.00%     61.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv          279      0.00%     61.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd      1105907      0.14%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       175069      0.02%     61.54% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp          848      0.00%     61.54% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       166872      0.02%     61.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       308551      0.04%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd       260768      0.03%     61.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp          483      0.00%     61.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt       388369      0.05%     61.68% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv         6182      0.00%     61.68% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult        50592      0.01%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    214961214     28.15%     89.84% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     76126788      9.97%     99.81% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead      1226611      0.16%     99.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite       223651      0.03%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    763623079                       # Type of FU issued
system.switch_cpus_11.iq.rate                1.462109                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt          1633209                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.002139                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   2042614388                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes    768005127                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    758559730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      8355786                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes      5040710                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses      4034448                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses    760874062                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses      4187241                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     15258682                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      1687022                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses         1473                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         8239                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores       458191                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads          726                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked        90431                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles       322341                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles      1111096                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles     25518190                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts    765791869                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts       160350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    216478812                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     76570682                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        12843                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents        14444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents     25204716                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents         8239                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect       125689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect       244718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts       370407                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts    763134018                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    216021494                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts       489060                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         292344103                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches      25065896                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        76322609                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          1.461172                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent           762670080                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count          762594178                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      630387455                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1220570554                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            1.460139                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.516469                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts      7249985                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls         4234                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts       314764                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples    520935581                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.456122                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     1.946860                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0    183567299     35.24%     35.24% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1    213272258     40.94%     76.18% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     22948579      4.41%     80.58% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     24057605      4.62%     85.20% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     31295349      6.01%     91.21% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     13206763      2.54%     93.74% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      5812631      1.12%     94.86% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7     13088062      2.51%     97.37% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     13687035      2.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total    520935581                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499977997                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    758545942                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           290904276                       # Number of memory references committed
system.switch_cpus_11.commit.loads          214791787                       # Number of loads committed
system.switch_cpus_11.commit.membars             2820                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches        24752661                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts         3772426                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      756087691                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls       151671                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass       126525      0.02%      0.02% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    465251449     61.33%     61.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult          106      0.00%     61.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd       997124      0.13%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       158264      0.02%     61.50% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp          690      0.00%     61.50% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       157142      0.02%     61.52% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       293096      0.04%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd       241240      0.03%     61.59% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp          208      0.00%     61.59% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt       366602      0.05%     61.64% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv         4093      0.00%     61.64% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult        45127      0.01%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    213672135     28.17%     89.82% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     75911373     10.01%     99.83% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead      1119652      0.15%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite       201116      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    758545942                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     13687035                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        1273044473                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       1532735101                       # The number of ROB writes
system.switch_cpus_11.timesIdled                 5214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles               204743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499977997                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          758545942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.044596                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.044596                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.957308                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.957308                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    1543721139                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    657394185                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads        3773275                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes       3367407                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      799692609                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     397705326                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    342540252                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups     25837166                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted     25837166                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect       306658                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups     18599196                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS       227754                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect        22973                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups     18599196                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     16538943                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses      2060253                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted       146019                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        216005213                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         76322434                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses              29155                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses              28146                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         54960849                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses               1587                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles             522275181                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    165140928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           507256051                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches         25837166                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     16766697                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          356609785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles       629898                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.TlbCycles             523                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_12.fetch.MiscStallCycles          892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles        10027                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       54959334                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes       122876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples    522077319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     1.477849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     2.824886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0     383330318     73.42%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1      19925884      3.82%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2       4222749      0.81%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      20242144      3.88%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4       5091907      0.98%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5       9975714      1.91%     84.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6       6798835      1.30%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7       8503961      1.63%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8      63985807     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total    522077319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.049470                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             0.971243                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles      77309550                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles    335596149                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles       40784281                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles     68072381                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles       314949                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts    768110133                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles       314949                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     102705555                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles     27417490                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles          338                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles       83109743                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles    308529235                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts    767038357                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents       132658                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents       726160                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents      3695539                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents    284493533                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   1063512847                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   2701781283                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   1550388120                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups      4403007                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps   1054063030                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps       9449804                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts           71                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts      402630814                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    216403479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     76556894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      8154549                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      1054000                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded       765555622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded        38803                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued      763500027                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued        19495                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined      7041142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined      9796910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved        34569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples    522077319                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     1.462427                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     1.460134                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0    161787132     30.99%     30.99% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1    146884755     28.13%     59.12% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2    109248644     20.93%     80.05% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     56096957     10.74%     90.79% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     24209313      4.64%     95.43% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     12927487      2.48%     97.91% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6      8371287      1.60%     99.51% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7      2289248      0.44%     99.95% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8       262496      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total    522077319                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu        76579      4.69%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu         2446      0.15%      4.84% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt         7117      0.44%      5.27% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc         1024      0.06%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd          389      0.02%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt           26      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            1      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%      5.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult          330      0.02%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%      5.38% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead      1517680     92.93%     98.31% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite        16992      1.04%     99.35% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead         5247      0.32%     99.67% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite         5400      0.33%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass       194629      0.03%      0.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    468368760     61.34%     61.37% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult         1122      0.00%     61.37% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv          302      0.00%     61.37% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd      1105580      0.14%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu       174935      0.02%     61.54% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp          874      0.00%     61.54% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt       166698      0.02%     61.56% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc       308856      0.04%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd       260922      0.03%     61.63% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.63% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp          474      0.00%     61.63% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt       388748      0.05%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv         6168      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult        50797      0.01%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    214896021     28.15%     89.84% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     76124738      9.97%     99.81% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead      1226275      0.16%     99.97% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite       224128      0.03%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total    763500027                       # Type of FU issued
system.switch_cpus_12.iq.rate                1.461873                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt          1633231                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.002139                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   2042369517                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes    767596493                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses    758470611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads      8360581                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes      5046922                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses      4037031                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses    760749024                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses      4189605                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     15258334                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads      1609473                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses         1404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation         8010                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores       443552                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads          662                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked        91592                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles       314949                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles      1086690                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles     25620682                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts    765594425                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts       161331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    216403479                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     76556894                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts        13059                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents        14515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents     25306547                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents         8010                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect       119161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect       243733                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts       362894                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts    763024881                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    215970065                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts       475145                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         292291372                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches      25059506                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        76321307                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          1.460963                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent           762576788                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count          762507642                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      630297544                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1220478452                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            1.459973                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.516435                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts      7045109                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls         4234                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts       307555                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples    520970403                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     1.456039                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     1.946081                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0    183475488     35.22%     35.22% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1    213359077     40.95%     76.17% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     22994685      4.41%     80.59% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     24080416      4.62%     85.21% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     31286080      6.01%     91.21% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     13223628      2.54%     93.75% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6      5815319      1.12%     94.87% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7     13076475      2.51%     97.38% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     13659235      2.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total    520970403                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    499982940                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    758553274                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           290907344                       # Number of memory references committed
system.switch_cpus_12.commit.loads          214794003                       # Number of loads committed
system.switch_cpus_12.commit.membars             2820                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches        24752832                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts         3772426                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      756095023                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls       151671                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass       126525      0.02%      0.02% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    465255713     61.33%     61.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult          106      0.00%     61.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd       997124      0.13%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu       158264      0.02%     61.50% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp          690      0.00%     61.50% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt       157142      0.02%     61.52% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc       293096      0.04%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd       241240      0.03%     61.59% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp          208      0.00%     61.59% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt       366602      0.05%     61.64% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv         4093      0.00%     61.64% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult        45127      0.01%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    213674351     28.17%     89.82% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     75912225     10.01%     99.83% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead      1119652      0.15%     99.97% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite       201116      0.03%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    758553274                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     13659235                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        1272909551                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       1532311965                       # The number of ROB writes
system.switch_cpus_12.timesIdled                 5112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles               197862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        499982940                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          758553274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    1.044586                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              1.044586                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.957317                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.957317                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    1543548699                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    657307084                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads        3778355                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes       3369286                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      799648399                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     397659057                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    342474771                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups     25854829                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted     25854829                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect       317007                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups     18443343                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS       227007                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect        22735                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups     18443343                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     16560308                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses      1883035                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted       146598                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        216087019                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         76326069                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses              29047                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses              28046                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         55035175                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses               1329                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 179978708250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles             522275181                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    165368553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           507753374                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches         25854829                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     16787315                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          356367577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles       650458                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.TlbCycles             497                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_13.fetch.MiscStallCycles         1506                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles         7980                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       55033914                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes       132616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.ItlbSquashes            1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples    522071546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     1.479263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     2.826107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0     383228547     73.41%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1      19953370      3.82%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2       4201502      0.80%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      20229587      3.87%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4       5068613      0.97%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5       9997665      1.91%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6       6818257      1.31%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7       8528513      1.63%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8      64045492     12.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total    522071546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.049504                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             0.972195                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles      77524856                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles    335267196                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles       41026565                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles     67927689                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles       325229                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts    768464517                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles       325229                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     102902102                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles     27232318                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles          250                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles       83228354                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles    308383282                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts    767361972                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents       133605                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents       722985                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents      3833464                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents    284273094                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   1063970244                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   2702844510                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   1551018059                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups      4409994                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps   1054046129                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps       9924091                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts           61                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts      401888636                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    216518662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     76579306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      8152406                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      1120531                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded       765865659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded        38546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued      763698280                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued        19635                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined      7363081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined     10455023                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved        34312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples    522071546                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     1.462823                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     1.460800                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0    161906353     31.01%     31.01% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1    146654337     28.09%     59.10% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2    109235340     20.92%     80.03% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     56165863     10.76%     90.78% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     24211512      4.64%     95.42% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     12979800      2.49%     97.91% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6      8361254      1.60%     99.51% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7      2293594      0.44%     99.95% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8       263493      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total    522071546                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu        76505      4.69%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu         2466      0.15%      4.85% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%      4.85% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt         7140      0.44%      5.28% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc         1037      0.06%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%      5.35% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd          382      0.02%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt           38      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult          361      0.02%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%      5.40% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead      1513786     92.88%     98.28% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite        17140      1.05%     99.33% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead         5363      0.33%     99.66% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite         5564      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass       195228      0.03%      0.03% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    468458815     61.34%     61.37% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult         1113      0.00%     61.37% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv          293      0.00%     61.37% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd      1105919      0.14%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     61.51% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu       175263      0.02%     61.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp          808      0.00%     61.53% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt       166548      0.02%     61.56% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc       308642      0.04%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd       261406      0.03%     61.63% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.63% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp          463      0.00%     61.63% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt       388821      0.05%     61.68% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv         6253      0.00%     61.68% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult        50798      0.01%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.69% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    214997688     28.15%     89.84% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     76128216      9.97%     99.81% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead      1227004      0.16%     99.97% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite       225002      0.03%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total    763698280                       # Type of FU issued
system.switch_cpus_13.iq.rate                1.462253                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt          1629782                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.002134                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   2042751455                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes    768221091                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses    758610820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads      8366066                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes      5054170                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses      4039073                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses    760940289                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses      4192545                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     15258815                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads      1728189                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses         1368                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation         8157                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores       467240                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads          662                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked        90093                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles       325229                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles      1136978                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles     25381282                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts    765904205                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts       160729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    216518662                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     76579306                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts        12979                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents        14570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents     25069180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents         8157                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect       129645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect       243332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts       372977                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts    763202248                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    216051842                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts       496030                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         292376764                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches      25070451                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        76324922                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          1.461303                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent           762732904                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count          762649893                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      630449826                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1220644870                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            1.460245                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.516489                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts      7367183                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls         4234                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts       317695                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples    520921575                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     1.456152                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     1.947057                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0    183599436     35.25%     35.25% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1    213227842     40.93%     76.18% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     22937294      4.40%     80.58% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     24054474      4.62%     85.20% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     31307531      6.01%     91.21% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     13202601      2.53%     93.74% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6      5810185      1.12%     94.86% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7     13086674      2.51%     97.37% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     13695538      2.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total    520921575                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499974845                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    758541113                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           290902538                       # Number of memory references committed
system.switch_cpus_13.commit.loads          214790472                       # Number of loads committed
system.switch_cpus_13.commit.membars             2820                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches        24752472                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts         3772426                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      756082863                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls       151671                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass       126524      0.02%      0.02% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    465248359     61.33%     61.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult          106      0.00%     61.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd       997124      0.13%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu       158264      0.02%     61.50% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp          690      0.00%     61.50% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt       157142      0.02%     61.52% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc       293096      0.04%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd       241240      0.03%     61.59% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp          208      0.00%     61.59% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt       366602      0.05%     61.64% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv         4093      0.00%     61.64% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult        45127      0.01%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    213670820     28.17%     89.82% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     75910950     10.01%     99.83% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead      1119652      0.15%     99.97% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite       201116      0.03%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    758541113                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     13695538                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        1273134333                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       1532974876                       # The number of ROB writes
system.switch_cpus_13.timesIdled                 5094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles               203635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499974845                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          758541113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    1.044603                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              1.044603                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.957302                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.957302                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    1543821124                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    657446691                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads        3781144                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes       3370665                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      799713167                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     397728780                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    342581622                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests     12783791                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      6393557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            334                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 179978708250                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            668634                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6110757                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          316891                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             27                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          5721715                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         5721715                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       668634                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      4789689                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      4795719                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      4790253                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      4798506                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              19174167                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    199280320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    199424000                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    199503552                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    199761984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              797969856                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           34233                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2100928                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          6424609                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.007210                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6424275     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    334      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            6424609                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         6234912750                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1197415318                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        1198898539                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        1197603870                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        1199530757                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
