INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/simple_adder/simple_adder.srcs/sources_1/new/simple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/simple_adder/simple_adder.srcs/sim_1/new/tb_simple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simple_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/simple_adder/simple_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
