

================================================================
== Vivado HLS Report for 'resample'
================================================================
* Date:           Tue Dec  3 11:06:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.040|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34553|  34553|  34553|  34553|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- row           |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + col          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ window1    |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ window2  |     12|     12|         4|          -|          -|     3|    no    |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     216|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     118|
|Register         |        -|      -|     145|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     145|     334|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |CNN_mac_muladd_4nbkb_U12  |CNN_mac_muladd_4nbkb  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_181_p2     |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_199_p2     |     +    |      0|  0|  15|           5|           1|
    |k_3_fu_225_p2     |     +    |      0|  0|  13|           4|           2|
    |l_3_fu_187_p2     |     +    |      0|  0|  17|          10|           5|
    |m_2_fu_219_p2     |     +    |      0|  0|  10|           2|           1|
    |n_2_fu_283_p2     |     +    |      0|  0|  10|           2|           1|
    |tmp_13_fu_267_p2  |     +    |      0|  0|  17|          10|           1|
    |tmp_14_fu_231_p2  |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_293_p2  |     +    |      0|  0|  15|           5|           5|
    |tmp_20_fu_308_p2  |     +    |      0|  0|  13|           4|           1|
    |tmp_26_fu_303_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_23_fu_261_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_12_fu_213_p2  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_16_fu_277_p2  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_175_p2     |   icmp   |      0|  0|  11|           5|           4|
    |tmp_s_fu_193_p2   |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 216|          89|          58|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  37|          9|    1|          9|
    |ap_done      |   9|          2|    1|          2|
    |i_reg_84     |   9|          2|    5|         10|
    |j_reg_108    |   9|          2|    5|         10|
    |k_1_reg_154  |   9|          2|    4|          8|
    |k_reg_131    |   9|          2|    4|          8|
    |l_1_reg_120  |   9|          2|   10|         20|
    |l_reg_96     |   9|          2|   10|         20|
    |m_reg_143    |   9|          2|    2|          4|
    |n_reg_164    |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        | 118|         27|   44|         95|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |i_2_reg_332                  |   5|   0|    5|          0|
    |i_reg_84                     |   5|   0|    5|          0|
    |j_2_reg_345                  |   5|   0|    5|          0|
    |j_reg_108                    |   5|   0|    5|          0|
    |k_1_reg_154                  |   4|   0|    4|          0|
    |k_3_reg_363                  |   4|   0|    4|          0|
    |k_reg_131                    |   4|   0|    4|          0|
    |l_1_reg_120                  |  10|   0|   10|          0|
    |l_3_reg_337                  |  10|   0|   10|          0|
    |l_reg_96                     |  10|   0|   10|          0|
    |m_2_reg_358                  |   2|   0|    2|          0|
    |m_reg_143                    |   2|   0|    2|          0|
    |n_2_reg_381                  |   2|   0|    2|          0|
    |n_reg_164                    |   2|   0|    2|          0|
    |square_image_V_load_reg_411  |  18|   0|   18|          0|
    |tmp_11_cast_reg_350          |  10|   0|   13|          3|
    |tmp_20_reg_396               |   4|   0|    4|          0|
    |tmp_23_reg_368               |  10|   0|   11|          1|
    |tmp_25_reg_401               |  13|   0|   13|          0|
    |tmp_26_reg_391               |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 145|   0|  149|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    resample    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    resample    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    resample    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    resample    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    resample    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    resample    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    resample    | return value |
|square_image_V_address0  | out |   10|  ap_memory | square_image_V |     array    |
|square_image_V_ce0       | out |    1|  ap_memory | square_image_V |     array    |
|square_image_V_q0        |  in |   18|  ap_memory | square_image_V |     array    |
|resampled_V_address0     | out |   13|  ap_memory |   resampled_V  |     array    |
|resampled_V_ce0          | out |    1|  ap_memory |   resampled_V  |     array    |
|resampled_V_we0          | out |    1|  ap_memory |   resampled_V  |     array    |
|resampled_V_d0           | out |   18|  ap_memory |   resampled_V  |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / (!tmp_12)
	3  / (tmp_12)
5 --> 
	6  / (!tmp_16)
	4  / (tmp_16)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:104]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_2, %11 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%l = phi i10 [ 0, %0 ], [ %l_3, %11 ]"   --->   Operation 11 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -4" [../src/CNN_final.cpp:104]   --->   Operation 12 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.10ns)   --->   "%i_2 = add i5 %i, 1" [../src/CNN_final.cpp:104]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %12, label %2" [../src/CNN_final.cpp:104]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:105]   --->   Operation 16 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str131)" [../src/CNN_final.cpp:105]   --->   Operation 17 'specregionbegin' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.35ns)   --->   "%l_3 = add i10 %l, 28" [../src/CNN_final.cpp:120]   --->   Operation 18 'add' 'l_3' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:106]   --->   Operation 19 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:124]   --->   Operation 20 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %2 ], [ %j_2, %10 ]"   --->   Operation 21 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%l_1 = phi i10 [ %l, %2 ], [ %tmp_13, %10 ]" [../src/CNN_final.cpp:120]   --->   Operation 22 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.88ns)   --->   "%tmp_s = icmp eq i5 %j, -4" [../src/CNN_final.cpp:106]   --->   Operation 23 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 24 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.10ns)   --->   "%j_2 = add i5 %j, 1" [../src/CNN_final.cpp:106]   --->   Operation 25 'add' 'j_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %11, label %4" [../src/CNN_final.cpp:106]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str232) nounwind" [../src/CNN_final.cpp:107]   --->   Operation 27 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str232)" [../src/CNN_final.cpp:107]   --->   Operation 28 'specregionbegin' 'tmp_17' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %l_1 to i13" [../src/CNN_final.cpp:111]   --->   Operation 29 'zext' 'tmp_11_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.87ns)   --->   "br label %5" [../src/CNN_final.cpp:111]   --->   Operation 30 'br' <Predicate = (!tmp_s)> <Delay = 0.87>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str131, i32 %tmp_15)" [../src/CNN_final.cpp:123]   --->   Operation 31 'specregionend' 'empty_32' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:104]   --->   Operation 32 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %4 ], [ %k_3, %9 ]"   --->   Operation 33 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %4 ], [ %m_2, %9 ]"   --->   Operation 34 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%m_cast6 = zext i2 %m to i5" [../src/CNN_final.cpp:111]   --->   Operation 35 'zext' 'm_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.50ns)   --->   "%tmp_12 = icmp eq i2 %m, -1" [../src/CNN_final.cpp:111]   --->   Operation 36 'icmp' 'tmp_12' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 37 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.85ns)   --->   "%m_2 = add i2 %m, 1" [../src/CNN_final.cpp:111]   --->   Operation 38 'add' 'm_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %10, label %6" [../src/CNN_final.cpp:111]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:112]   --->   Operation 40 'specloopname' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str434)" [../src/CNN_final.cpp:112]   --->   Operation 41 'specregionbegin' 'tmp_19' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.01ns)   --->   "%k_3 = add i4 %k, 3" [../src/CNN_final.cpp:117]   --->   Operation 42 'add' 'k_3' <Predicate = (!tmp_12)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.10ns)   --->   "%tmp_14 = add i5 %m_cast6, %i" [../src/CNN_final.cpp:116]   --->   Operation 43 'add' 'tmp_14' <Predicate = (!tmp_12)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_14, i5 0)" [../src/CNN_final.cpp:116]   --->   Operation 44 'bitconcatenate' 'tmp_21' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_21 to i11" [../src/CNN_final.cpp:116]   --->   Operation 45 'zext' 'p_shl_cast' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_22 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_14, i1 false)" [../src/CNN_final.cpp:116]   --->   Operation 46 'bitconcatenate' 'tmp_22' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_22 to i11" [../src/CNN_final.cpp:116]   --->   Operation 47 'zext' 'p_shl1_cast' <Predicate = (!tmp_12)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.35ns)   --->   "%tmp_23 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:116]   --->   Operation 48 'sub' 'tmp_23' <Predicate = (!tmp_12)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.87ns)   --->   "br label %7" [../src/CNN_final.cpp:113]   --->   Operation 49 'br' <Predicate = (!tmp_12)> <Delay = 0.87>
ST_4 : Operation 50 [1/1] (1.35ns)   --->   "%tmp_13 = add i10 %l_1, 1" [../src/CNN_final.cpp:120]   --->   Operation 50 'add' 'tmp_13' <Predicate = (tmp_12)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str232, i32 %tmp_17)" [../src/CNN_final.cpp:122]   --->   Operation 51 'specregionend' 'empty_31' <Predicate = (tmp_12)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:106]   --->   Operation 52 'br' <Predicate = (tmp_12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%k_1 = phi i4 [ %k, %6 ], [ %tmp_20, %8 ]" [../src/CNN_final.cpp:117]   --->   Operation 53 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %6 ], [ %n_2, %8 ]"   --->   Operation 54 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%n_cast5 = zext i2 %n to i5" [../src/CNN_final.cpp:113]   --->   Operation 55 'zext' 'n_cast5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.50ns)   --->   "%tmp_16 = icmp eq i2 %n, -1" [../src/CNN_final.cpp:113]   --->   Operation 56 'icmp' 'tmp_16' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 57 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.85ns)   --->   "%n_2 = add i2 %n, 1" [../src/CNN_final.cpp:113]   --->   Operation 58 'add' 'n_2' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %9, label %8" [../src/CNN_final.cpp:113]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i4 %k_1 to i13" [../src/CNN_final.cpp:116]   --->   Operation 60 'zext' 'tmp_17_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.04ns)   --->   "%tmp_24 = mul i13 %tmp_17_cast, 784" [../src/CNN_final.cpp:116]   --->   Operation 61 'mul' 'tmp_24' <Predicate = (!tmp_16)> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (1.10ns)   --->   "%tmp_18 = add i5 %n_cast5, %j" [../src/CNN_final.cpp:116]   --->   Operation 62 'add' 'tmp_18' <Predicate = (!tmp_16)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i5 %tmp_18 to i11" [../src/CNN_final.cpp:116]   --->   Operation 63 'zext' 'tmp_19_cast' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.35ns)   --->   "%tmp_26 = add i11 %tmp_23, %tmp_19_cast" [../src/CNN_final.cpp:116]   --->   Operation 64 'add' 'tmp_26' <Predicate = (!tmp_16)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.01ns)   --->   "%tmp_20 = add i4 %k_1, 1" [../src/CNN_final.cpp:117]   --->   Operation 65 'add' 'tmp_20' <Predicate = (!tmp_16)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str434, i32 %tmp_19)" [../src/CNN_final.cpp:119]   --->   Operation 66 'specregionend' 'empty_30' <Predicate = (tmp_16)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %5" [../src/CNN_final.cpp:111]   --->   Operation 67 'br' <Predicate = (tmp_16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "%tmp_24 = mul i13 %tmp_17_cast, 784" [../src/CNN_final.cpp:116]   --->   Operation 68 'mul' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (2.70ns)   --->   "%tmp_25 = add i13 %tmp_24, %tmp_11_cast" [../src/CNN_final.cpp:116]   --->   Operation 69 'add' 'tmp_25' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i11 %tmp_26 to i64" [../src/CNN_final.cpp:116]   --->   Operation 70 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%square_image_V_addr = getelementptr [900 x i18]* %square_image_V, i64 0, i64 %tmp_28_cast" [../src/CNN_final.cpp:116]   --->   Operation 71 'getelementptr' 'square_image_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.26ns)   --->   "%square_image_V_load = load i18* %square_image_V_addr, align 4" [../src/CNN_final.cpp:116]   --->   Operation 72 'load' 'square_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 73 [1/2] (2.26ns)   --->   "%square_image_V_load = load i18* %square_image_V_addr, align 4" [../src/CNN_final.cpp:116]   --->   Operation 73 'load' 'square_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str535) nounwind" [../src/CNN_final.cpp:114]   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i13 %tmp_25 to i64" [../src/CNN_final.cpp:116]   --->   Operation 75 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%resampled_V_addr = getelementptr [7056 x i18]* %resampled_V, i64 0, i64 %tmp_27_cast" [../src/CNN_final.cpp:116]   --->   Operation 76 'getelementptr' 'resampled_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (2.26ns)   --->   "store i18 %square_image_V_load, i18* %resampled_V_addr, align 4" [../src/CNN_final.cpp:116]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br label %7" [../src/CNN_final.cpp:113]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ square_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resampled_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9          (br               ) [ 011111111]
i                   (phi              ) [ 001011111]
l                   (phi              ) [ 001111111]
tmp                 (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
i_2                 (add              ) [ 011111111]
StgValue_15         (br               ) [ 000000000]
StgValue_16         (specloopname     ) [ 000000000]
tmp_15              (specregionbegin  ) [ 000111111]
l_3                 (add              ) [ 011111111]
StgValue_19         (br               ) [ 001111111]
StgValue_20         (ret              ) [ 000000000]
j                   (phi              ) [ 000101111]
l_1                 (phi              ) [ 000111111]
tmp_s               (icmp             ) [ 001111111]
empty_27            (speclooptripcount) [ 000000000]
j_2                 (add              ) [ 001111111]
StgValue_26         (br               ) [ 000000000]
StgValue_27         (specloopname     ) [ 000000000]
tmp_17              (specregionbegin  ) [ 000011111]
tmp_11_cast         (zext             ) [ 000011111]
StgValue_30         (br               ) [ 001111111]
empty_32            (specregionend    ) [ 000000000]
StgValue_32         (br               ) [ 011111111]
k                   (phi              ) [ 000011111]
m                   (phi              ) [ 000010000]
m_cast6             (zext             ) [ 000000000]
tmp_12              (icmp             ) [ 001111111]
empty_28            (speclooptripcount) [ 000000000]
m_2                 (add              ) [ 001111111]
StgValue_39         (br               ) [ 000000000]
StgValue_40         (specloopname     ) [ 000000000]
tmp_19              (specregionbegin  ) [ 000001111]
k_3                 (add              ) [ 001111111]
tmp_14              (add              ) [ 000000000]
tmp_21              (bitconcatenate   ) [ 000000000]
p_shl_cast          (zext             ) [ 000000000]
tmp_22              (bitconcatenate   ) [ 000000000]
p_shl1_cast         (zext             ) [ 000000000]
tmp_23              (sub              ) [ 000001111]
StgValue_49         (br               ) [ 001111111]
tmp_13              (add              ) [ 001111111]
empty_31            (specregionend    ) [ 000000000]
StgValue_52         (br               ) [ 001111111]
k_1                 (phi              ) [ 000001000]
n                   (phi              ) [ 000001000]
n_cast5             (zext             ) [ 000000000]
tmp_16              (icmp             ) [ 001111111]
empty_29            (speclooptripcount) [ 000000000]
n_2                 (add              ) [ 001111111]
StgValue_59         (br               ) [ 000000000]
tmp_17_cast         (zext             ) [ 000000100]
tmp_18              (add              ) [ 000000000]
tmp_19_cast         (zext             ) [ 000000000]
tmp_26              (add              ) [ 000000100]
tmp_20              (add              ) [ 001111111]
empty_30            (specregionend    ) [ 000000000]
StgValue_67         (br               ) [ 001111111]
tmp_24              (mul              ) [ 000000000]
tmp_25              (add              ) [ 000000011]
tmp_28_cast         (sext             ) [ 000000000]
square_image_V_addr (getelementptr    ) [ 000000010]
square_image_V_load (load             ) [ 000000001]
StgValue_74         (specloopname     ) [ 000000000]
tmp_27_cast         (zext             ) [ 000000000]
resampled_V_addr    (getelementptr    ) [ 000000000]
StgValue_77         (store            ) [ 000000000]
StgValue_78         (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="square_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="square_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resampled_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resampled_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str434"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="square_image_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="11" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="square_image_V_addr/6 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="square_image_V_load/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="resampled_V_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="18" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="13" slack="0"/>
<pin id="75" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resampled_V_addr/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_77_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="1"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/8 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="1"/>
<pin id="86" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="l_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="1"/>
<pin id="98" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="l_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="j_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="l_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="l_1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="10" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="k_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="k_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="m_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="m_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_1_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="156" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="n_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="n_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="l_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_3/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_s_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="j_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_11_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="m_cast6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast6/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="m_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_14_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="2"/>
<pin id="234" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_21_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_22_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl1_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_23_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_13_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="n_cast5_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast5/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_16_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="n_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_17_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_18_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="2"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_19_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_26_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_20_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_28_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_27_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="2"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/8 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="13" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_24/5 tmp_25/6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="l_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="l_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="j_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_11_cast_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="3"/>
<pin id="352" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_11_cast "/>
</bind>
</comp>

<comp id="358" class="1005" name="m_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="k_3_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_23_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_13_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="1"/>
<pin id="375" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="381" class="1005" name="n_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_17_cast_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="1"/>
<pin id="388" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_26_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="1"/>
<pin id="393" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_20_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_25_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="2"/>
<pin id="403" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="406" class="1005" name="square_image_V_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="1"/>
<pin id="408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="square_image_V_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="square_image_V_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="18" slack="1"/>
<pin id="413" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="square_image_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="54" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="54" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="129"><net_src comp="96" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="163"><net_src comp="131" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="88" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="88" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="100" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="112" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="112" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="123" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="147" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="147" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="147" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="135" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="209" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="84" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="231" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="245" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="120" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="168" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="168" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="168" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="157" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="273" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="108" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="157" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="327"><net_src comp="289" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="335"><net_src comp="181" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="340"><net_src comp="187" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="348"><net_src comp="199" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="353"><net_src comp="205" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="361"><net_src comp="219" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="366"><net_src comp="225" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="371"><net_src comp="261" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="376"><net_src comp="267" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="384"><net_src comp="283" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="389"><net_src comp="289" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="394"><net_src comp="303" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="399"><net_src comp="308" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="404"><net_src comp="322" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="409"><net_src comp="58" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="414"><net_src comp="65" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resampled_V | {8 }
 - Input state : 
	Port: resample : square_image_V | {6 7 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_2 : 1
		StgValue_15 : 2
		l_3 : 1
	State 3
		tmp_s : 1
		j_2 : 1
		StgValue_26 : 2
		tmp_11_cast : 1
	State 4
		m_cast6 : 1
		tmp_12 : 1
		m_2 : 1
		StgValue_39 : 2
		k_3 : 1
		tmp_14 : 2
		tmp_21 : 3
		p_shl_cast : 4
		tmp_22 : 3
		p_shl1_cast : 4
		tmp_23 : 5
	State 5
		n_cast5 : 1
		tmp_16 : 1
		n_2 : 1
		StgValue_59 : 2
		tmp_17_cast : 1
		tmp_24 : 2
		tmp_18 : 2
		tmp_19_cast : 3
		tmp_26 : 4
		tmp_20 : 1
	State 6
		tmp_25 : 1
		square_image_V_addr : 1
		square_image_V_load : 2
	State 7
	State 8
		resampled_V_addr : 1
		StgValue_77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_2_fu_181     |    0    |    0    |    15   |
|          |     l_3_fu_187     |    0    |    0    |    17   |
|          |     j_2_fu_199     |    0    |    0    |    15   |
|          |     m_2_fu_219     |    0    |    0    |    10   |
|          |     k_3_fu_225     |    0    |    0    |    13   |
|    add   |    tmp_14_fu_231   |    0    |    0    |    15   |
|          |    tmp_13_fu_267   |    0    |    0    |    17   |
|          |     n_2_fu_283     |    0    |    0    |    10   |
|          |    tmp_18_fu_293   |    0    |    0    |    15   |
|          |    tmp_26_fu_303   |    0    |    0    |    18   |
|          |    tmp_20_fu_308   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_175     |    0    |    0    |    11   |
|   icmp   |    tmp_s_fu_193    |    0    |    0    |    11   |
|          |    tmp_12_fu_213   |    0    |    0    |    8    |
|          |    tmp_16_fu_277   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_23_fu_261   |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_322     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_11_cast_fu_205 |    0    |    0    |    0    |
|          |   m_cast6_fu_209   |    0    |    0    |    0    |
|          |  p_shl_cast_fu_245 |    0    |    0    |    0    |
|   zext   | p_shl1_cast_fu_257 |    0    |    0    |    0    |
|          |   n_cast5_fu_273   |    0    |    0    |    0    |
|          | tmp_17_cast_fu_289 |    0    |    0    |    0    |
|          | tmp_19_cast_fu_299 |    0    |    0    |    0    |
|          | tmp_27_cast_fu_318 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_21_fu_237   |    0    |    0    |    0    |
|          |    tmp_22_fu_249   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | tmp_28_cast_fu_314 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   213   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_2_reg_332        |    5   |
|          i_reg_84         |    5   |
|        j_2_reg_345        |    5   |
|         j_reg_108         |    5   |
|        k_1_reg_154        |    4   |
|        k_3_reg_363        |    4   |
|         k_reg_131         |    4   |
|        l_1_reg_120        |   10   |
|        l_3_reg_337        |   10   |
|          l_reg_96         |   10   |
|        m_2_reg_358        |    2   |
|         m_reg_143         |    2   |
|        n_2_reg_381        |    2   |
|         n_reg_164         |    2   |
|square_image_V_addr_reg_406|   10   |
|square_image_V_load_reg_411|   18   |
|    tmp_11_cast_reg_350    |   13   |
|       tmp_13_reg_373      |   10   |
|    tmp_17_cast_reg_386    |   13   |
|       tmp_20_reg_396      |    4   |
|       tmp_23_reg_368      |   11   |
|       tmp_25_reg_401      |   13   |
|       tmp_26_reg_391      |   11   |
+---------------------------+--------+
|           Total           |   173  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
|     i_reg_84     |  p0  |   2  |   5  |   10   ||    9    |
|     l_reg_96     |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_108    |  p0  |   2  |   5  |   10   ||    9    |
|     k_reg_131    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_322    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_322    |  p1  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   102  ||  6.104  ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   213  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   173  |   276  |
+-----------+--------+--------+--------+--------+
