Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 08 17:18:30 2018
| Host         : IFI-WORMBRIDGE running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pos_seg7_ctrl_timing_summary_routed.rpt -rpx pos_seg7_ctrl_timing_summary_routed.rpx
| Design       : pos_seg7_ctrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 95 register/latch pins with no clock driven by root clock pin: refclk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: RCU/cu_0/mclk_cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   1277.875        0.000                      0                    7        0.155        0.000                      0                    7      639.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
refclk      {0.000 5.000}          10.000          100.000         
  mclk_div  {0.000 640.000}        1280.000        0.781           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  mclk_div       1277.875        0.000                      0                    7        0.155        0.000                      0                    7      639.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk_div
  To Clock:  mclk_div

Setup :            0  Failing Endpoints,  Worst Slack     1277.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      639.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1277.875ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.747ns (41.458%)  route 1.055ns (58.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.419     2.072 r  RCU/cu_0/mclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.673     2.745    RCU/cu_0/mclk_cnt_reg_n_0_[1]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.328     3.073 r  RCU/cu_0/mclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.382     3.455    RCU/cu_0/plusOp[2]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)       -0.288  1281.330    RCU/cu_0/mclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1281.330    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                               1277.875    

Slack (MET) :             1278.228ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.642ns (35.401%)  route 1.172ns (64.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     2.171 r  RCU/cu_0/mclk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.172     3.343    RCU/cu_0/mclk_cnt_reg_n_0_[3]
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.467 r  RCU/cu_0/mclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.467    RCU/cu_0/plusOp[3]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.077  1281.695    RCU/cu_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1281.695    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                               1278.228    

Slack (MET) :             1278.243ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.668ns (36.314%)  route 1.172ns (63.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     2.171 r  RCU/cu_0/mclk_cnt_reg[3]/Q
                         net (fo=4, routed)           1.172     3.343    RCU/cu_0/mclk_cnt_reg_n_0_[3]
    SLICE_X50Y46         LUT5 (Prop_lut5_I4_O)        0.150     3.493 r  RCU/cu_0/mclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.493    RCU/cu_0/plusOp[4]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[4]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.118  1281.736    RCU/cu_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1281.736    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                               1278.243    

Slack (MET) :             1278.299ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.642ns (36.764%)  route 1.104ns (63.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     2.171 r  RCU/cu_0/mclk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.104     3.275    RCU/cu_0/mclk_cnt_reg_n_0_[5]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.399 r  RCU/cu_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.399    RCU/cu_0/plusOp[6]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[6]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.081  1281.699    RCU/cu_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                       1281.699    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                               1278.299    

Slack (MET) :             1278.366ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.773ns (46.082%)  route 0.904ns (53.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     2.131 r  RCU/cu_0/mclk_cnt_reg[4]/Q
                         net (fo=3, routed)           0.904     3.035    RCU/cu_0/mclk_cnt_reg_n_0_[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.295     3.330 r  RCU/cu_0/mclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.330    RCU/cu_0/plusOp[5]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[5]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.079  1281.697    RCU/cu_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                       1281.697    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                               1278.366    

Slack (MET) :             1278.408ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.419     2.072 r  RCU/cu_0/mclk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.886     2.958    RCU/cu_0/mclk_cnt_reg_n_0_[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.327     3.285 r  RCU/cu_0/mclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.285    RCU/cu_0/plusOp[1]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.075  1281.693    RCU/cu_0/mclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1281.693    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                               1278.408    

Slack (MET) :             1278.419ns  (required time - arrival time)
  Source:                 RCU/cu_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1280.000ns  (mclk_div rise@1280.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.580ns (36.836%)  route 0.995ns (63.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1281.479 - 1280.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.653     1.653    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.456     2.109 f  RCU/cu_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.995     3.104    RCU/cu_0/mclk_cnt_reg_n_0_[0]
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.228 r  RCU/cu_0/mclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.228    RCU/cu_0/plusOp[0]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                   1280.000  1280.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1280.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         1.479  1281.479    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
                         clock pessimism              0.174  1281.653    
                         clock uncertainty           -0.035  1281.618    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.029  1281.647    RCU/cu_0/mclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1281.647    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                               1278.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.110     0.807    RCU/cu_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.048     0.855 r  RCU/cu_0/mclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.855    RCU/cu_0/plusOp[4]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[4]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     0.700    RCU/cu_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.110     0.807    RCU/cu_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.852 r  RCU/cu_0/mclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.852    RCU/cu_0/plusOp[3]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[3]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     0.689    RCU/cu_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.162     0.859    RCU/cu_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  RCU/cu_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.904    RCU/cu_0/plusOp[6]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[6]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     0.690    RCU/cu_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.928%)  route 0.165ns (47.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.165     0.862    RCU/cu_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.907 r  RCU/cu_0/mclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.907    RCU/cu_0/plusOp[5]
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X50Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[5]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     0.690    RCU/cu_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.185ns (34.036%)  route 0.359ns (65.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.359     1.055    RCU/cu_0/mclk_cnt_reg_n_0_[0]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.044     1.099 r  RCU/cu_0/mclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.099    RCU/cu_0/plusOp[1]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[1]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.107     0.663    RCU/cu_0/mclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.157%)  route 0.359ns (65.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 f  RCU/cu_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.359     1.055    RCU/cu_0/mclk_cnt_reg_n_0_[0]
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.100 r  RCU/cu_0/mclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.100    RCU/cu_0/plusOp[0]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[0]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)         0.091     0.647    RCU/cu_0/mclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 RCU/cu_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Destination:            RCU/cu_0/mclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mclk_div  {rise@0.000ns fall@640.000ns period=1280.000ns})
  Path Group:             mclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk_div rise@0.000ns - mclk_div rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.190ns (39.282%)  route 0.294ns (60.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.556     0.556    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  RCU/cu_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.174     0.871    RCU/cu_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.049     0.920 r  RCU/cu_0/mclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.119     1.039    RCU/cu_0/plusOp[2]
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk_div rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  RCU/bufg_0/O
                         net (fo=102, routed)         0.823     0.823    RCU/cu_0/refclk
    SLICE_X51Y46         FDCE                                         r  RCU/cu_0/mclk_cnt_reg[2]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X51Y46         FDCE (Hold_fdce_C_D)        -0.002     0.554    RCU/cu_0/mclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.486    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk_div
Waveform(ns):       { 0.000 640.000 }
Period(ns):         1280.000
Sources:            { RCU/cu_0/refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         1280.000    1279.000   SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X51Y46  RCU/cu_0/mclk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         640.000     639.500    SLICE_X50Y46  RCU/cu_0/mclk_cnt_reg[4]/C



