Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov 28 01:59:12 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file hweval_montgomery_control_sets_placed.rpt
| Design       : hweval_montgomery
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2634 |          730 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            9 |
| Yes          | No                    | No                     |            1035 |          455 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6190 |         1860 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                       | montgomery_instance/multi/adder_B/genblk1[27].adder_i/resetn |                9 |             12 |         1.33 |
|  clk_IBUF_BUFG | montgomery_instance/multi/p_0_in                      | montgomery_instance/multi/adder_B/adder_0/start_reg          |               20 |             21 |         1.05 |
|  clk_IBUF_BUFG | montgomery_instance/multi/regC_sub[1026]_i_1_n_0      | montgomery_instance/multi/adder_B/adder_0/start_reg          |              339 |           1027 |         3.03 |
|  clk_IBUF_BUFG | montgomery_instance/multi/adder_B/next_state          | montgomery_instance/multi/adder_B/result[1027]_i_1_n_0       |              309 |           1028 |         3.33 |
|  clk_IBUF_BUFG | montgomery_instance/multi/adder_M/E[0]                | montgomery_instance/multi/adder_B/SR[0]                      |              313 |           1028 |         3.28 |
|  clk_IBUF_BUFG | montgomery_instance/multi/adder_B/start_reg_rep__7[0] |                                                              |              455 |           1035 |         2.27 |
|  clk_IBUF_BUFG | montgomery_instance/multi/adder_B/adder_0/regDone_reg | montgomery_instance/multi/adder_B/adder_0/start_reg          |              399 |           1038 |         2.60 |
|  clk_IBUF_BUFG | state[1]                                              | montgomery_instance/multi/adder_B/genblk1[27].adder_i/resetn |              480 |           2048 |         4.27 |
|  clk_IBUF_BUFG |                                                       |                                                              |              730 |           2634 |         3.61 |
+----------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


