#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a0b3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a1c8a0 .scope module, "tb" "tb" 3 109;
 .timescale -12 -12;
L_0x1a092b0 .functor NOT 1, L_0x1a7dd10, C4<0>, C4<0>, C4<0>;
L_0x1a7daa0 .functor XOR 1, L_0x1a7d960, L_0x1a7da00, C4<0>, C4<0>;
L_0x1a7dc00 .functor XOR 1, L_0x1a7daa0, L_0x1a7db60, C4<0>, C4<0>;
v0x1a69210_0 .net *"_ivl_10", 0 0, L_0x1a7db60;  1 drivers
v0x1a69310_0 .net *"_ivl_12", 0 0, L_0x1a7dc00;  1 drivers
v0x1a693f0_0 .net *"_ivl_2", 0 0, L_0x1a7d8c0;  1 drivers
v0x1a694b0_0 .net *"_ivl_4", 0 0, L_0x1a7d960;  1 drivers
v0x1a69590_0 .net *"_ivl_6", 0 0, L_0x1a7da00;  1 drivers
v0x1a696c0_0 .net *"_ivl_8", 0 0, L_0x1a7daa0;  1 drivers
v0x1a697a0_0 .var "clk", 0 0;
v0x1a69840_0 .net "in", 0 0, v0x1a642b0_0;  1 drivers
v0x1a698e0_0 .net "out_dut", 0 0, L_0x1a7d6e0;  1 drivers
v0x1a69980_0 .net "out_ref", 0 0, L_0x1a7a0b0;  1 drivers
v0x1a69a20_0 .net "reset", 0 0, v0x1a64380_0;  1 drivers
v0x1a69ac0_0 .var/2u "stats1", 159 0;
v0x1a69b60_0 .var/2u "strobe", 0 0;
v0x1a69c20_0 .net "tb_match", 0 0, L_0x1a7dd10;  1 drivers
v0x1a69cc0_0 .net "tb_mismatch", 0 0, L_0x1a092b0;  1 drivers
v0x1a69d60_0 .net "wavedrom_enable", 0 0, v0x1a64520_0;  1 drivers
v0x1a69e00_0 .net "wavedrom_title", 511 0, v0x1a64610_0;  1 drivers
L_0x1a7d8c0 .concat [ 1 0 0 0], L_0x1a7a0b0;
L_0x1a7d960 .concat [ 1 0 0 0], L_0x1a7a0b0;
L_0x1a7da00 .concat [ 1 0 0 0], L_0x1a7d6e0;
L_0x1a7db60 .concat [ 1 0 0 0], L_0x1a7a0b0;
L_0x1a7dd10 .cmp/eeq 1, L_0x1a7d8c0, L_0x1a7dc00;
S_0x1a26a70 .scope module, "good1" "reference_module" 3 150, 3 4 0, S_0x1a1c8a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
P_0x1a41020 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1a41060 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1a410a0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1a410e0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1a0f410_0 .net *"_ivl_0", 31 0, L_0x1a69f00;  1 drivers
L_0x7fccb07f0018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a0f600_0 .net *"_ivl_3", 29 0, L_0x7fccb07f0018;  1 drivers
L_0x7fccb07f0060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1a09320_0 .net/2u *"_ivl_4", 31 0, L_0x7fccb07f0060;  1 drivers
v0x1a095c0_0 .net "clk", 0 0, v0x1a697a0_0;  1 drivers
v0x1a09880_0 .net "in", 0 0, v0x1a642b0_0;  alias, 1 drivers
v0x1a0a080_0 .var "next", 1 0;
v0x1a0a540_0 .net "out", 0 0, L_0x1a7a0b0;  alias, 1 drivers
v0x1a63260_0 .net "reset", 0 0, v0x1a64380_0;  alias, 1 drivers
v0x1a63320_0 .var "state", 1 0;
E_0x1a19840 .event posedge, v0x1a095c0_0;
E_0x1a195e0 .event anyedge, v0x1a63320_0, v0x1a09880_0;
L_0x1a69f00 .concat [ 2 30 0 0], v0x1a63320_0, L_0x7fccb07f0018;
L_0x1a7a0b0 .cmp/eq 32, L_0x1a69f00, L_0x7fccb07f0060;
S_0x1a63510 .scope module, "stim1" "stimulus_gen" 3 145, 3 33 0, S_0x1a1c8a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x1a641e0_0 .net "clk", 0 0, v0x1a697a0_0;  alias, 1 drivers
v0x1a642b0_0 .var "in", 0 0;
v0x1a64380_0 .var "reset", 0 0;
v0x1a64480_0 .net "tb_match", 0 0, L_0x1a7dd10;  alias, 1 drivers
v0x1a64520_0 .var "wavedrom_enable", 0 0;
v0x1a64610_0 .var "wavedrom_title", 511 0;
E_0x1a019f0/0 .event negedge, v0x1a095c0_0;
E_0x1a019f0/1 .event posedge, v0x1a095c0_0;
E_0x1a019f0 .event/or E_0x1a019f0/0, E_0x1a019f0/1;
S_0x1a637b0 .scope task, "reset_test" "reset_test" 3 41, 3 41 0, S_0x1a63510;
 .timescale -12 -12;
v0x1a639f0_0 .var/2u "arfail", 0 0;
v0x1a63ad0_0 .var "async", 0 0;
v0x1a63b90_0 .var/2u "datafail", 0 0;
v0x1a63c30_0 .var/2u "srfail", 0 0;
E_0x1a460b0 .event negedge, v0x1a095c0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1a19840;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a19840;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1a460b0;
    %load/vec4 v0x1a64480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a63b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %wait E_0x1a19840;
    %load/vec4 v0x1a64480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a639f0_0, 0, 1;
    %wait E_0x1a19840;
    %load/vec4 v0x1a64480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1a63c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %load/vec4 v0x1a63c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 55 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1a639f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1a63ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1a63b90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1a63ad0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 57 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1a63cf0 .scope task, "wavedrom_start" "wavedrom_start" 3 68, 3 68 0, S_0x1a63510;
 .timescale -12 -12;
v0x1a63ef0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a63fd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 71, 3 71 0, S_0x1a63510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a64770 .scope module, "top_module1" "top_module" 3 156, 4 1 0, S_0x1a1c8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
L_0x1a094f0 .functor AND 1, L_0x1a7a240, L_0x1a7a480, C4<1>, C4<1>;
L_0x1a097b0 .functor AND 1, L_0x1a7a660, L_0x1a7a950, C4<1>, C4<1>;
L_0x1a09f30 .functor AND 1, L_0x1a7ab50, L_0x1a7ad80, C4<1>, C4<1>;
L_0x1a0a430 .functor AND 1, L_0x1a7af90, L_0x1a7b300, C4<1>, C4<1>;
L_0x1a7b470 .functor AND 1, L_0x1a7b5b0, L_0x1a7b950, C4<1>, C4<1>;
L_0x1a274e0 .functor AND 1, L_0x1a7bb60, L_0x1a7be00, C4<1>, C4<1>;
L_0x1a424f0 .functor AND 1, L_0x1a7c0f0, L_0x1a7bf70, C4<1>, C4<1>;
L_0x7fccb07f00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a64a30_0 .net/2u *"_ivl_0", 1 0, L_0x7fccb07f00a8;  1 drivers
v0x1a64b30_0 .net *"_ivl_10", 0 0, L_0x1a7a480;  1 drivers
v0x1a64bf0_0 .net *"_ivl_100", 31 0, L_0x1a7c1e0;  1 drivers
L_0x7fccb07f07b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a64ce0_0 .net *"_ivl_103", 30 0, L_0x7fccb07f07b0;  1 drivers
L_0x7fccb07f07f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a64dc0_0 .net/2u *"_ivl_104", 31 0, L_0x7fccb07f07f8;  1 drivers
v0x1a64ef0_0 .net *"_ivl_106", 0 0, L_0x1a7bf70;  1 drivers
v0x1a64fb0_0 .net *"_ivl_109", 0 0, L_0x1a424f0;  1 drivers
L_0x7fccb07f0840 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1a65070_0 .net/2u *"_ivl_110", 1 0, L_0x7fccb07f0840;  1 drivers
v0x1a65150_0 .net *"_ivl_112", 1 0, L_0x1a7c4f0;  1 drivers
v0x1a652c0_0 .net *"_ivl_114", 1 0, L_0x1a7c800;  1 drivers
v0x1a653a0_0 .net *"_ivl_116", 1 0, L_0x1a7c990;  1 drivers
v0x1a65480_0 .net *"_ivl_118", 1 0, L_0x1a7cbf0;  1 drivers
v0x1a65560_0 .net *"_ivl_120", 1 0, L_0x1a7cd80;  1 drivers
v0x1a65640_0 .net *"_ivl_122", 1 0, L_0x1a7cff0;  1 drivers
v0x1a65720_0 .net *"_ivl_124", 1 0, L_0x1a7d180;  1 drivers
L_0x7fccb07f0888 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1a65800_0 .net/2u *"_ivl_128", 1 0, L_0x7fccb07f0888;  1 drivers
v0x1a658e0_0 .net *"_ivl_13", 0 0, L_0x1a094f0;  1 drivers
v0x1a65ab0_0 .net *"_ivl_130", 0 0, L_0x1a7d4f0;  1 drivers
L_0x7fccb07f08d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a65b70_0 .net/2u *"_ivl_132", 0 0, L_0x7fccb07f08d0;  1 drivers
L_0x7fccb07f0918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a65c50_0 .net/2u *"_ivl_134", 0 0, L_0x7fccb07f0918;  1 drivers
L_0x7fccb07f0180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a65d30_0 .net/2u *"_ivl_14", 1 0, L_0x7fccb07f0180;  1 drivers
L_0x7fccb07f01c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a65e10_0 .net/2u *"_ivl_16", 1 0, L_0x7fccb07f01c8;  1 drivers
v0x1a65ef0_0 .net *"_ivl_18", 0 0, L_0x1a7a660;  1 drivers
v0x1a65fb0_0 .net *"_ivl_2", 0 0, L_0x1a7a240;  1 drivers
v0x1a66070_0 .net *"_ivl_20", 31 0, L_0x1a7a7d0;  1 drivers
L_0x7fccb07f0210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a66150_0 .net *"_ivl_23", 30 0, L_0x7fccb07f0210;  1 drivers
L_0x7fccb07f0258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a66230_0 .net/2u *"_ivl_24", 31 0, L_0x7fccb07f0258;  1 drivers
v0x1a66310_0 .net *"_ivl_26", 0 0, L_0x1a7a950;  1 drivers
v0x1a663d0_0 .net *"_ivl_29", 0 0, L_0x1a097b0;  1 drivers
L_0x7fccb07f02a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a66490_0 .net/2u *"_ivl_30", 1 0, L_0x7fccb07f02a0;  1 drivers
L_0x7fccb07f02e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a66570_0 .net/2u *"_ivl_32", 1 0, L_0x7fccb07f02e8;  1 drivers
v0x1a66650_0 .net *"_ivl_34", 0 0, L_0x1a7ab50;  1 drivers
v0x1a66710_0 .net *"_ivl_36", 31 0, L_0x1a7ac40;  1 drivers
L_0x7fccb07f0330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a66a00_0 .net *"_ivl_39", 30 0, L_0x7fccb07f0330;  1 drivers
v0x1a66ae0_0 .net *"_ivl_4", 31 0, L_0x1a7a360;  1 drivers
L_0x7fccb07f0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a66bc0_0 .net/2u *"_ivl_40", 31 0, L_0x7fccb07f0378;  1 drivers
v0x1a66ca0_0 .net *"_ivl_42", 0 0, L_0x1a7ad80;  1 drivers
v0x1a66d60_0 .net *"_ivl_45", 0 0, L_0x1a09f30;  1 drivers
L_0x7fccb07f03c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1a66e20_0 .net/2u *"_ivl_46", 1 0, L_0x7fccb07f03c0;  1 drivers
L_0x7fccb07f0408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1a66f00_0 .net/2u *"_ivl_48", 1 0, L_0x7fccb07f0408;  1 drivers
v0x1a66fe0_0 .net *"_ivl_50", 0 0, L_0x1a7af90;  1 drivers
v0x1a670a0_0 .net *"_ivl_52", 31 0, L_0x1a7b120;  1 drivers
L_0x7fccb07f0450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a67180_0 .net *"_ivl_55", 30 0, L_0x7fccb07f0450;  1 drivers
L_0x7fccb07f0498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a67260_0 .net/2u *"_ivl_56", 31 0, L_0x7fccb07f0498;  1 drivers
v0x1a67340_0 .net *"_ivl_58", 0 0, L_0x1a7b300;  1 drivers
v0x1a67400_0 .net *"_ivl_61", 0 0, L_0x1a0a430;  1 drivers
L_0x7fccb07f04e0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1a674c0_0 .net/2u *"_ivl_62", 1 0, L_0x7fccb07f04e0;  1 drivers
L_0x7fccb07f0528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1a675a0_0 .net/2u *"_ivl_64", 1 0, L_0x7fccb07f0528;  1 drivers
v0x1a67680_0 .net *"_ivl_66", 0 0, L_0x1a7b5b0;  1 drivers
v0x1a67740_0 .net *"_ivl_68", 31 0, L_0x1a7b6a0;  1 drivers
L_0x7fccb07f00f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a67820_0 .net *"_ivl_7", 30 0, L_0x7fccb07f00f0;  1 drivers
L_0x7fccb07f0570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a67900_0 .net *"_ivl_71", 30 0, L_0x7fccb07f0570;  1 drivers
L_0x7fccb07f05b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a679e0_0 .net/2u *"_ivl_72", 31 0, L_0x7fccb07f05b8;  1 drivers
v0x1a67ac0_0 .net *"_ivl_74", 0 0, L_0x1a7b950;  1 drivers
v0x1a67b80_0 .net *"_ivl_77", 0 0, L_0x1a7b470;  1 drivers
L_0x7fccb07f0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1a67c40_0 .net/2u *"_ivl_78", 1 0, L_0x7fccb07f0600;  1 drivers
L_0x7fccb07f0138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a67d20_0 .net/2u *"_ivl_8", 31 0, L_0x7fccb07f0138;  1 drivers
L_0x7fccb07f0648 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1a67e00_0 .net/2u *"_ivl_80", 1 0, L_0x7fccb07f0648;  1 drivers
v0x1a67ee0_0 .net *"_ivl_82", 0 0, L_0x1a7bb60;  1 drivers
v0x1a67fa0_0 .net *"_ivl_84", 31 0, L_0x1a7bce0;  1 drivers
L_0x7fccb07f0690 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a68080_0 .net *"_ivl_87", 30 0, L_0x7fccb07f0690;  1 drivers
L_0x7fccb07f06d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a68160_0 .net/2u *"_ivl_88", 31 0, L_0x7fccb07f06d8;  1 drivers
v0x1a68240_0 .net *"_ivl_90", 0 0, L_0x1a7be00;  1 drivers
v0x1a68300_0 .net *"_ivl_93", 0 0, L_0x1a274e0;  1 drivers
L_0x7fccb07f0720 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1a683c0_0 .net/2u *"_ivl_94", 1 0, L_0x7fccb07f0720;  1 drivers
L_0x7fccb07f0768 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1a688b0_0 .net/2u *"_ivl_96", 1 0, L_0x7fccb07f0768;  1 drivers
v0x1a68990_0 .net *"_ivl_98", 0 0, L_0x1a7c0f0;  1 drivers
v0x1a68a50_0 .net "clk", 0 0, v0x1a697a0_0;  alias, 1 drivers
v0x1a68af0_0 .net "in", 0 0, v0x1a642b0_0;  alias, 1 drivers
v0x1a68be0_0 .net "next_state", 0 0, L_0x1a7d400;  1 drivers
v0x1a68ca0_0 .net "out", 0 0, L_0x1a7d6e0;  alias, 1 drivers
v0x1a68d60_0 .net "reset", 0 0, v0x1a64380_0;  alias, 1 drivers
v0x1a68e50_0 .var "state", 1 0;
E_0x1a1a190 .event posedge, v0x1a63260_0, v0x1a095c0_0;
L_0x1a7a240 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f00a8;
L_0x1a7a360 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f00f0;
L_0x1a7a480 .cmp/eq 32, L_0x1a7a360, L_0x7fccb07f0138;
L_0x1a7a660 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f01c8;
L_0x1a7a7d0 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f0210;
L_0x1a7a950 .cmp/eq 32, L_0x1a7a7d0, L_0x7fccb07f0258;
L_0x1a7ab50 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f02e8;
L_0x1a7ac40 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f0330;
L_0x1a7ad80 .cmp/eq 32, L_0x1a7ac40, L_0x7fccb07f0378;
L_0x1a7af90 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f0408;
L_0x1a7b120 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f0450;
L_0x1a7b300 .cmp/eq 32, L_0x1a7b120, L_0x7fccb07f0498;
L_0x1a7b5b0 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f0528;
L_0x1a7b6a0 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f0570;
L_0x1a7b950 .cmp/eq 32, L_0x1a7b6a0, L_0x7fccb07f05b8;
L_0x1a7bb60 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f0648;
L_0x1a7bce0 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f0690;
L_0x1a7be00 .cmp/eq 32, L_0x1a7bce0, L_0x7fccb07f06d8;
L_0x1a7c0f0 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f0768;
L_0x1a7c1e0 .concat [ 1 31 0 0], v0x1a642b0_0, L_0x7fccb07f07b0;
L_0x1a7bf70 .cmp/eq 32, L_0x1a7c1e0, L_0x7fccb07f07f8;
L_0x1a7c4f0 .functor MUXZ 2, v0x1a68e50_0, L_0x7fccb07f0840, L_0x1a424f0, C4<>;
L_0x1a7c800 .functor MUXZ 2, L_0x1a7c4f0, L_0x7fccb07f0720, L_0x1a274e0, C4<>;
L_0x1a7c990 .functor MUXZ 2, L_0x1a7c800, L_0x7fccb07f0600, L_0x1a7b470, C4<>;
L_0x1a7cbf0 .functor MUXZ 2, L_0x1a7c990, L_0x7fccb07f04e0, L_0x1a0a430, C4<>;
L_0x1a7cd80 .functor MUXZ 2, L_0x1a7cbf0, L_0x7fccb07f03c0, L_0x1a09f30, C4<>;
L_0x1a7cff0 .functor MUXZ 2, L_0x1a7cd80, L_0x7fccb07f02a0, L_0x1a097b0, C4<>;
L_0x1a7d180 .functor MUXZ 2, L_0x1a7cff0, L_0x7fccb07f0180, L_0x1a094f0, C4<>;
L_0x1a7d400 .part L_0x1a7d180, 0, 1;
L_0x1a7d4f0 .cmp/eq 2, v0x1a68e50_0, L_0x7fccb07f0888;
L_0x1a7d6e0 .functor MUXZ 1, L_0x7fccb07f0918, L_0x7fccb07f08d0, L_0x1a7d4f0, C4<>;
S_0x1a68fb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 164, 3 164 0, S_0x1a1c8a0;
 .timescale -12 -12;
E_0x1a69190 .event anyedge, v0x1a69b60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a69b60_0;
    %nor/r;
    %assign/vec4 v0x1a69b60_0, 0;
    %wait E_0x1a69190;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a63510;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %wait E_0x1a460b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a64380_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a19840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %wait E_0x1a460b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a63fd0;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a019f0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1a642b0_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1a64380_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a26a70;
T_5 ;
Ewait_0 .event/or E_0x1a195e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1a63320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x1a09880_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x1a0a080_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x1a09880_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 2;
    %store/vec4 v0x1a0a080_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1a09880_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x1a0a080_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x1a09880_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %pad/s 2;
    %store/vec4 v0x1a0a080_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1a26a70;
T_6 ;
    %wait E_0x1a19840;
    %load/vec4 v0x1a63260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a63320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a0a080_0;
    %assign/vec4 v0x1a63320_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a64770;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a68e50_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x1a64770;
T_8 ;
    %wait E_0x1a1a190;
    %load/vec4 v0x1a68d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a68e50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1a68be0_0;
    %pad/u 2;
    %assign/vec4 v0x1a68e50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1a1c8a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a697a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a69b60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1a1c8a0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a697a0_0;
    %inv;
    %store/vec4 v0x1a697a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1a1c8a0;
T_11 ;
    %vpi_call/w 3 137 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 138 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a641e0_0, v0x1a69cc0_0, v0x1a697a0_0, v0x1a69840_0, v0x1a69a20_0, v0x1a69980_0, v0x1a698e0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1a1c8a0;
T_12 ;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 176 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 177 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 178 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1a1c8a0;
T_13 ;
    %wait E_0x1a019f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a69ac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a69ac0_0, 4, 32;
    %load/vec4 v0x1a69c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a69ac0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a69ac0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a69ac0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1a69980_0;
    %load/vec4 v0x1a69980_0;
    %load/vec4 v0x1a698e0_0;
    %xor;
    %load/vec4 v0x1a69980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a69ac0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1a69ac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a69ac0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3s/fsm3s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/fsm3s/iter0/response6/top_module.sv";
