

================================================================
== Vitis HLS Report for 'conv2d_2'
================================================================
* Date:           Sat Dec 23 20:35:01 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6997121|  6997121|  84.217 ms|  84.217 ms|  6997121|  6997121|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2_VITIS_LOOP_73_3   |  6997120|  6997120|        65|          -|          -|  107648|        no|
        | + VITIS_LOOP_78_4_VITIS_LOOP_81_5_VITIS_LOOP_84_6  |       41|       41|        10|          4|          1|       9|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln67 = br void" [../src/hls/cnn.cpp:67]   --->   Operation 35 'br' 'br_ln67' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten79 = phi i17 0, void %.lr.ph25, i17 %add_ln67, void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:67]   --->   Operation 36 'phi' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i6 1, void %.lr.ph25, i6 %select_ln67_2, void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:67]   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i12 0, void %.lr.ph25, i12 %select_ln70, void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:70]   --->   Operation 38 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ii = phi i6 1, void %.lr.ph25, i6 %ii_cast6_mid2, void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:67]   --->   Operation 39 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph25, i6 %add_ln73, void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:73]   --->   Operation 40 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%add_ln67 = add i17 %indvar_flatten79, i17 1" [../src/hls/cnn.cpp:67]   --->   Operation 41 'add' 'add_ln67' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [../src/hls/cnn.cpp:67]   --->   Operation 42 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%empty = mul i12 %i_cast, i12 58" [../src/hls/cnn.cpp:67]   --->   Operation 43 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ii_cast = zext i6 %ii" [../src/hls/cnn.cpp:67]   --->   Operation 44 'zext' 'ii_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.89ns)   --->   "%tmp = add i7 %ii_cast, i7 69" [../src/hls/cnn.cpp:67]   --->   Operation 45 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast = sext i7 %tmp" [../src/hls/cnn.cpp:67]   --->   Operation 46 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.96ns)   --->   "%mul4811 = add i12 %tmp_cast, i12 %empty" [../src/hls/cnn.cpp:67]   --->   Operation 47 'add' 'mul4811' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.88ns)   --->   "%icmp_ln67 = icmp_eq  i17 %indvar_flatten79, i17 107648" [../src/hls/cnn.cpp:67]   --->   Operation 48 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %._crit_edge21.loopexit, void %._crit_edge26.loopexit" [../src/hls/cnn.cpp:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln70 = icmp_eq  i12 %indvar_flatten50, i12 1856" [../src/hls/cnn.cpp:70]   --->   Operation 50 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.44ns)   --->   "%select_ln67 = select i1 %icmp_ln70, i6 1, i6 %ii" [../src/hls/cnn.cpp:67]   --->   Operation 51 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln67_1 = add i6 %i, i6 1" [../src/hls/cnn.cpp:67]   --->   Operation 52 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i6 %add_ln67_1" [../src/hls/cnn.cpp:67]   --->   Operation 53 'zext' 'i_cast_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%p_mid161 = mul i12 %i_cast_mid1, i12 58" [../src/hls/cnn.cpp:67]   --->   Operation 54 'mul' 'p_mid161' <Predicate = (!icmp_ln67)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%select_ln67_1 = select i1 %icmp_ln70, i12 %p_mid161, i12 %empty" [../src/hls/cnn.cpp:67]   --->   Operation 55 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.96ns)   --->   "%mul4811_mid171 = add i12 %p_mid161, i12 4038" [../src/hls/cnn.cpp:67]   --->   Operation 56 'add' 'mul4811_mid171' <Predicate = (!icmp_ln67)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln67)   --->   "%xor_ln67 = xor i1 %icmp_ln70, i1 1" [../src/hls/cnn.cpp:67]   --->   Operation 57 'xor' 'xor_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.87ns)   --->   "%icmp_ln73 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:73]   --->   Operation 58 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln67 = and i1 %icmp_ln73, i1 %xor_ln67" [../src/hls/cnn.cpp:67]   --->   Operation 59 'and' 'and_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln67_2 = select i1 %icmp_ln70, i6 %add_ln67_1, i6 %i" [../src/hls/cnn.cpp:67]   --->   Operation 60 'select' 'select_ln67_2' <Predicate = (!icmp_ln67)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln70 = add i6 %select_ln67, i6 1" [../src/hls/cnn.cpp:70]   --->   Operation 61 'add' 'add_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_75 = or i1 %and_ln67, i1 %icmp_ln70" [../src/hls/cnn.cpp:67]   --->   Operation 62 'or' 'empty_75' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_75, i6 0, i6 %iii" [../src/hls/cnn.cpp:67]   --->   Operation 63 'select' 'iii_mid2' <Predicate = (!icmp_ln67)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.44ns)   --->   "%ii_cast6_mid2 = select i1 %and_ln67, i6 %add_ln70, i6 %select_ln67" [../src/hls/cnn.cpp:67]   --->   Operation 64 'select' 'ii_cast6_mid2' <Predicate = (!icmp_ln67)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ii_cast_mid1 = zext i6 %add_ln70" [../src/hls/cnn.cpp:70]   --->   Operation 65 'zext' 'ii_cast_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %ii_cast_mid1, i7 69" [../src/hls/cnn.cpp:70]   --->   Operation 66 'add' 'tmp_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node mul4811_mid1)   --->   "%tmp_cast_mid1 = sext i7 %tmp_mid1" [../src/hls/cnn.cpp:70]   --->   Operation 67 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.96ns) (out node of the LUT)   --->   "%mul4811_mid1 = add i12 %tmp_cast_mid1, i12 %select_ln67_1" [../src/hls/cnn.cpp:70]   --->   Operation 68 'add' 'mul4811_mid1' <Predicate = (!icmp_ln67)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node empty_76)   --->   "%select_ln67_3 = select i1 %icmp_ln70, i12 %mul4811_mid171, i12 %mul4811" [../src/hls/cnn.cpp:67]   --->   Operation 69 'select' 'select_ln67_3' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.43ns) (out node of the LUT)   --->   "%empty_76 = select i1 %and_ln67, i12 %mul4811_mid1, i12 %select_ln67_3" [../src/hls/cnn.cpp:67]   --->   Operation 70 'select' 'empty_76' <Predicate = (!icmp_ln67)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 71 'zext' 'zext_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%layer_2_bias_addr = getelementptr i32 %layer_2_bias, i64 0, i64 %zext_ln73" [../src/hls/cnn.cpp:76]   --->   Operation 72 'getelementptr' 'layer_2_bias_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:76]   --->   Operation 73 'load' 'output_sum' <Predicate = (!icmp_ln67)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln110 = ret" [../src/hls/cnn.cpp:110]   --->   Operation 74 'ret' 'ret_ln110' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_70_2_VITIS_LOOP_73_3_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 107648, i64 107648, i64 107648"   --->   Operation 76 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_2_VITIS_LOOP_73_3_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ii_cast6_mid2_cast = zext i6 %ii_cast6_mid2" [../src/hls/cnn.cpp:67]   --->   Operation 78 'zext' 'ii_cast6_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%add52_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %empty_76, i5 0" [../src/hls/cnn.cpp:67]   --->   Operation 79 'bitconcatenate' 'add52_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 80 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:73]   --->   Operation 81 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hls/cnn.cpp:73]   --->   Operation 82 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (1.35ns)   --->   "%output_sum = load i5 %layer_2_bias_addr" [../src/hls/cnn.cpp:76]   --->   Operation 83 'load' 'output_sum' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 84 [1/1] (0.88ns)   --->   "%p_mid116 = add i6 %select_ln67_2, i6 63" [../src/hls/cnn.cpp:67]   --->   Operation 84 'add' 'p_mid116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl3_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid116, i6 0" [../src/hls/cnn.cpp:67]   --->   Operation 85 'bitconcatenate' 'p_shl3_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid116, i2 0" [../src/hls/cnn.cpp:67]   --->   Operation 86 'bitconcatenate' 'p_shl4_mid' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid130 = zext i8 %p_shl4_mid" [../src/hls/cnn.cpp:67]   --->   Operation 87 'zext' 'p_shl4_cast_mid130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.96ns)   --->   "%p_mid132 = sub i12 %p_shl3_mid, i12 %p_shl4_cast_mid130" [../src/hls/cnn.cpp:67]   --->   Operation 88 'sub' 'p_mid132' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.48ns)   --->   "%br_ln78 = br void" [../src/hls/cnn.cpp:78]   --->   Operation 89 'br' 'br_ln78' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.56>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i4 0, void %._crit_edge21.loopexit, i4 %add_ln78, void %.split4" [../src/hls/cnn.cpp:78]   --->   Operation 90 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%iv = phi i1 0, void %._crit_edge21.loopexit, i1 %select_ln78_1, void %.split4" [../src/hls/cnn.cpp:93]   --->   Operation 91 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge21.loopexit, i4 %select_ln81_4, void %.split4" [../src/hls/cnn.cpp:81]   --->   Operation 92 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge21.loopexit, i3 %select_ln81_3, void %.split4" [../src/hls/cnn.cpp:81]   --->   Operation 93 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge21.loopexit, i3 %add_ln93, void %.split4" [../src/hls/cnn.cpp:93]   --->   Operation 94 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%add4115 = phi i32 %output_sum, void %._crit_edge21.loopexit, i32 %add, void %.split4"   --->   Operation 95 'phi' 'add4115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.86ns)   --->   "%add_ln78 = add i4 %indvar_flatten42, i4 1" [../src/hls/cnn.cpp:78]   --->   Operation 96 'add' 'add_ln78' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i3 %v" [../src/hls/cnn.cpp:81]   --->   Operation 97 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.88ns)   --->   "%empty_68 = add i6 %sext_ln81, i6 %select_ln67_2" [../src/hls/cnn.cpp:81]   --->   Operation 98 'add' 'empty_68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.74ns)   --->   "%indvars_iv_next37 = add i3 %v, i3 1" [../src/hls/cnn.cpp:81]   --->   Operation 99 'add' 'indvars_iv_next37' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast = zext i3 %indvars_iv_next37" [../src/hls/cnn.cpp:81]   --->   Operation 100 'zext' 'indvars_iv_next37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_68, i6 0" [../src/hls/cnn.cpp:81]   --->   Operation 101 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_68, i2 0" [../src/hls/cnn.cpp:81]   --->   Operation 102 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %p_shl4" [../src/hls/cnn.cpp:81]   --->   Operation 103 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.96ns)   --->   "%empty_69 = sub i12 %p_shl3, i12 %p_shl4_cast" [../src/hls/cnn.cpp:81]   --->   Operation 104 'sub' 'empty_69' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_70 = trunc i3 %indvars_iv_next37" [../src/hls/cnn.cpp:81]   --->   Operation 105 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_70, i2 0" [../src/hls/cnn.cpp:81]   --->   Operation 106 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.86ns)   --->   "%sub_ln92 = sub i4 %p_shl, i4 %indvars_iv_next37_cast" [../src/hls/cnn.cpp:92]   --->   Operation 107 'sub' 'sub_ln92' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 108 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.88ns)   --->   "%icmp_ln78 = icmp_eq  i4 %indvar_flatten42, i4 9" [../src/hls/cnn.cpp:78]   --->   Operation 109 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:78]   --->   Operation 110 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:81]   --->   Operation 111 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln78 = select i1 %icmp_ln81, i3 7, i3 %v" [../src/hls/cnn.cpp:78]   --->   Operation 112 'select' 'select_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.33ns)   --->   "%xor_ln93 = xor i1 %iv, i1 1" [../src/hls/cnn.cpp:93]   --->   Operation 113 'xor' 'xor_ln93' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.26ns)   --->   "%select_ln78_1 = select i1 %icmp_ln81, i1 %xor_ln93, i1 %iv" [../src/hls/cnn.cpp:78]   --->   Operation 114 'select' 'select_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %select_ln78_1" [../src/hls/cnn.cpp:78]   --->   Operation 115 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.26ns)   --->   "%select_ln78_2 = select i1 %icmp_ln81, i1 %iv, i1 %xor_ln93" [../src/hls/cnn.cpp:78]   --->   Operation 116 'select' 'select_ln78_2' <Predicate = (!icmp_ln78)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i1 %select_ln78_2" [../src/hls/cnn.cpp:78]   --->   Operation 117 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_1)   --->   "%select_ln78_3 = select i1 %icmp_ln81, i4 0, i4 %sub_ln92" [../src/hls/cnn.cpp:78]   --->   Operation 118 'select' 'select_ln78_3' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln81_2)   --->   "%select_ln78_4 = select i1 %icmp_ln81, i12 %p_mid132, i12 %empty_69" [../src/hls/cnn.cpp:78]   --->   Operation 119 'select' 'select_ln78_4' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln78)   --->   "%xor_ln78 = xor i1 %icmp_ln81, i1 1" [../src/hls/cnn.cpp:78]   --->   Operation 120 'xor' 'xor_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:84]   --->   Operation 121 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln78 = and i1 %icmp_ln84, i1 %xor_ln78" [../src/hls/cnn.cpp:78]   --->   Operation 122 'and' 'and_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.74ns)   --->   "%indvars_iv_next37_dup = add i3 %select_ln78, i3 1" [../src/hls/cnn.cpp:78]   --->   Operation 123 'add' 'indvars_iv_next37_dup' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln81)   --->   "%or_ln81 = or i1 %and_ln78, i1 %icmp_ln81" [../src/hls/cnn.cpp:81]   --->   Operation 124 'or' 'or_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln81 = select i1 %or_ln81, i3 7, i3 %vi" [../src/hls/cnn.cpp:81]   --->   Operation 125 'select' 'select_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i3 %indvars_iv_next37_dup" [../src/hls/cnn.cpp:81]   --->   Operation 126 'sext' 'sext_ln81_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.88ns)   --->   "%p_mid1 = add i6 %sext_ln81_1, i6 %select_ln67_2" [../src/hls/cnn.cpp:81]   --->   Operation 127 'add' 'p_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.74ns)   --->   "%indvars_iv_next37_mid1 = add i3 %select_ln78, i3 2" [../src/hls/cnn.cpp:78]   --->   Operation 128 'add' 'indvars_iv_next37_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%indvars_iv_next37_cast_mid1 = zext i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:78]   --->   Operation 129 'zext' 'indvars_iv_next37_cast_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %p_mid1, i6 0" [../src/hls/cnn.cpp:81]   --->   Operation 130 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid1, i2 0" [../src/hls/cnn.cpp:81]   --->   Operation 131 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl4_cast_mid1 = zext i8 %p_shl4_mid1" [../src/hls/cnn.cpp:81]   --->   Operation 132 'zext' 'p_shl4_cast_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.96ns)   --->   "%p_mid13 = sub i12 %p_shl3_mid1, i12 %p_shl4_cast_mid1" [../src/hls/cnn.cpp:81]   --->   Operation 133 'sub' 'p_mid13' <Predicate = (!icmp_ln78)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%empty_72 = trunc i3 %indvars_iv_next37_mid1" [../src/hls/cnn.cpp:78]   --->   Operation 134 'trunc' 'empty_72' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_72, i2 0" [../src/hls/cnn.cpp:78]   --->   Operation 135 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.86ns)   --->   "%sub_ln92_1 = sub i4 %p_shl_mid1, i4 %indvars_iv_next37_cast_mid1" [../src/hls/cnn.cpp:92]   --->   Operation 136 'sub' 'sub_ln92_1' <Predicate = (!icmp_ln78)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln81_1 = select i1 %and_ln78, i4 %sub_ln92_1, i4 %select_ln78_3" [../src/hls/cnn.cpp:81]   --->   Operation 137 'select' 'select_ln81_1' <Predicate = (!icmp_ln78)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln81_2 = select i1 %and_ln78, i12 %p_mid13, i12 %select_ln78_4" [../src/hls/cnn.cpp:81]   --->   Operation 138 'select' 'select_ln81_2' <Predicate = (!icmp_ln78)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81 = add i12 %select_ln81_2, i12 %ii_cast6_mid2_cast" [../src/hls/cnn.cpp:81]   --->   Operation 139 'add' 'add_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln81_3 = select i1 %and_ln78, i3 %indvars_iv_next37_dup, i3 %select_ln78" [../src/hls/cnn.cpp:81]   --->   Operation 140 'select' 'select_ln81_3' <Predicate = (!icmp_ln78)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%empty_73 = trunc i3 %select_ln81" [../src/hls/cnn.cpp:81]   --->   Operation 141 'trunc' 'empty_73' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.62ns)   --->   "%add_ln88 = add i2 %empty_73, i2 %zext_ln78" [../src/hls/cnn.cpp:88]   --->   Operation 142 'add' 'add_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i2 %add_ln88" [../src/hls/cnn.cpp:88]   --->   Operation 143 'sext' 'sext_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i12 %sext_ln88, i12 %add_ln81" [../src/hls/cnn.cpp:88]   --->   Operation 144 'add' 'add_ln88_1' <Predicate = (!icmp_ln78)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i12 %add_ln88_1" [../src/hls/cnn.cpp:88]   --->   Operation 145 'zext' 'zext_ln88' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln88" [../src/hls/cnn.cpp:88]   --->   Operation 146 'getelementptr' 'input_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:88]   --->   Operation 147 'load' 'input_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i2 %empty_73" [../src/hls/cnn.cpp:93]   --->   Operation 148 'sext' 'sext_ln93' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_1 = add i4 %sext_ln93, i4 %select_ln81_1" [../src/hls/cnn.cpp:93]   --->   Operation 149 'add' 'add_ln93_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 150 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln93_2 = add i4 %zext_ln78_1, i4 %add_ln93_1" [../src/hls/cnn.cpp:93]   --->   Operation 150 'add' 'add_ln93_2' <Predicate = (!icmp_ln78)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln93_2, i5 0" [../src/hls/cnn.cpp:93]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.92ns)   --->   "%add_ln92 = add i9 %shl_ln, i9 %zext_ln73_1" [../src/hls/cnn.cpp:92]   --->   Operation 152 'add' 'add_ln92' <Predicate = (!icmp_ln78)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i9 %add_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 153 'zext' 'zext_ln92' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%layer_2_weights_addr = getelementptr i32 %layer_2_weights, i64 0, i64 %zext_ln92" [../src/hls/cnn.cpp:92]   --->   Operation 154 'getelementptr' 'layer_2_weights_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:92]   --->   Operation 155 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_4 : Operation 156 [1/1] (0.86ns)   --->   "%add_ln81_1 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:81]   --->   Operation 156 'add' 'add_ln81_1' <Predicate = (!icmp_ln78)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 157 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:88]   --->   Operation 157 'load' 'input_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 158 [1/2] (1.35ns)   --->   "%layer_2_weights_load = load i9 %layer_2_weights_addr" [../src/hls/cnn.cpp:92]   --->   Operation 158 'load' 'layer_2_weights_load' <Predicate = (!icmp_ln78)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 288> <ROM>
ST_5 : Operation 159 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 159 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 160 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 160 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 161 [1/1] (0.74ns)   --->   "%add_ln93 = add i3 %select_ln81, i3 1" [../src/hls/cnn.cpp:93]   --->   Operation 161 'add' 'add_ln93' <Predicate = (!icmp_ln78)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 162 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.45ns)   --->   "%select_ln81_4 = select i1 %icmp_ln81, i4 1, i4 %add_ln81_1" [../src/hls/cnn.cpp:81]   --->   Operation 163 'select' 'select_ln81_4' <Predicate = (!icmp_ln78)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 164 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_2_weights_load" [../src/hls/cnn.cpp:90]   --->   Operation 164 'fmul' 'mul' <Predicate = (!icmp_ln78)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 165 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 165 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 166 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 166 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 167 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 167 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 168 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 168 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_4_VITIS_LOOP_81_5_VITIS_LOOP_84_6_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 170 'speclooptripcount' 'empty_71' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 171 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_5_VITIS_LOOP_84_6_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 173 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/hls/cnn.cpp:84]   --->   Operation 174 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 175 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4115, i32 %mul" [../src/hls/cnn.cpp:86]   --->   Operation 175 'fadd' 'add' <Predicate = (!icmp_ln78)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 2.58>
ST_14 : Operation 177 [1/1] (1.02ns)   --->   "%add_ln103 = add i17 %zext_ln73_2, i17 %add52_mid2" [../src/hls/cnn.cpp:103]   --->   Operation 177 'add' 'add_ln103' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i17 %add_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 178 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i35 %zext_ln103_1, i35 159594" [../src/hls/cnn.cpp:103]   --->   Operation 179 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 180 [21/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 180 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 1.55>
ST_15 : Operation 181 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i35 %zext_ln103_1, i35 159594" [../src/hls/cnn.cpp:103]   --->   Operation 181 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 182 [20/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 182 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 1.55>
ST_16 : Operation 183 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln103 = mul i35 %zext_ln103_1, i35 159594" [../src/hls/cnn.cpp:103]   --->   Operation 183 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 184 [19/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 184 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 3.34>
ST_17 : Operation 185 [2/2] (3.34ns)   --->   "%tmp_39 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 185 'fcmp' 'tmp_39' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln103 = mul i35 %zext_ln103_1, i35 159594" [../src/hls/cnn.cpp:103]   --->   Operation 186 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i6 @_ssdm_op_PartSelect.i6.i35.i32.i32, i35 %mul_ln103, i32 28, i32 33" [../src/hls/cnn.cpp:103]   --->   Operation 187 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [18/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 188 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 3.87>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 189 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 191 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 192 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.97ns)   --->   "%icmp_ln49_4 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 193 'icmp' 'icmp_ln49_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%or_ln49 = or i1 %icmp_ln49_4, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 194 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/2] (3.34ns)   --->   "%tmp_39 = fcmp_olt  i32 %add4115, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 195 'fcmp' 'tmp_39' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node output_sum_1)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_39" [../src/hls/cnn.cpp:49]   --->   Operation 196 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (0.52ns) (out node of the LUT)   --->   "%output_sum_1 = select i1 %and_ln49, i32 0, i32 %add4115" [../src/hls/cnn.cpp:49]   --->   Operation 197 'select' 'output_sum_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 198 [17/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 198 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 1.55>
ST_19 : Operation 199 [16/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 199 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 1.55>
ST_20 : Operation 200 [15/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 200 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 1.55>
ST_21 : Operation 201 [14/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 201 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 1.55>
ST_22 : Operation 202 [13/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 202 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 1.55>
ST_23 : Operation 203 [12/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 203 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 1.55>
ST_24 : Operation 204 [11/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 204 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 1.55>
ST_25 : Operation 205 [10/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 205 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 16> <Delay = 1.55>
ST_26 : Operation 206 [9/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 206 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 1.55>
ST_27 : Operation 207 [8/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 207 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 1.55>
ST_28 : Operation 208 [7/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 208 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 19> <Delay = 1.55>
ST_29 : Operation 209 [6/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 209 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 20> <Delay = 1.55>
ST_30 : Operation 210 [5/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 210 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 21> <Delay = 1.55>
ST_31 : Operation 211 [4/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 211 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 22> <Delay = 1.55>
ST_32 : Operation 212 [3/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 212 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 23> <Delay = 1.55>
ST_33 : Operation 213 [2/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 213 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 2.90>
ST_34 : Operation 214 [1/21] (1.55ns)   --->   "%urem_ln103 = urem i17 %add_ln103, i17 1682" [../src/hls/cnn.cpp:103]   --->   Operation 214 'urem' 'urem_ln103' <Predicate = true> <Delay = 1.55> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 20> <II = 17> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i17 %urem_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 215 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 216 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 217 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 218 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 219 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 220 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 221 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 222 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 223 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 224 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 224 'getelementptr' 'output_8_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 225 'getelementptr' 'output_9_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 226 'getelementptr' 'output_10_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 227 'getelementptr' 'output_11_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 228 'getelementptr' 'output_12_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 229 'getelementptr' 'output_13_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 230 'getelementptr' 'output_14_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 231 'getelementptr' 'output_15_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 232 'getelementptr' 'output_16_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 233 'getelementptr' 'output_17_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 234 'getelementptr' 'output_18_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 235 'getelementptr' 'output_19_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 236 'getelementptr' 'output_20_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 237 'getelementptr' 'output_21_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 238 'getelementptr' 'output_22_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 239 'getelementptr' 'output_23_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 240 'getelementptr' 'output_24_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 241 'getelementptr' 'output_25_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 242 'getelementptr' 'output_26_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 243 'getelementptr' 'output_27_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 244 'getelementptr' 'output_28_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 245 'getelementptr' 'output_29_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 246 'getelementptr' 'output_30_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 247 'getelementptr' 'output_31_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%output_32_addr = getelementptr i32 %output_32, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 248 'getelementptr' 'output_32_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%output_33_addr = getelementptr i32 %output_33, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 249 'getelementptr' 'output_33_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%output_34_addr = getelementptr i32 %output_34, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 250 'getelementptr' 'output_34_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns)   --->   "%output_35_addr = getelementptr i32 %output_35, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 251 'getelementptr' 'output_35_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%output_36_addr = getelementptr i32 %output_36, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 252 'getelementptr' 'output_36_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%output_37_addr = getelementptr i32 %output_37, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 253 'getelementptr' 'output_37_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%output_38_addr = getelementptr i32 %output_38, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 254 'getelementptr' 'output_38_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%output_39_addr = getelementptr i32 %output_39, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 255 'getelementptr' 'output_39_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%output_40_addr = getelementptr i32 %output_40, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 256 'getelementptr' 'output_40_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%output_41_addr = getelementptr i32 %output_41, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 257 'getelementptr' 'output_41_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%output_42_addr = getelementptr i32 %output_42, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 258 'getelementptr' 'output_42_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (0.00ns)   --->   "%output_43_addr = getelementptr i32 %output_43, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 259 'getelementptr' 'output_43_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%output_44_addr = getelementptr i32 %output_44, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 260 'getelementptr' 'output_44_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%output_45_addr = getelementptr i32 %output_45, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 261 'getelementptr' 'output_45_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%output_46_addr = getelementptr i32 %output_46, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 262 'getelementptr' 'output_46_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%output_47_addr = getelementptr i32 %output_47, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 263 'getelementptr' 'output_47_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%output_48_addr = getelementptr i32 %output_48, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 264 'getelementptr' 'output_48_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "%output_49_addr = getelementptr i32 %output_49, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 265 'getelementptr' 'output_49_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%output_50_addr = getelementptr i32 %output_50, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 266 'getelementptr' 'output_50_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%output_51_addr = getelementptr i32 %output_51, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 267 'getelementptr' 'output_51_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%output_52_addr = getelementptr i32 %output_52, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 268 'getelementptr' 'output_52_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.00ns)   --->   "%output_53_addr = getelementptr i32 %output_53, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 269 'getelementptr' 'output_53_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "%output_54_addr = getelementptr i32 %output_54, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 270 'getelementptr' 'output_54_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 271 [1/1] (0.00ns)   --->   "%output_55_addr = getelementptr i32 %output_55, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 271 'getelementptr' 'output_55_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 272 [1/1] (0.00ns)   --->   "%output_56_addr = getelementptr i32 %output_56, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 272 'getelementptr' 'output_56_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 273 [1/1] (0.00ns)   --->   "%output_57_addr = getelementptr i32 %output_57, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 273 'getelementptr' 'output_57_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns)   --->   "%output_58_addr = getelementptr i32 %output_58, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 274 'getelementptr' 'output_58_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 275 [1/1] (0.00ns)   --->   "%output_59_addr = getelementptr i32 %output_59, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 275 'getelementptr' 'output_59_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (0.00ns)   --->   "%output_60_addr = getelementptr i32 %output_60, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 276 'getelementptr' 'output_60_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (0.00ns)   --->   "%output_61_addr = getelementptr i32 %output_61, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 277 'getelementptr' 'output_61_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns)   --->   "%output_62_addr = getelementptr i32 %output_62, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 278 'getelementptr' 'output_62_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "%output_63_addr = getelementptr i32 %output_63, i64 0, i64 %zext_ln103" [../src/hls/cnn.cpp:103]   --->   Operation 279 'getelementptr' 'output_63_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 280 [1/1] (0.85ns)   --->   "%switch_ln106 = switch i6 %trunc_ln7, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [../src/hls/cnn.cpp:106]   --->   Operation 280 'switch' 'switch_ln106' <Predicate = true> <Delay = 0.85>
ST_34 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_62_addr" [../src/hls/cnn.cpp:106]   --->   Operation 281 'store' 'store_ln106' <Predicate = (trunc_ln7 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 282 'br' 'br_ln106' <Predicate = (trunc_ln7 == 62)> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_61_addr" [../src/hls/cnn.cpp:106]   --->   Operation 283 'store' 'store_ln106' <Predicate = (trunc_ln7 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 284 'br' 'br_ln106' <Predicate = (trunc_ln7 == 61)> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_60_addr" [../src/hls/cnn.cpp:106]   --->   Operation 285 'store' 'store_ln106' <Predicate = (trunc_ln7 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 286 'br' 'br_ln106' <Predicate = (trunc_ln7 == 60)> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_59_addr" [../src/hls/cnn.cpp:106]   --->   Operation 287 'store' 'store_ln106' <Predicate = (trunc_ln7 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 288 'br' 'br_ln106' <Predicate = (trunc_ln7 == 59)> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_58_addr" [../src/hls/cnn.cpp:106]   --->   Operation 289 'store' 'store_ln106' <Predicate = (trunc_ln7 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 290 'br' 'br_ln106' <Predicate = (trunc_ln7 == 58)> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_57_addr" [../src/hls/cnn.cpp:106]   --->   Operation 291 'store' 'store_ln106' <Predicate = (trunc_ln7 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 292 'br' 'br_ln106' <Predicate = (trunc_ln7 == 57)> <Delay = 0.00>
ST_34 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_56_addr" [../src/hls/cnn.cpp:106]   --->   Operation 293 'store' 'store_ln106' <Predicate = (trunc_ln7 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 294 'br' 'br_ln106' <Predicate = (trunc_ln7 == 56)> <Delay = 0.00>
ST_34 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_55_addr" [../src/hls/cnn.cpp:106]   --->   Operation 295 'store' 'store_ln106' <Predicate = (trunc_ln7 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 296 'br' 'br_ln106' <Predicate = (trunc_ln7 == 55)> <Delay = 0.00>
ST_34 : Operation 297 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_54_addr" [../src/hls/cnn.cpp:106]   --->   Operation 297 'store' 'store_ln106' <Predicate = (trunc_ln7 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 298 'br' 'br_ln106' <Predicate = (trunc_ln7 == 54)> <Delay = 0.00>
ST_34 : Operation 299 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_53_addr" [../src/hls/cnn.cpp:106]   --->   Operation 299 'store' 'store_ln106' <Predicate = (trunc_ln7 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 300 'br' 'br_ln106' <Predicate = (trunc_ln7 == 53)> <Delay = 0.00>
ST_34 : Operation 301 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_52_addr" [../src/hls/cnn.cpp:106]   --->   Operation 301 'store' 'store_ln106' <Predicate = (trunc_ln7 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 302 'br' 'br_ln106' <Predicate = (trunc_ln7 == 52)> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_51_addr" [../src/hls/cnn.cpp:106]   --->   Operation 303 'store' 'store_ln106' <Predicate = (trunc_ln7 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 304 'br' 'br_ln106' <Predicate = (trunc_ln7 == 51)> <Delay = 0.00>
ST_34 : Operation 305 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_50_addr" [../src/hls/cnn.cpp:106]   --->   Operation 305 'store' 'store_ln106' <Predicate = (trunc_ln7 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 306 'br' 'br_ln106' <Predicate = (trunc_ln7 == 50)> <Delay = 0.00>
ST_34 : Operation 307 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_49_addr" [../src/hls/cnn.cpp:106]   --->   Operation 307 'store' 'store_ln106' <Predicate = (trunc_ln7 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 308 'br' 'br_ln106' <Predicate = (trunc_ln7 == 49)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_48_addr" [../src/hls/cnn.cpp:106]   --->   Operation 309 'store' 'store_ln106' <Predicate = (trunc_ln7 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 310 'br' 'br_ln106' <Predicate = (trunc_ln7 == 48)> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_47_addr" [../src/hls/cnn.cpp:106]   --->   Operation 311 'store' 'store_ln106' <Predicate = (trunc_ln7 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 312 'br' 'br_ln106' <Predicate = (trunc_ln7 == 47)> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_46_addr" [../src/hls/cnn.cpp:106]   --->   Operation 313 'store' 'store_ln106' <Predicate = (trunc_ln7 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 314 'br' 'br_ln106' <Predicate = (trunc_ln7 == 46)> <Delay = 0.00>
ST_34 : Operation 315 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_45_addr" [../src/hls/cnn.cpp:106]   --->   Operation 315 'store' 'store_ln106' <Predicate = (trunc_ln7 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 316 'br' 'br_ln106' <Predicate = (trunc_ln7 == 45)> <Delay = 0.00>
ST_34 : Operation 317 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_44_addr" [../src/hls/cnn.cpp:106]   --->   Operation 317 'store' 'store_ln106' <Predicate = (trunc_ln7 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 318 'br' 'br_ln106' <Predicate = (trunc_ln7 == 44)> <Delay = 0.00>
ST_34 : Operation 319 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_43_addr" [../src/hls/cnn.cpp:106]   --->   Operation 319 'store' 'store_ln106' <Predicate = (trunc_ln7 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 320 'br' 'br_ln106' <Predicate = (trunc_ln7 == 43)> <Delay = 0.00>
ST_34 : Operation 321 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_42_addr" [../src/hls/cnn.cpp:106]   --->   Operation 321 'store' 'store_ln106' <Predicate = (trunc_ln7 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 322 'br' 'br_ln106' <Predicate = (trunc_ln7 == 42)> <Delay = 0.00>
ST_34 : Operation 323 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_41_addr" [../src/hls/cnn.cpp:106]   --->   Operation 323 'store' 'store_ln106' <Predicate = (trunc_ln7 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 324 'br' 'br_ln106' <Predicate = (trunc_ln7 == 41)> <Delay = 0.00>
ST_34 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_40_addr" [../src/hls/cnn.cpp:106]   --->   Operation 325 'store' 'store_ln106' <Predicate = (trunc_ln7 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 326 'br' 'br_ln106' <Predicate = (trunc_ln7 == 40)> <Delay = 0.00>
ST_34 : Operation 327 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_39_addr" [../src/hls/cnn.cpp:106]   --->   Operation 327 'store' 'store_ln106' <Predicate = (trunc_ln7 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 328 'br' 'br_ln106' <Predicate = (trunc_ln7 == 39)> <Delay = 0.00>
ST_34 : Operation 329 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_38_addr" [../src/hls/cnn.cpp:106]   --->   Operation 329 'store' 'store_ln106' <Predicate = (trunc_ln7 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 330 'br' 'br_ln106' <Predicate = (trunc_ln7 == 38)> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_37_addr" [../src/hls/cnn.cpp:106]   --->   Operation 331 'store' 'store_ln106' <Predicate = (trunc_ln7 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 332 'br' 'br_ln106' <Predicate = (trunc_ln7 == 37)> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_36_addr" [../src/hls/cnn.cpp:106]   --->   Operation 333 'store' 'store_ln106' <Predicate = (trunc_ln7 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 334 'br' 'br_ln106' <Predicate = (trunc_ln7 == 36)> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_35_addr" [../src/hls/cnn.cpp:106]   --->   Operation 335 'store' 'store_ln106' <Predicate = (trunc_ln7 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 336 'br' 'br_ln106' <Predicate = (trunc_ln7 == 35)> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_34_addr" [../src/hls/cnn.cpp:106]   --->   Operation 337 'store' 'store_ln106' <Predicate = (trunc_ln7 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 338 'br' 'br_ln106' <Predicate = (trunc_ln7 == 34)> <Delay = 0.00>
ST_34 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_33_addr" [../src/hls/cnn.cpp:106]   --->   Operation 339 'store' 'store_ln106' <Predicate = (trunc_ln7 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 340 'br' 'br_ln106' <Predicate = (trunc_ln7 == 33)> <Delay = 0.00>
ST_34 : Operation 341 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_32_addr" [../src/hls/cnn.cpp:106]   --->   Operation 341 'store' 'store_ln106' <Predicate = (trunc_ln7 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 342 'br' 'br_ln106' <Predicate = (trunc_ln7 == 32)> <Delay = 0.00>
ST_34 : Operation 343 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_31_addr" [../src/hls/cnn.cpp:106]   --->   Operation 343 'store' 'store_ln106' <Predicate = (trunc_ln7 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 344 'br' 'br_ln106' <Predicate = (trunc_ln7 == 31)> <Delay = 0.00>
ST_34 : Operation 345 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_30_addr" [../src/hls/cnn.cpp:106]   --->   Operation 345 'store' 'store_ln106' <Predicate = (trunc_ln7 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 346 'br' 'br_ln106' <Predicate = (trunc_ln7 == 30)> <Delay = 0.00>
ST_34 : Operation 347 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_29_addr" [../src/hls/cnn.cpp:106]   --->   Operation 347 'store' 'store_ln106' <Predicate = (trunc_ln7 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 348 'br' 'br_ln106' <Predicate = (trunc_ln7 == 29)> <Delay = 0.00>
ST_34 : Operation 349 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_28_addr" [../src/hls/cnn.cpp:106]   --->   Operation 349 'store' 'store_ln106' <Predicate = (trunc_ln7 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 350 'br' 'br_ln106' <Predicate = (trunc_ln7 == 28)> <Delay = 0.00>
ST_34 : Operation 351 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_27_addr" [../src/hls/cnn.cpp:106]   --->   Operation 351 'store' 'store_ln106' <Predicate = (trunc_ln7 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 352 'br' 'br_ln106' <Predicate = (trunc_ln7 == 27)> <Delay = 0.00>
ST_34 : Operation 353 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_26_addr" [../src/hls/cnn.cpp:106]   --->   Operation 353 'store' 'store_ln106' <Predicate = (trunc_ln7 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 354 'br' 'br_ln106' <Predicate = (trunc_ln7 == 26)> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_25_addr" [../src/hls/cnn.cpp:106]   --->   Operation 355 'store' 'store_ln106' <Predicate = (trunc_ln7 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 356 'br' 'br_ln106' <Predicate = (trunc_ln7 == 25)> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_24_addr" [../src/hls/cnn.cpp:106]   --->   Operation 357 'store' 'store_ln106' <Predicate = (trunc_ln7 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 358 'br' 'br_ln106' <Predicate = (trunc_ln7 == 24)> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_23_addr" [../src/hls/cnn.cpp:106]   --->   Operation 359 'store' 'store_ln106' <Predicate = (trunc_ln7 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 360 'br' 'br_ln106' <Predicate = (trunc_ln7 == 23)> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_22_addr" [../src/hls/cnn.cpp:106]   --->   Operation 361 'store' 'store_ln106' <Predicate = (trunc_ln7 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 362 'br' 'br_ln106' <Predicate = (trunc_ln7 == 22)> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_21_addr" [../src/hls/cnn.cpp:106]   --->   Operation 363 'store' 'store_ln106' <Predicate = (trunc_ln7 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 364 'br' 'br_ln106' <Predicate = (trunc_ln7 == 21)> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_20_addr" [../src/hls/cnn.cpp:106]   --->   Operation 365 'store' 'store_ln106' <Predicate = (trunc_ln7 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 366 'br' 'br_ln106' <Predicate = (trunc_ln7 == 20)> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_19_addr" [../src/hls/cnn.cpp:106]   --->   Operation 367 'store' 'store_ln106' <Predicate = (trunc_ln7 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 368 'br' 'br_ln106' <Predicate = (trunc_ln7 == 19)> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_18_addr" [../src/hls/cnn.cpp:106]   --->   Operation 369 'store' 'store_ln106' <Predicate = (trunc_ln7 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 370 'br' 'br_ln106' <Predicate = (trunc_ln7 == 18)> <Delay = 0.00>
ST_34 : Operation 371 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_17_addr" [../src/hls/cnn.cpp:106]   --->   Operation 371 'store' 'store_ln106' <Predicate = (trunc_ln7 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 372 'br' 'br_ln106' <Predicate = (trunc_ln7 == 17)> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_16_addr" [../src/hls/cnn.cpp:106]   --->   Operation 373 'store' 'store_ln106' <Predicate = (trunc_ln7 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 374 'br' 'br_ln106' <Predicate = (trunc_ln7 == 16)> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_15_addr" [../src/hls/cnn.cpp:106]   --->   Operation 375 'store' 'store_ln106' <Predicate = (trunc_ln7 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 376 'br' 'br_ln106' <Predicate = (trunc_ln7 == 15)> <Delay = 0.00>
ST_34 : Operation 377 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_14_addr" [../src/hls/cnn.cpp:106]   --->   Operation 377 'store' 'store_ln106' <Predicate = (trunc_ln7 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 378 'br' 'br_ln106' <Predicate = (trunc_ln7 == 14)> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_13_addr" [../src/hls/cnn.cpp:106]   --->   Operation 379 'store' 'store_ln106' <Predicate = (trunc_ln7 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 380 'br' 'br_ln106' <Predicate = (trunc_ln7 == 13)> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_12_addr" [../src/hls/cnn.cpp:106]   --->   Operation 381 'store' 'store_ln106' <Predicate = (trunc_ln7 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 382 'br' 'br_ln106' <Predicate = (trunc_ln7 == 12)> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_11_addr" [../src/hls/cnn.cpp:106]   --->   Operation 383 'store' 'store_ln106' <Predicate = (trunc_ln7 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 384 'br' 'br_ln106' <Predicate = (trunc_ln7 == 11)> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_10_addr" [../src/hls/cnn.cpp:106]   --->   Operation 385 'store' 'store_ln106' <Predicate = (trunc_ln7 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 386 'br' 'br_ln106' <Predicate = (trunc_ln7 == 10)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_9_addr" [../src/hls/cnn.cpp:106]   --->   Operation 387 'store' 'store_ln106' <Predicate = (trunc_ln7 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 388 'br' 'br_ln106' <Predicate = (trunc_ln7 == 9)> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_8_addr" [../src/hls/cnn.cpp:106]   --->   Operation 389 'store' 'store_ln106' <Predicate = (trunc_ln7 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 390 'br' 'br_ln106' <Predicate = (trunc_ln7 == 8)> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_7_addr" [../src/hls/cnn.cpp:106]   --->   Operation 391 'store' 'store_ln106' <Predicate = (trunc_ln7 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 392 'br' 'br_ln106' <Predicate = (trunc_ln7 == 7)> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_6_addr" [../src/hls/cnn.cpp:106]   --->   Operation 393 'store' 'store_ln106' <Predicate = (trunc_ln7 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 394 'br' 'br_ln106' <Predicate = (trunc_ln7 == 6)> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_5_addr" [../src/hls/cnn.cpp:106]   --->   Operation 395 'store' 'store_ln106' <Predicate = (trunc_ln7 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 396 'br' 'br_ln106' <Predicate = (trunc_ln7 == 5)> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_4_addr" [../src/hls/cnn.cpp:106]   --->   Operation 397 'store' 'store_ln106' <Predicate = (trunc_ln7 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 398 'br' 'br_ln106' <Predicate = (trunc_ln7 == 4)> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_3_addr" [../src/hls/cnn.cpp:106]   --->   Operation 399 'store' 'store_ln106' <Predicate = (trunc_ln7 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 400 'br' 'br_ln106' <Predicate = (trunc_ln7 == 3)> <Delay = 0.00>
ST_34 : Operation 401 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_2_addr" [../src/hls/cnn.cpp:106]   --->   Operation 401 'store' 'store_ln106' <Predicate = (trunc_ln7 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 402 'br' 'br_ln106' <Predicate = (trunc_ln7 == 2)> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_1_addr" [../src/hls/cnn.cpp:106]   --->   Operation 403 'store' 'store_ln106' <Predicate = (trunc_ln7 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 404 'br' 'br_ln106' <Predicate = (trunc_ln7 == 1)> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_0_addr" [../src/hls/cnn.cpp:106]   --->   Operation 405 'store' 'store_ln106' <Predicate = (trunc_ln7 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 406 'br' 'br_ln106' <Predicate = (trunc_ln7 == 0)> <Delay = 0.00>
ST_34 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln106 = store i32 %output_sum_1, i11 %output_63_addr" [../src/hls/cnn.cpp:106]   --->   Operation 407 'store' 'store_ln106' <Predicate = (trunc_ln7 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln106 = br void %._crit_edge.loopexit127" [../src/hls/cnn.cpp:106]   --->   Operation 408 'br' 'br_ln106' <Predicate = (trunc_ln7 == 63)> <Delay = 0.00>
ST_34 : Operation 409 [1/1] (0.88ns)   --->   "%add_ln73 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:73]   --->   Operation 409 'add' 'add_ln73' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 410 [1/1] (0.96ns)   --->   "%add_ln70_1 = add i12 %indvar_flatten50, i12 1" [../src/hls/cnn.cpp:70]   --->   Operation 410 'add' 'add_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 411 [1/1] (0.43ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i12 1, i12 %add_ln70_1" [../src/hls/cnn.cpp:70]   --->   Operation 411 'select' 'select_ln70' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 412 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten79', ../src/hls/cnn.cpp:67) with incoming values : ('add_ln67', ../src/hls/cnn.cpp:67) [72]  (0.489 ns)

 <State 2>: 4.48ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten50', ../src/hls/cnn.cpp:70) with incoming values : ('select_ln70', ../src/hls/cnn.cpp:70) [74]  (0 ns)
	'icmp' operation ('icmp_ln70', ../src/hls/cnn.cpp:70) [89]  (0.861 ns)
	'select' operation ('select_ln67', ../src/hls/cnn.cpp:67) [90]  (0.44 ns)
	'add' operation ('add_ln70', ../src/hls/cnn.cpp:70) [100]  (0.887 ns)
	'add' operation ('tmp_mid1', ../src/hls/cnn.cpp:70) [107]  (0.897 ns)
	'add' operation ('mul4811_mid1', ../src/hls/cnn.cpp:70) [109]  (0.962 ns)
	'select' operation ('empty_76', ../src/hls/cnn.cpp:67) [111]  (0.431 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'add' operation ('p_mid116', ../src/hls/cnn.cpp:67) [119]  (0.887 ns)
	'sub' operation ('p_mid132', ../src/hls/cnn.cpp:67) [123]  (0.962 ns)

 <State 4>: 6.56ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:81) with incoming values : ('select_ln81_4', ../src/hls/cnn.cpp:81) [128]  (0 ns)
	'icmp' operation ('icmp_ln81', ../src/hls/cnn.cpp:81) [150]  (0.884 ns)
	'select' operation ('select_ln78', ../src/hls/cnn.cpp:78) [151]  (0.275 ns)
	'add' operation ('indvars_iv_next37_dup', ../src/hls/cnn.cpp:78) [163]  (0.746 ns)
	'add' operation ('p_mid1', ../src/hls/cnn.cpp:81) [168]  (0.887 ns)
	'sub' operation ('p_mid13', ../src/hls/cnn.cpp:81) [174]  (0.962 ns)
	'select' operation ('select_ln81_2', ../src/hls/cnn.cpp:81) [179]  (0.431 ns)
	'add' operation ('add_ln81', ../src/hls/cnn.cpp:81) [180]  (0 ns)
	'add' operation ('add_ln88_1', ../src/hls/cnn.cpp:88) [187]  (1.03 ns)
	'getelementptr' operation ('input_addr', ../src/hls/cnn.cpp:88) [189]  (0 ns)
	'load' operation ('input_load', ../src/hls/cnn.cpp:88) on array 'input_r' [190]  (1.35 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:88) on array 'input_r' [190]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [200]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [200]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [200]  (4.67 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:90) [200]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)

 <State 10>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [131]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)

 <State 11>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [131]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)

 <State 12>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [131]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)
	'phi' operation ('output_sum') with incoming values : ('output_sum', ../src/hls/cnn.cpp:76) ('add', ../src/hls/cnn.cpp:86) [131]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:86) [201]  (6.02 ns)

 <State 14>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln103', ../src/hls/cnn.cpp:103) [215]  (1.03 ns)
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 15>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 16>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [212]  (3.35 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [212]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [213]  (0 ns)
	'select' operation ('output_sum', ../src/hls/cnn.cpp:49) [214]  (0.525 ns)

 <State 19>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 20>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 21>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 22>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 23>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 24>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 25>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 26>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 27>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 28>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 29>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 30>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 31>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 32>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 33>: 1.56ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)

 <State 34>: 2.91ns
The critical path consists of the following:
	'urem' operation ('urem_ln103', ../src/hls/cnn.cpp:103) [219]  (1.56 ns)
	'getelementptr' operation ('output_62_addr', ../src/hls/cnn.cpp:103) [283]  (0 ns)
	'store' operation ('store_ln106', ../src/hls/cnn.cpp:106) of variable 'output_sum', ../src/hls/cnn.cpp:49 on array 'output_62' [287]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
