Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:17:15 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (74)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.825        0.000                      0                 2324        0.098        0.000                      0                 2324        4.020        0.000                       0                  1619  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.825        0.000                      0                 2324        0.098        0.000                      0                 2324        4.020        0.000                       0                  1619  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.122ns  (logic 1.502ns (18.493%)  route 6.620ns (81.507%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.881     8.796    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.299     9.095 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.095    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.502ns (18.504%)  route 6.615ns (81.496%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.877     8.791    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X48Y85         LUT4 (Prop_lut4_I2_O)        0.299     9.090 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     9.090    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[7]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X48Y85         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 4.669ns (58.013%)  route 3.379ns (41.987%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.021 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.021    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 1.502ns (18.776%)  route 6.498ns (81.224%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.759     8.674    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.299     8.973 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     8.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.502ns (18.807%)  route 6.484ns (81.193%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.746     8.660    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y84         LUT4 (Prop_lut4_I2_O)        0.299     8.959 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.959    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 1.502ns (18.816%)  route 6.481ns (81.184%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.742     8.657    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.299     8.956 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     8.956    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[8]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y86         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 4.574ns (57.511%)  route 3.379ns (42.489%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.926 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.926    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 4.558ns (57.426%)  route 3.379ns (42.574%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.687 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.687    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.910 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.910    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y63         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 4.555ns (57.410%)  route 3.379ns (42.590%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X37Y48         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.580     2.009    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.124     2.133 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=1, routed)           0.634     2.767    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X36Y50         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.328 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     3.733    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.033 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.978     7.011    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X42Y57         LUT3 (Prop_lut3_I1_O)        0.124     7.135 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.782     7.917    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X41Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.041 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.041    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.573 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.573    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.907 r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.907    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X41Y62         FDRE                                         r  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 1.502ns (18.912%)  route 6.440ns (81.088%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X44Y80         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep/Q
                         net (fo=103, routed)         3.738     5.167    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[0]_rep_n_0
    SLICE_X47Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.291 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1/O
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.692 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.001     5.693    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.701     8.616    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/p_0_in
    SLICE_X46Y84         LUT4 (Prop_lut4_I2_O)        0.299     8.915 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.915    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/ap_clk
    SLICE_X46Y84         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X46Y84         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  2.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/ap_clk
    SLICE_X51Y89         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[16]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[29]_0[16]
    SLICE_X50Y89         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/ap_clk
    SLICE_X50Y89         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/shl_ln20_reg_514_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y86         FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln20_reg_514_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/shl_ln20_reg_514_reg[2]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[29]_0[2]
    SLICE_X45Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/ap_clk
    SLICE_X45Y86         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/ap_clk
    SLICE_X44Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[29]_0[0]
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/ap_clk
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/dividend0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/ap_clk
    SLICE_X37Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[19]/Q
                         net (fo=1, routed)           0.097     0.648    bd_0_i/hls_inst/inst/quot[19]
    SLICE_X38Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/ap_clk
    SLICE_X37Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[16]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/quot[16]
    SLICE_X38Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y93         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/ap_clk
    SLICE_X37Y94         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/quot_reg[24]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/quot[24]
    SLICE_X38Y94         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y94         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/udiv_ln22_reg_519_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/remd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_ln20_reg_509_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/ap_clk
    SLICE_X47Y91         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/remd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/remd_reg[28]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/remd[28]
    SLICE_X45Y90         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln20_reg_509_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y90         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln20_reg_509_reg[28]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/urem_ln20_reg_509_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv3_reg_429_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X44Y67         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/r_tdata_0[56]
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/conv3_reg_429_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y67         FDRE                                         r  bd_0_i/hls_inst/inst/conv3_reg_429_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/conv3_reg_429_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv3_reg_429_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X44Y68         FDRE                                         r  bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/r_tdata_0[61]
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/conv3_reg_429_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X47Y67         FDRE                                         r  bd_0_i/hls_inst/inst/conv3_reg_429_reg[61]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/conv3_reg_429_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln1312_reg_459_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y69         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1312_reg_459_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/select_ln1312_reg_459_reg[1]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/select_ln1312_reg_459[1]
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0[3]_i_4/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0[3]_i_4_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.716 r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.716    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/sub_ln20_fu_312_p2[1]
    SLICE_X38Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1623, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/ap_clk
    SLICE_X38Y69         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/dividend0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y33   bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y35   bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y78  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y81  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y81  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y81  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y81  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y82  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y82  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y82  bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_0_U/p_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y63  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y63  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y63  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y63  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y62  bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK



