Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Chaos_Code.v(10): object "DONE" differs only in case from object "done" in the same scope File: C:/Users/M10512001/Desktop/DE2-115/Chaos_Code_Nios/Chaos_Code.v Line: 10
