#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145e2dc50 .scope module, "FIFO_tb" "FIFO_tb" 2 9;
 .timescale -9 -12;
P_0x145e28b00 .param/l "ASIZE" 0 2 12, +C4<00000000000000000000000000000011>;
P_0x145e28b40 .param/l "DEPTH" 0 2 13, +C4<00000000000000000000000000000001000>;
P_0x145e28b80 .param/l "DSIZE" 0 2 11, +C4<00000000000000000000000000001000>;
v0x145e46e10_0 .var/i "i", 31 0;
v0x145e46eb0_0 .var "rclk", 0 0;
v0x145e46f50_0 .net "rdata", 7 0, L_0x145e47870;  1 drivers
v0x145e47020_0 .net "rempty", 0 0, v0x145e438d0_0;  1 drivers
v0x145e470f0_0 .var "rinc", 0 0;
v0x145e47200_0 .var "rrst_n", 0 0;
v0x145e47290_0 .var/i "seed", 31 0;
v0x145e47320_0 .var "wclk", 0 0;
v0x145e47430_0 .var "wdata", 7 0;
v0x145e47540_0 .net "wfull", 0 0, v0x145e45d10_0;  1 drivers
v0x145e475d0_0 .var "winc", 0 0;
v0x145e47660_0 .var "wrst_n", 0 0;
S_0x145e29820 .scope module, "fifo" "FIFO" 2 20, 3 11 0, S_0x145e2dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x145e1b8f0 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x145e1b930 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001000>;
v0x145e461a0_0 .net "raddr", 2 0, L_0x145e47920;  1 drivers
v0x145e46250_0 .net "rclk", 0 0, v0x145e46eb0_0;  1 drivers
v0x145e46330_0 .net "rdata", 7 0, L_0x145e47870;  alias, 1 drivers
v0x145e463c0_0 .net "rempty", 0 0, v0x145e438d0_0;  alias, 1 drivers
v0x145e46470_0 .net "rinc", 0 0, v0x145e470f0_0;  1 drivers
v0x145e46540_0 .net "rptr", 3 0, v0x145e43c60_0;  1 drivers
v0x145e46610_0 .net "rq2_wptr", 3 0, v0x145e44a90_0;  1 drivers
v0x145e466e0_0 .net "rrst_n", 0 0, v0x145e47200_0;  1 drivers
v0x145e467b0_0 .net "waddr", 2 0, L_0x145e48360;  1 drivers
v0x145e468c0_0 .net "wclk", 0 0, v0x145e47320_0;  1 drivers
v0x145e46950_0 .net "wdata", 7 0, v0x145e47430_0;  1 drivers
v0x145e469e0_0 .net "wfull", 0 0, v0x145e45d10_0;  alias, 1 drivers
v0x145e46ab0_0 .net "winc", 0 0, v0x145e475d0_0;  1 drivers
v0x145e46b80_0 .net "wptr", 3 0, v0x145e45f50_0;  1 drivers
v0x145e46c50_0 .net "wq2_rptr", 3 0, v0x145e443d0_0;  1 drivers
v0x145e46d20_0 .net "wrst_n", 0 0, v0x145e47660_0;  1 drivers
S_0x145e19ce0 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x145e29820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 3 "waddr";
    .port_info 3 /INPUT 3 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x145e0c530 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x145e0c570 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x145e0c5b0 .param/l "DEPTH" 1 4 21, +C4<00000000000000000000000000000001000>;
L_0x145e47870 .functor BUFZ 8, L_0x145e476f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x145e31940_0 .net *"_ivl_0", 7 0, L_0x145e476f0;  1 drivers
v0x145e42440_0 .net *"_ivl_2", 4 0, L_0x145e47790;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x145e424f0_0 .net *"_ivl_5", 1 0, L_0x118040010;  1 drivers
v0x145e425b0 .array "mem", 7 0, 7 0;
v0x145e42650_0 .net "raddr", 2 0, L_0x145e47920;  alias, 1 drivers
v0x145e42740_0 .net "rdata", 7 0, L_0x145e47870;  alias, 1 drivers
v0x145e427f0_0 .net "waddr", 2 0, L_0x145e48360;  alias, 1 drivers
v0x145e428a0_0 .net "wclk", 0 0, v0x145e47320_0;  alias, 1 drivers
v0x145e42940_0 .net "wclk_en", 0 0, v0x145e475d0_0;  alias, 1 drivers
v0x145e42a50_0 .net "wdata", 7 0, v0x145e47430_0;  alias, 1 drivers
v0x145e42af0_0 .net "wfull", 0 0, v0x145e45d10_0;  alias, 1 drivers
E_0x145e1ba40 .event posedge, v0x145e428a0_0;
L_0x145e476f0 .array/port v0x145e425b0, L_0x145e47790;
L_0x145e47790 .concat [ 3 2 0 0], L_0x145e47920, L_0x118040010;
S_0x145e42c00 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x145e29820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 3 "raddr";
    .port_info 2 /OUTPUT 4 "rptr";
    .port_info 3 /INPUT 4 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x145e1a6c0 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000000011>;
L_0x145e47c40 .functor NOT 4, L_0x145e47b20, C4<0000>, C4<0000>, C4<0000>;
L_0x145e47d10 .functor AND 4, L_0x145e47a40, L_0x145e47c40, C4<1111>, C4<1111>;
L_0x145e48190 .functor XOR 4, L_0x145e48070, L_0x145e47e20, C4<0000>, C4<0000>;
v0x145e42ff0_0 .net *"_ivl_10", 3 0, L_0x145e47c40;  1 drivers
v0x145e430b0_0 .net *"_ivl_12", 3 0, L_0x145e47d10;  1 drivers
v0x145e43150_0 .net *"_ivl_16", 3 0, L_0x145e48070;  1 drivers
v0x145e431e0_0 .net *"_ivl_18", 2 0, L_0x145e47f60;  1 drivers
v0x145e43270_0 .net *"_ivl_2", 3 0, L_0x145e47a40;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145e43340_0 .net *"_ivl_20", 0 0, L_0x1180400e8;  1 drivers
L_0x118040058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x145e433f0_0 .net *"_ivl_5", 2 0, L_0x118040058;  1 drivers
v0x145e434a0_0 .net *"_ivl_6", 3 0, L_0x145e47b20;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x145e43550_0 .net *"_ivl_9", 2 0, L_0x1180400a0;  1 drivers
v0x145e43660_0 .net "raddr", 2 0, L_0x145e47920;  alias, 1 drivers
v0x145e43720_0 .var "rbin", 3 0;
v0x145e437b0_0 .net "rbin_next", 3 0, L_0x145e47e20;  1 drivers
v0x145e43840_0 .net "rclk", 0 0, v0x145e46eb0_0;  alias, 1 drivers
v0x145e438d0_0 .var "rempty", 0 0;
v0x145e43970_0 .net "rempty_val", 0 0, L_0x145e48240;  1 drivers
v0x145e43a10_0 .net "rgray_next", 3 0, L_0x145e48190;  1 drivers
v0x145e43ac0_0 .net "rinc", 0 0, v0x145e470f0_0;  alias, 1 drivers
v0x145e43c60_0 .var "rptr", 3 0;
v0x145e43d10_0 .net "rq2_wptr", 3 0, v0x145e44a90_0;  alias, 1 drivers
v0x145e43dc0_0 .net "rrst_n", 0 0, v0x145e47200_0;  alias, 1 drivers
E_0x145e42fa0/0 .event negedge, v0x145e43dc0_0;
E_0x145e42fa0/1 .event posedge, v0x145e43840_0;
E_0x145e42fa0 .event/or E_0x145e42fa0/0, E_0x145e42fa0/1;
L_0x145e47920 .part v0x145e43720_0, 0, 3;
L_0x145e47a40 .concat [ 1 3 0 0], v0x145e470f0_0, L_0x118040058;
L_0x145e47b20 .concat [ 1 3 0 0], v0x145e438d0_0, L_0x1180400a0;
L_0x145e47e20 .arith/sum 4, v0x145e43720_0, L_0x145e47d10;
L_0x145e47f60 .part L_0x145e47e20, 1, 3;
L_0x145e48070 .concat [ 3 1 0 0], L_0x145e47f60, L_0x1180400e8;
L_0x145e48240 .cmp/eq 4, L_0x145e48190, v0x145e44a90_0;
S_0x145e43f10 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x145e29820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x145e42eb0 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x145e440c0_0 .net "clk", 0 0, v0x145e47320_0;  alias, 1 drivers
v0x145e44270_0 .net "din", 3 0, v0x145e43c60_0;  alias, 1 drivers
v0x145e44320_0 .var "q1", 3 0;
v0x145e443d0_0 .var "q2", 3 0;
v0x145e44480_0 .net "rst_n", 0 0, v0x145e47660_0;  alias, 1 drivers
E_0x145e44200/0 .event negedge, v0x145e44480_0;
E_0x145e44200/1 .event posedge, v0x145e428a0_0;
E_0x145e44200 .event/or E_0x145e44200/0, E_0x145e44200/1;
S_0x145e445a0 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x145e29820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x145e44760 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x145e447e0_0 .net "clk", 0 0, v0x145e46eb0_0;  alias, 1 drivers
v0x145e44930_0 .net "din", 3 0, v0x145e45f50_0;  alias, 1 drivers
v0x145e449d0_0 .var "q1", 3 0;
v0x145e44a90_0 .var "q2", 3 0;
v0x145e44b50_0 .net "rst_n", 0 0, v0x145e47200_0;  alias, 1 drivers
S_0x145e44c60 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x145e29820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 3 "waddr";
    .port_info 2 /OUTPUT 4 "wptr";
    .port_info 3 /INPUT 4 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x145e44e60 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000000011>;
L_0x145e486e0 .functor NOT 4, L_0x145e48560, C4<0000>, C4<0000>, C4<0000>;
L_0x145e48790 .functor AND 4, L_0x145e48400, L_0x145e486e0, C4<1111>, C4<1111>;
L_0x145e48bf0 .functor XOR 4, L_0x145e48ad0, L_0x145e48880, C4<0000>, C4<0000>;
L_0x145e48d80 .functor NOT 2, L_0x145e48ca0, C4<00>, C4<00>, C4<00>;
v0x145e45050_0 .net *"_ivl_10", 3 0, L_0x145e486e0;  1 drivers
v0x145e450f0_0 .net *"_ivl_12", 3 0, L_0x145e48790;  1 drivers
v0x145e45190_0 .net *"_ivl_16", 3 0, L_0x145e48ad0;  1 drivers
v0x145e45220_0 .net *"_ivl_18", 2 0, L_0x145e489c0;  1 drivers
v0x145e452b0_0 .net *"_ivl_2", 3 0, L_0x145e48400;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x145e45380_0 .net *"_ivl_20", 0 0, L_0x1180401c0;  1 drivers
v0x145e45430_0 .net *"_ivl_25", 1 0, L_0x145e48ca0;  1 drivers
v0x145e454e0_0 .net *"_ivl_26", 1 0, L_0x145e48d80;  1 drivers
v0x145e45590_0 .net *"_ivl_29", 1 0, L_0x145e48e30;  1 drivers
v0x145e456a0_0 .net *"_ivl_30", 3 0, L_0x145e48f50;  1 drivers
L_0x118040130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x145e45750_0 .net *"_ivl_5", 2 0, L_0x118040130;  1 drivers
v0x145e45800_0 .net *"_ivl_6", 3 0, L_0x145e48560;  1 drivers
L_0x118040178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x145e458b0_0 .net *"_ivl_9", 2 0, L_0x118040178;  1 drivers
v0x145e45960_0 .net "waddr", 2 0, L_0x145e48360;  alias, 1 drivers
v0x145e45a20_0 .var "wbin", 3 0;
v0x145e45ab0_0 .net "wbin_next", 3 0, L_0x145e48880;  1 drivers
v0x145e45b40_0 .net "wclk", 0 0, v0x145e47320_0;  alias, 1 drivers
v0x145e45d10_0 .var "wfull", 0 0;
v0x145e45da0_0 .net "wfull_val", 0 0, L_0x145e49080;  1 drivers
v0x145e45e30_0 .net "wgray_next", 3 0, L_0x145e48bf0;  1 drivers
v0x145e45ec0_0 .net "winc", 0 0, v0x145e475d0_0;  alias, 1 drivers
v0x145e45f50_0 .var "wptr", 3 0;
v0x145e45fe0_0 .net "wq2_rptr", 3 0, v0x145e443d0_0;  alias, 1 drivers
v0x145e46070_0 .net "wrst_n", 0 0, v0x145e47660_0;  alias, 1 drivers
L_0x145e48360 .part v0x145e45a20_0, 0, 3;
L_0x145e48400 .concat [ 1 3 0 0], v0x145e475d0_0, L_0x118040130;
L_0x145e48560 .concat [ 1 3 0 0], v0x145e45d10_0, L_0x118040178;
L_0x145e48880 .arith/sum 4, v0x145e45a20_0, L_0x145e48790;
L_0x145e489c0 .part L_0x145e48880, 1, 3;
L_0x145e48ad0 .concat [ 3 1 0 0], L_0x145e489c0, L_0x1180401c0;
L_0x145e48ca0 .part v0x145e443d0_0, 2, 2;
L_0x145e48e30 .part v0x145e443d0_0, 0, 2;
L_0x145e48f50 .concat [ 2 2 0 0], L_0x145e48e30, L_0x145e48d80;
L_0x145e49080 .cmp/eq 4, L_0x145e48bf0, L_0x145e48f50;
    .scope S_0x145e43f10;
T_0 ;
    %wait E_0x145e44200;
    %load/vec4 v0x145e44480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x145e44320_0, 0;
    %assign/vec4 v0x145e443d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x145e44320_0;
    %load/vec4 v0x145e44270_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x145e44320_0, 0;
    %assign/vec4 v0x145e443d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x145e445a0;
T_1 ;
    %wait E_0x145e42fa0;
    %load/vec4 v0x145e44b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x145e449d0_0, 0;
    %assign/vec4 v0x145e44a90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x145e449d0_0;
    %load/vec4 v0x145e44930_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x145e449d0_0, 0;
    %assign/vec4 v0x145e44a90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x145e19ce0;
T_2 ;
    %wait E_0x145e1ba40;
    %load/vec4 v0x145e42940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x145e42af0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x145e42a50_0;
    %load/vec4 v0x145e427f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x145e425b0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x145e42c00;
T_3 ;
    %wait E_0x145e42fa0;
    %load/vec4 v0x145e43dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x145e43c60_0, 0;
    %assign/vec4 v0x145e43720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x145e437b0_0;
    %load/vec4 v0x145e43a10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x145e43c60_0, 0;
    %assign/vec4 v0x145e43720_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x145e42c00;
T_4 ;
    %wait E_0x145e42fa0;
    %load/vec4 v0x145e43dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x145e438d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x145e43970_0;
    %assign/vec4 v0x145e438d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x145e44c60;
T_5 ;
    %wait E_0x145e44200;
    %load/vec4 v0x145e46070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x145e45f50_0, 0;
    %assign/vec4 v0x145e45a20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x145e45ab0_0;
    %load/vec4 v0x145e45e30_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x145e45f50_0, 0;
    %assign/vec4 v0x145e45a20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x145e44c60;
T_6 ;
    %wait E_0x145e44200;
    %load/vec4 v0x145e46070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145e45d10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x145e45da0_0;
    %assign/vec4 v0x145e45d10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x145e2dc50;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x145e47290_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x145e2dc50;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x145e47320_0;
    %inv;
    %store/vec4 v0x145e47320_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x145e2dc50;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x145e46eb0_0;
    %inv;
    %store/vec4 v0x145e46eb0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x145e2dc50;
T_10 ;
    %vpi_call 2 43 "$dumpfile", "async_fifo_testbench.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x145e2dc50 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x145e2dc50;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e47320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e46eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e47660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e47200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e475d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e470f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x145e47430_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e47660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e47200_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e47660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e47200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e470f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x145e46e10_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_func 2 64 "$random" 32, v0x145e47290_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x145e47430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e475d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e475d0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x145e46e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e470f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e475d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x145e46e10_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.3, 5;
    %vpi_func 2 75 "$random" 32, v0x145e47290_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x145e47430_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x145e46e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145e475d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145e470f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x145e46e10_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.5, 5;
    %delay 20000, 0;
    %load/vec4 v0x145e46e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x145e46e10_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "FIFO_tb.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
