{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 13:32:31 2013 " "Info: Processing started: Mon Nov 18 13:32:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c ControleMotor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c ControleMotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR " "Info: Found design unit 1: CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Info: Found entity 1: CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_adcmax1111.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file fpga_adcmax1111.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111 " "Info: Found design unit 1: FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ADCMAX1111 " "Info: Found entity 1: FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER-ARCH_SHIFTREGISTER " "Info: Found design unit 1: SHIFT_REGISTER-ARCH_SHIFTREGISTER" {  } { { "SHIFT_REGISTER.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/SHIFT_REGISTER.vhdl" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER " "Info: Found entity 1: SHIFT_REGISTER" {  } { { "SHIFT_REGISTER.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/SHIFT_REGISTER.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-structural " "Info: Found design unit 1: PWM-structural" {  } { { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemotor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlemotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleMotor-structural " "Info: Found design unit 1: ControleMotor-structural" {  } { { "ControleMotor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/ControleMotor.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControleMotor " "Info: Found entity 1: ControleMotor" {  } { { "ControleMotor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/ControleMotor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalhofinal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trabalhofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrabalhoFinal-structural " "Info: Found design unit 1: TrabalhoFinal-structural" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TrabalhoFinal " "Info: Found entity 1: TrabalhoFinal" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulseprocessor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulseprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseProcessor-structural " "Info: Found design unit 1: PulseProcessor-structural" {  } { { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PulseProcessor " "Info: Found entity 1: PulseProcessor" {  } { { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrabalhoFinal " "Info: Elaborating entity \"TrabalhoFinal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PWM PWM:m1 A:structural " "Info: Elaborating entity \"PWM\" using architecture \"A:structural\" for hierarchy \"PWM:m1\"" {  } { { "TrabalhoFinal.vhd" "m1" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FPGA_ADCMAX1111 FPGA_ADCMAX1111:m2 A:arch_fpga_adcmax1111 " "Info: Elaborating entity \"FPGA_ADCMAX1111\" using architecture \"A:arch_fpga_adcmax1111\" for hierarchy \"FPGA_ADCMAX1111:m2\"" {  } { { "TrabalhoFinal.vhd" "m2" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1 " "Info: Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"FPGA_ADCMAX1111:m2\|CLOCK_GENERATOR:clk1\"" {  } { { "FPGA_ADCMAX1111.vhdl" "clk1" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControleMotor ControleMotor:m3 A:structural " "Info: Elaborating entity \"ControleMotor\" using architecture \"A:structural\" for hierarchy \"ControleMotor:m3\"" {  } { { "TrabalhoFinal.vhd" "m3" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseProcessor PulseProcessor:m4 A:structural " "Info: Elaborating entity \"PulseProcessor\" using architecture \"A:structural\" for hierarchy \"PulseProcessor:m4\"" {  } { { "TrabalhoFinal.vhd" "m4" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_SHDN VCC " "Warning (13410): Pin \"ADC_SHDN\" is stuck at VCC" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FPGA_ADCMAX1111:m2\|estado.finished " "Info: Register \"FPGA_ADCMAX1111:m2\|estado.finished\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "329 " "Info: Implemented 329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "315 " "Info: Implemented 315 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 13:32:36 2013 " "Info: Processing ended: Mon Nov 18 13:32:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
