
Selected circuits
===================
 - **Circuit**: 8x6-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8x6u_049 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](mul8x6u_049.v)]  [[C](mul8x6u_049.c)] |
| mul8x6u_5EZ | 0.0015 | 0.0061 | 25.00 | 0.058 | 0.25 |  [[Verilog](mul8x6u_5EZ.v)]  [[C](mul8x6u_5EZ.c)] |
| mul8x6u_5TS | 0.0045 | 0.012 | 37.11 | 0.16 | 1.5 |  [[Verilog](mul8x6u_5TS.v)]  [[C](mul8x6u_5TS.c)] |
| mul8x6u_4TY | 0.014 | 0.037 | 62.50 | 0.47 | 10 |  [[Verilog](mul8x6u_4TY.v)]  [[C](mul8x6u_4TY.c)] |
| mul8x6u_629 | 0.028 | 0.10 | 79.69 | 0.83 | 38 |  [[Verilog](mul8x6u_629.v)]  [[C](mul8x6u_629.c)] |
| mul8x6u_5HD | 0.12 | 0.43 | 95.75 | 2.81 | 556 |  [[Verilog](mul8x6u_5HD.v)]  [[C](mul8x6u_5HD.c)] |
| mul8x6u_5Y1 | 0.31 | 1.21 | 95.89 | 6.26 | 3923 |  [[Verilog](mul8x6u_5Y1.v)]  [[C](mul8x6u_5Y1.c)] |
| mul8x6u_2HT | 0.96 | 3.88 | 97.55 | 15.15 | 38505 |  [[Verilog](mul8x6u_2HT.v)]  [[C](mul8x6u_2HT.c)] |
| mul8x6u_0MH | 2.90 | 11.38 | 97.96 | 35.91 | 353184 |  [[Verilog](mul8x6u_0MH.v)]  [[C](mul8x6u_0MH.c)] |
| mul8x6u_045 | 7.98 | 30.23 | 98.02 | 64.72 | 29431.077e2 |  [[Verilog](mul8x6u_045.v)]  [[C](mul8x6u_045.c)] |
| mul8x6u_51C | 24.51 | 98.05 | 98.05 | 100.00 | 28960.286e3 |  [[Verilog](mul8x6u_51C.v)]  [[C](mul8x6u_51C.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina and Z. Vasicek, "Libraries of Approximate Circuits: Design and Application in CNN Accelerators"

             