module wideexpr_00187(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (4'sb1100)<<($unsigned(-((ctrl[0]?(($signed(((1'sb0)>>>(s0))>>(s4)))+(s1))<<<($signed((ctrl[5]?~|(+(2'b01)):s4))):({1{$signed((-(6'sb111010))+((2'sb00)>>(3'sb100)))}})<=((s0)>=(3'sb111))))));
  assign y1 = {3'sb001,s2,~|((+(-(5'sb00001)))>>>($unsigned(6'sb101110)))};
  assign y2 = ((5'sb11011)|(1'sb0))<<<({(ctrl[5]?s2:6'sb110011),(ctrl[0]?s4:1'sb0)});
  assign y3 = ({4{1'sb0}})==($signed({$signed(s2),(s3)>>>({1{$unsigned(u2)}}),1'b0}));
  assign y4 = {$signed((((4'sb1001)<<((-(s7))<<<($signed(4'sb0110))))-(2'sb00))^~((ctrl[4]?s6:(s2)+((ctrl[2]?(2'sb11)-(s0):$signed(s2)))))),($signed((((ctrl[4]?(ctrl[2]?u4:4'b1010):(s7)>=(3'sb001)))<<<(((u5)<(6'b100010))^~((s5)==(s7))))&({2{$signed((3'sb000)==(5'sb01001))}})))-(5'sb01000),(((s4)<<<(+($signed(s5))))<<(($unsigned(((s5)<=(u6))>(u0)))>(({(ctrl[6]?u3:u2),s7,s2,(ctrl[4]?2'sb00:s4)})^~({(ctrl[2]?4'sb1011:6'b010010),(ctrl[7]?s3:4'sb0010),{5'b11010},(1'sb0)==(s6)}))))-((((ctrl[2]?s4:(ctrl[7]?(s0)-(4'sb0010):+(2'sb00))))>>($signed(1'sb1)))-(s1))};
  assign y5 = (~(6'sb010011))&(s4);
  assign y6 = ($signed(u7))^~((3'sb110)<<(((ctrl[0]?u4:5'b11111))-((+((s7)<<(s7)))==({1'sb1,{6'sb101100,3'sb011,5'sb01110},{2'sb01,u4}}))));
  assign y7 = ~|(((ctrl[3]?s4:(ctrl[4]?(s7)^~(s7):(s1)^~(5'sb00000))))!=(3'sb111));
endmodule
