;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 12, #10
	SPL 12, #10
	JMN <-13, 0
	JMN <-13, 0
	ADD <0, @2
	CMP @121, 106
	SPL 0, -202
	ADD 100, 9
	CMP 300, 91
	MOV -1, <-40
	ADD 210, 230
	JMP -1, @-40
	JMP <0, #602
	JMP <0, #602
	SUB <0, @2
	SUB #0, @602
	ADD 3, @126
	JMN <-13, 0
	JMN 12, #10
	JMN 0, @-202
	ADD 100, 9
	SUB #12, @200
	SPL 12, #10
	CMP 3, @126
	SUB @121, 106
	ADD 210, 50
	SUB @21, 23
	ADD 210, 50
	SUB 12, @10
	MOV @121, 103
	MOV @121, 103
	SUB 12, @10
	MOV -7, <-20
	SPL 0, -202
	ADD 210, 60
	JMP @12, #200
	JMP -1, @-40
	JMP @12, #209
	SPL 0, -202
	JMP @12, #200
	SUB 12, @10
	CMP -207, <-120
	SUB 12, @10
	DJN -1, @-20
	SUB #12, @209
	SLT 100, 269
	MOV -1, <-20
