// Seed: 3924782364
module module_0;
  wire id_1;
  id_4(
      -1
  );
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1;
  wire id_5;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  logic id_2,
    output logic id_3,
    input  tri0  id_4
);
  bit id_6, id_7, id_8, id_9;
  always id_6 <= id_2;
  module_0 modCall_1 ();
  always if (id_8) id_3 <= -1;
  and primCall (id_0, id_1, id_2, id_4, id_6, id_7, id_8, id_9);
  assign id_6 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
  supply1 id_6, id_7, id_8 = -1, id_9;
  id_10();
  assign id_2 = id_10;
  assign id_3 = !$realtime;
  assign id_8 = 1;
  wire id_11;
  wire id_12;
  wire id_13, id_14;
endmodule
