Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 20:25:15 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.884        0.000                      0                   23        0.243        0.000                      0                   23        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.884        0.000                      0                   23        0.243        0.000                      0                   23        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  modulated/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    modulated/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.339 r  modulated/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.339    modulated/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  modulated/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.005    modulated/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.228 r  modulated/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.228    modulated/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.464ns (73.096%)  route 0.539ns (26.904%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.225 r  modulated/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.225    modulated/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 1.443ns (72.811%)  route 0.539ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.204 r  modulated/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.204    modulated/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.369ns (71.756%)  route 0.539ns (28.244%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.130 r  modulated/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.130    modulated/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.353ns (71.517%)  route 0.539ns (28.483%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.891 r  modulated/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.891    modulated/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.114 r  modulated/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.114    modulated/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.062    15.223    modulated/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.268ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 1.220ns (69.363%)  route 0.539ns (30.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     6.981 r  modulated/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.981    modulated/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.519    14.924    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[3]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.249    modulated/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  8.268    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 1.160ns (68.281%)  route 0.539ns (31.719%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.678 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.539     6.217    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.921 r  modulated/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.921    modulated/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.519    14.924    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/C
                         clock pessimism              0.298    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    15.249    modulated/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.303%)  route 0.648ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    reset_cond/clk
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.456     5.678 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=10, routed)          0.648     6.326    modulated/Q[0]
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.732    modulated/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  8.406    

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.303%)  route 0.648ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.638     5.222    reset_cond/clk
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.456     5.678 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=10, routed)          0.648     6.326    modulated/Q[0]
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.518    14.923    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[9]/C
                         clock pessimism              0.273    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.732    modulated/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  8.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.539    reset_cond/clk
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.852    reset_cond/M_stage_d[2]
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.056    reset_cond/clk
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDSE (Hold_fdse_C_D)         0.070     1.609    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.538    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  modulated/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.800    modulated/M_ctr_q_reg_n_0_[6]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  modulated/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    modulated/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.055    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    modulated/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.539    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  modulated/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.801    modulated/M_ctr_q_reg_n_0_[2]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  modulated/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    modulated/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.056    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    modulated/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.539    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  modulated/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.801    modulated/M_ctr_q_reg_n_0_[2]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.945 r  modulated/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    modulated/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.056    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    modulated/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.538    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  modulated/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.800    modulated/M_ctr_q_reg_n_0_[6]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.944 r  modulated/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    modulated/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.055    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    modulated/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.539    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 f  modulated/M_ctr_q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.852    modulated/M_ctr_q_reg_n_0_[0]
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  modulated/M_ctr_q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.897    modulated/M_ctr_q[0]_i_2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.967 r  modulated/M_ctr_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    modulated/M_ctr_q_reg[0]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.056    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    modulated/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.595     1.539    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.680 r  modulated/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.180     1.860    modulated/M_ctr_q_reg_n_0_[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.970 r  modulated/M_ctr_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.970    modulated/M_ctr_q_reg[0]_i_1_n_6
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.866     2.056    modulated/CLK
    SLICE_X0Y6           FDRE                                         r  modulated/M_ctr_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.644    modulated/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.538    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  modulated/M_ctr_q_reg[5]/Q
                         net (fo=1, routed)           0.180     1.859    modulated/M_ctr_q_reg_n_0_[5]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.969 r  modulated/M_ctr_q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.969    modulated/M_ctr_q_reg[4]_i_1_n_6
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.055    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[5]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    modulated/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.538    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  modulated/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.855    modulated/M_ctr_q_reg_n_0_[4]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.970 r  modulated/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    modulated/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.055    modulated/CLK
    SLICE_X0Y7           FDRE                                         r  modulated/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.643    modulated/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 modulated/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulated/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.594     1.538    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  modulated/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.176     1.855    modulated/M_ctr_q_reg_n_0_[8]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.970 r  modulated/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    modulated/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.865     2.055    modulated/CLK
    SLICE_X0Y8           FDRE                                         r  modulated/M_ctr_q_reg[8]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.643    modulated/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     modulated/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     modulated/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     modulated/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     modulated/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     modulated/M_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     modulated/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     modulated/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y7     modulated/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     modulated/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     modulated/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     modulated/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     modulated/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     modulated/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     modulated/M_ctr_q_reg[5]/C



