sch2hdl,-intstyle,ise,-family,spartan6,-flat,-suppress,-vhdl,/home/afr/WS16-17/hwprak/vhdl-projects/xilinxproject-versuch3/Digital_BCD_Clock.vhf,-w,/home/afr/WS16-17/hwprak/vhdl-projects/xilinxproject-versuch3/Digital_BCD_Clock.sch
