/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:27 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_GENAX_H__
#define BCHP_RAAGA_AX_GENAX_H__

/***************************************************************************
 *RAAGA_AX_GENAX
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_REVISION             0x00c44000 /* [RO] Revision ID */
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG          0x00c44004 /* [RW] Cluster Configuration Register */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR 0x00c44008 /* [RW] DMEM Cluster Package Address */
#define BCHP_RAAGA_AX_GENAX_CTRL                 0x00c4400c /* [RW] Control Register */
#define BCHP_RAAGA_AX_GENAX_STATUS               0x00c44010 /* [RO] Status Register */
#define BCHP_RAAGA_AX_GENAX_CFG                  0x00c44014 /* [RW] Configuration Register */
#define BCHP_RAAGA_AX_GENAX_DEBUG_DMEM_ADDR      0x00c44438 /* [RW] Misc configuration */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG             0x00c4443c /* [RW] Misc configuration */
#define BCHP_RAAGA_AX_GENAX_QP_CFG               0x00c44440 /* [RW] Qp configuration */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG         0x00c44444 /* [RW] Priority configuration */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0           0x00c4451c /* [RW] H.264 Specific Register 0 */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_ADDR 0x00c44530 /* [RW] Left MB Public MB Info DMEM Address */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_ADDR 0x00c44534 /* [RW] Up Left MB Public MB Info DMEM Address */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_ADDR  0x00c44538 /* [RW] Current MB Private MB Info DMEM Address */
#define BCHP_RAAGA_AX_GENAX_R2ID_WDATA           0x00c4453c /* [RW] Peek and Poke LCM/LDM RBUS Write Data */
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD             0x00c44540 /* [RW] Peek and Poke Command Register for LCM and LDM */
#define BCHP_RAAGA_AX_GENAX_R2ID_ADDR            0x00c44544 /* [RW] LCM or LDM Address for peek/poke access */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO            0x00c44548 /* [RW] Set Peek/poke in Auto increment mode */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG    0x00c4454c /* [RW] Peek trigger in auto inc mode */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_ADDRESS_STATUS 0x00c44550 /* [RO] Current address for peek/poke operation in auto inc mode. */
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS     0x00c44554 /* [RO] Peek and Poke Interface Status */
#define BCHP_RAAGA_AX_GENAX_ID2R_RDATA           0x00c44558 /* [RO] Peek and Poke LCM/LDM RBUS Read Data */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO 0x00c4457c /* [RO] Left MB Public MB Info */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO 0x00c44580 /* [RO] UpLeft MB Public MB Info */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO   0x00c44584 /* [RO] Up MB Public MB Info */
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO 0x00c44588 /* [RO] UpRight MB Public MB Info */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0  0x00c4458c /* [RO] Current MB Public MB Info 0 */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1  0x00c44590 /* [RO] Current MB Public MB Info 1 */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2  0x00c44594 /* [RO] Current MB Public MB Info 2 */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3  0x00c44598 /* [RO] Current MB Public MB Info 3 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0     0x00c4459c /* [RO] Private MB Info 0 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1     0x00c445a0 /* [RO] Private MB Info 1 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2     0x00c445a4 /* [RO] Private MB Info 2 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3     0x00c445a8 /* [RO] Private MB Info 3 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4     0x00c445ac /* [RO] Private MB Info 4 */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5     0x00c445b0 /* [RO] Private MB Info 5 */
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS        0x00c445b4 /* [RO] Marker Status Register */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS      0x00c445b8 /* [RO] Internal Status Register */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_STATUS 0x00c445bc /* [RO] DMEM Cluster Package Address Status */
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS         0x00c445c0 /* [RO] Error Status Register */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT    0x00c445c4 /* [RW] ALU SM Interlock Wait Counter */
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT     0x00c445c8 /* [RW] MT SM Interlock Wait Counter */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT    0x00c445cc /* [RW] ALU SM Idle Counter */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0       0x00c445d0 /* [RO] IFD SM Status 0 */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1       0x00c445d4 /* [RO] IFD SM Status 1 */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0        0x00c445d8 /* [RO] CM SM Status 0 */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1        0x00c445dc /* [RO] CM SM Status 1 */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0        0x00c445e0 /* [RO] MT SM Status 0 */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1        0x00c445e4 /* [RO] MT SM Status 1 */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS        0x00c445e8 /* [RO] RXI IF Status */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG         0x00c445ec /* [RO] ALU Top Level FSM Debug */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0    0x00c445f0 /* [RO] ALU Macro FSM Debug 0 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1    0x00c445f4 /* [RO] ALU Macro FSM Debug 1 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2    0x00c445f8 /* [RO] ALU Macro FSM Debug 2 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3    0x00c445fc /* [RO] ALU Macro FSM Debug 3 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4    0x00c44600 /* [RO] ALU Macro FSM Debug 4 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_5    0x00c44604 /* [RO] ALU Macro FSM Debug 5 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6    0x00c44608 /* [RO] ALU Macro FSM Debug 6 */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7    0x00c4460c /* [RO] ALU Macro FSM Debug 7 */
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS0    0x00c44610 /* [RO] Interlock status for ID [31:00] */
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS1    0x00c44614 /* [RO] Interlock status for ID [63:32] */

/***************************************************************************
 *REVISION - Revision ID
 ***************************************************************************/
/* RAAGA_AX_GENAX :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_REVISION_reserved0_MASK                0xffff0000
#define BCHP_RAAGA_AX_GENAX_REVISION_reserved0_SHIFT               16

/* RAAGA_AX_GENAX :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_AX_GENAX_REVISION_MAJOR_MASK                    0x0000ff00
#define BCHP_RAAGA_AX_GENAX_REVISION_MAJOR_SHIFT                   8
#define BCHP_RAAGA_AX_GENAX_REVISION_MAJOR_DEFAULT                 0x00000001

/* RAAGA_AX_GENAX :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_AX_GENAX_REVISION_MINOR_MASK                    0x000000ff
#define BCHP_RAAGA_AX_GENAX_REVISION_MINOR_SHIFT                   0
#define BCHP_RAAGA_AX_GENAX_REVISION_MINOR_DEFAULT                 0x00000010

/***************************************************************************
 *CLUSTER_CFG - Cluster Configuration Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CLUSTER_CFG :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_reserved0_MASK             0xfff00000
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_reserved0_SHIFT            20

/* RAAGA_AX_GENAX :: CLUSTER_CFG :: PUBLIC_MB_INFO_INCR [19:12] */
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_MASK   0x000ff000
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_SHIFT  12
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_DEFAULT 0x00000030

/* RAAGA_AX_GENAX :: CLUSTER_CFG :: PRIVATE_MB_INFO_INCR [11:04] */
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_MASK  0x00000ff0
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_SHIFT 4
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_DEFAULT 0x00000040

/* RAAGA_AX_GENAX :: CLUSTER_CFG :: NUMB_MBLKS_PER_CLUSTER [03:00] */
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_MASK 0x0000000f
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_DEFAULT 0x00000004

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR - DMEM Cluster Package Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_CLUSTER_INFO_PTR :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_VAL_MASK         0xffffffff
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_VAL_SHIFT        0
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_VAL_DEFAULT      0x00000000

/***************************************************************************
 *CTRL - Control Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CTRL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_GENAX_CTRL_reserved0_MASK                    0xfffffffc
#define BCHP_RAAGA_AX_GENAX_CTRL_reserved0_SHIFT                   2

/* RAAGA_AX_GENAX :: CTRL :: CMD [01:00] */
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_MASK                          0x00000003
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_SHIFT                         0
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_DEFAULT                       0x00000002
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_GO                            0
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_PAUSE                         1
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_HALT                          2
#define BCHP_RAAGA_AX_GENAX_CTRL_CMD_CONTINUE                      3

/***************************************************************************
 *STATUS - Status Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_GENAX_STATUS_reserved0_MASK                  0xfffffffe
#define BCHP_RAAGA_AX_GENAX_STATUS_reserved0_SHIFT                 1

/* RAAGA_AX_GENAX :: STATUS :: DONE [00:00] */
#define BCHP_RAAGA_AX_GENAX_STATUS_DONE_MASK                       0x00000001
#define BCHP_RAAGA_AX_GENAX_STATUS_DONE_SHIFT                      0
#define BCHP_RAAGA_AX_GENAX_STATUS_DONE_DEFAULT                    0x00000000

/***************************************************************************
 *CFG - Configuration Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CFG :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_CFG_reserved0_MASK                     0xffff0000
#define BCHP_RAAGA_AX_GENAX_CFG_reserved0_SHIFT                    16

/* RAAGA_AX_GENAX :: CFG :: LOGIC_RESET_ON_ERROR [15:15] */
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_ERROR_MASK          0x00008000
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_ERROR_SHIFT         15
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_ERROR_DEFAULT       0x00000001
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_ERROR_DISABLE       0
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_ERROR_ENABLE        1

/* RAAGA_AX_GENAX :: CFG :: LOGIC_RESET_ON_STOP [14:14] */
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_STOP_MASK           0x00004000
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_STOP_SHIFT          14
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_STOP_DEFAULT        0x00000001
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_STOP_DISABLE        0
#define BCHP_RAAGA_AX_GENAX_CFG_LOGIC_RESET_ON_STOP_ENABLE         1

/* RAAGA_AX_GENAX :: CFG :: INTR_ON_STOP [13:13] */
#define BCHP_RAAGA_AX_GENAX_CFG_INTR_ON_STOP_MASK                  0x00002000
#define BCHP_RAAGA_AX_GENAX_CFG_INTR_ON_STOP_SHIFT                 13
#define BCHP_RAAGA_AX_GENAX_CFG_INTR_ON_STOP_DEFAULT               0x00000001
#define BCHP_RAAGA_AX_GENAX_CFG_INTR_ON_STOP_DISABLE               0
#define BCHP_RAAGA_AX_GENAX_CFG_INTR_ON_STOP_ENABLE                1

/* RAAGA_AX_GENAX :: CFG :: EXEC_MODE [12:11] */
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_MASK                     0x00001800
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_SHIFT                    11
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_DEFAULT                  0x00000000
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_FULL_SPEED               0
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_SINGLE_STEP              1
#define BCHP_RAAGA_AX_GENAX_CFG_EXEC_MODE_SELF_SINGLE_STEP         2

/* RAAGA_AX_GENAX :: CFG :: CODE_MEM_START_ADDR [10:00] */
#define BCHP_RAAGA_AX_GENAX_CFG_CODE_MEM_START_ADDR_MASK           0x000007ff
#define BCHP_RAAGA_AX_GENAX_CFG_CODE_MEM_START_ADDR_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_CFG_CODE_MEM_START_ADDR_DEFAULT        0x00000000

/***************************************************************************
 *DMEM_BASE_ADDR%i - DMEM Base Address
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_ARRAY_BASE             0x00c44018
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_ARRAY_START            0
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_ARRAY_END              47
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *DMEM_BASE_ADDR%i - DMEM Base Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_BASE_ADDRi :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_VAL_MASK               0xffffffff
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_VAL_SHIFT              0
#define BCHP_RAAGA_AX_GENAX_DMEM_BASE_ADDRi_VAL_DEFAULT            0x00000000


/***************************************************************************
 *DMEM_CLUSTER_OFFSET%i - DMEM Cluster Offset Address
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_ARRAY_BASE        0x00c440d8
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_ARRAY_START       0
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_ARRAY_END         47
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMEM_CLUSTER_OFFSET%i - DMEM Cluster Offset Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_CLUSTER_OFFSETi :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_reserved0_MASK    0xffff0000
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_reserved0_SHIFT   16

/* RAAGA_AX_GENAX :: DMEM_CLUSTER_OFFSETi :: VAL [15:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_VAL_MASK          0x0000ffff
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_VAL_SHIFT         0
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_OFFSETi_VAL_DEFAULT       0x00000000


/***************************************************************************
 *DMEM_MBLK_INCR%i - DMEM Macroblock Increment Address
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_ARRAY_BASE             0x00c44198
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_ARRAY_START            0
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_ARRAY_END              47
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *DMEM_MBLK_INCR%i - DMEM Macroblock Increment Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_MBLK_INCRi :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_reserved0_MASK         0xffff0000
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_reserved0_SHIFT        16

/* RAAGA_AX_GENAX :: DMEM_MBLK_INCRi :: VAL [15:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_VAL_MASK               0x0000ffff
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_VAL_SHIFT              0
#define BCHP_RAAGA_AX_GENAX_DMEM_MBLK_INCRi_VAL_DEFAULT            0x00000000


/***************************************************************************
 *DMEM_USED_ADDR%i - DMEM Address Status
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_ARRAY_BASE             0x00c44258
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_ARRAY_START            0
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_ARRAY_END              47
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *DMEM_USED_ADDR%i - DMEM Address Status
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_USED_ADDRi :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_VAL_MASK               0xffffffff
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_VAL_SHIFT              0
#define BCHP_RAAGA_AX_GENAX_DMEM_USED_ADDRi_VAL_DEFAULT            0x00000000


/***************************************************************************
 *LDM_ADDR%i - Local Data Memory Pointer Address
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_ARRAY_BASE                   0x00c44318
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_ARRAY_START                  0
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_ARRAY_END                    71
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_ARRAY_ELEMENT_SIZE           32

/***************************************************************************
 *LDM_ADDR%i - Local Data Memory Pointer Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: LDM_ADDRi :: reserved0 [31:13] */
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_reserved0_MASK               0xffffe000
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_reserved0_SHIFT              13

/* RAAGA_AX_GENAX :: LDM_ADDRi :: VAL [12:00] */
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_VAL_MASK                     0x00001fff
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_VAL_SHIFT                    0
#define BCHP_RAAGA_AX_GENAX_LDM_ADDRi_VAL_DEFAULT                  0x00000000


/***************************************************************************
 *DEBUG_DMEM_ADDR - Misc configuration
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DEBUG_DMEM_ADDR :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_DEBUG_DMEM_ADDR_VAL_MASK               0xffffffff
#define BCHP_RAAGA_AX_GENAX_DEBUG_DMEM_ADDR_VAL_SHIFT              0
#define BCHP_RAAGA_AX_GENAX_DEBUG_DMEM_ADDR_VAL_DEFAULT            0x00000000

/***************************************************************************
 *MISC_CFG - Misc configuration
 ***************************************************************************/
/* RAAGA_AX_GENAX :: MISC_CFG :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_reserved0_MASK                0xfff00000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_reserved0_SHIFT               20

/* RAAGA_AX_GENAX :: MISC_CFG :: DEBUG_DMEM_START_POS [19:15] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_START_POS_MASK     0x000f8000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_START_POS_SHIFT    15
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_START_POS_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: MISC_CFG :: DEBUG_DMEM_TFR_SIZE [14:10] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_TFR_SIZE_MASK      0x00007c00
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_TFR_SIZE_SHIFT     10
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_TFR_SIZE_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: MISC_CFG :: WAIT_ON_MT_SM [09:09] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_MT_SM_MASK            0x00000200
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_MT_SM_SHIFT           9
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_MT_SM_DEFAULT         0x00000001
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_MT_SM_DISABLE         0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_MT_SM_ENABLE          1

/* RAAGA_AX_GENAX :: MISC_CFG :: WAIT_ON_RXI_ARB_ACK [08:08] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_RXI_ARB_ACK_MASK      0x00000100
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_RXI_ARB_ACK_SHIFT     8
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_RXI_ARB_ACK_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_RXI_ARB_ACK_DISABLE   0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_RXI_ARB_ACK_ENABLE    1

/* RAAGA_AX_GENAX :: MISC_CFG :: WAIT_ON_ALL_ALU [07:07] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_ALL_ALU_MASK          0x00000080
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_ALL_ALU_SHIFT         7
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_ALL_ALU_DEFAULT       0x00000000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_ALL_ALU_DISABLE       0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_WAIT_ON_ALL_ALU_ENABLE        1

/* RAAGA_AX_GENAX :: MISC_CFG :: FORCED_DYNAMIC_SCHEDULING [06:06] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_FORCED_DYNAMIC_SCHEDULING_MASK 0x00000040
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_FORCED_DYNAMIC_SCHEDULING_SHIFT 6
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_FORCED_DYNAMIC_SCHEDULING_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_FORCED_DYNAMIC_SCHEDULING_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_FORCED_DYNAMIC_SCHEDULING_ENABLE 1

/* RAAGA_AX_GENAX :: MISC_CFG :: DEBUG_DMEM_EN [05:05] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_EN_MASK            0x00000020
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_EN_SHIFT           5
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_EN_DEFAULT         0x00000000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_EN_DISABLE         0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_DEBUG_DMEM_EN_ENABLE          1

/* RAAGA_AX_GENAX :: MISC_CFG :: MBINFO_BYP [04:04] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_MBINFO_BYP_MASK               0x00000010
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_MBINFO_BYP_SHIFT              4
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_MBINFO_BYP_DEFAULT            0x00000000
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_MBINFO_BYP_DISABLE            0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_MBINFO_BYP_ENABLE             1

/* RAAGA_AX_GENAX :: MISC_CFG :: REGISTER_ACCESS_RELEASE_DURATION [03:00] */
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_REGISTER_ACCESS_RELEASE_DURATION_MASK 0x0000000f
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_REGISTER_ACCESS_RELEASE_DURATION_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_MISC_CFG_REGISTER_ACCESS_RELEASE_DURATION_DEFAULT 0x00000008

/***************************************************************************
 *QP_CFG - Qp configuration
 ***************************************************************************/
/* RAAGA_AX_GENAX :: QP_CFG :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_GENAX_QP_CFG_reserved0_MASK                  0xffffffc0
#define BCHP_RAAGA_AX_GENAX_QP_CFG_reserved0_SHIFT                 6

/* RAAGA_AX_GENAX :: QP_CFG :: VAL [05:00] */
#define BCHP_RAAGA_AX_GENAX_QP_CFG_VAL_MASK                        0x0000003f
#define BCHP_RAAGA_AX_GENAX_QP_CFG_VAL_SHIFT                       0
#define BCHP_RAAGA_AX_GENAX_QP_CFG_VAL_DEFAULT                     0x00000000

/***************************************************************************
 *PRIORITY_CFG - Priority configuration
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIORITY_CFG :: reserved0 [31:07] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_reserved0_MASK            0xffffff80
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_reserved0_SHIFT           7

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: ALU0_LDM_PRIORITY [06:06] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_ALU0_LDM_PRIORITY_MASK    0x00000040
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_ALU0_LDM_PRIORITY_SHIFT   6
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_ALU0_LDM_PRIORITY_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_ALU0_LDM_PRIORITY_HIGH    1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_ALU0_LDM_PRIORITY_LOW     0

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: MT_SM_LDM_PRIORITY [05:05] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_LDM_PRIORITY_MASK   0x00000020
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_LDM_PRIORITY_SHIFT  5
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_LDM_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_LDM_PRIORITY_HIGH   1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_LDM_PRIORITY_LOW    0

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: RBUS_LDM_PRIORITY [04:04] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_RBUS_LDM_PRIORITY_MASK    0x00000010
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_RBUS_LDM_PRIORITY_SHIFT   4
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_RBUS_LDM_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_RBUS_LDM_PRIORITY_HIGH    1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_RBUS_LDM_PRIORITY_LOW     0

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: reserved1 [03:03] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_reserved1_MASK            0x00000008
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_reserved1_SHIFT           3

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: CM_SM0_DMEM_PRIORITY [02:02] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_CM_SM0_DMEM_PRIORITY_MASK 0x00000004
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_CM_SM0_DMEM_PRIORITY_SHIFT 2
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_CM_SM0_DMEM_PRIORITY_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_CM_SM0_DMEM_PRIORITY_HIGH 1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_CM_SM0_DMEM_PRIORITY_LOW  0

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: MT_SM_DMEM_PRIORITY [01:01] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_DMEM_PRIORITY_MASK  0x00000002
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_DMEM_PRIORITY_SHIFT 1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_DMEM_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_DMEM_PRIORITY_HIGH  1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_MT_SM_DMEM_PRIORITY_LOW   0

/* RAAGA_AX_GENAX :: PRIORITY_CFG :: DEBUG_DMEM_PRIORITY [00:00] */
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_DEBUG_DMEM_PRIORITY_MASK  0x00000001
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_DEBUG_DMEM_PRIORITY_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_DEBUG_DMEM_PRIORITY_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_DEBUG_DMEM_PRIORITY_HIGH  1
#define BCHP_RAAGA_AX_GENAX_PRIORITY_CFG_DEBUG_DMEM_PRIORITY_LOW   0

/***************************************************************************
 *COST%i - Cost Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_COSTi_ARRAY_BASE                       0x00c44448
#define BCHP_RAAGA_AX_GENAX_COSTi_ARRAY_START                      0
#define BCHP_RAAGA_AX_GENAX_COSTi_ARRAY_END                        15
#define BCHP_RAAGA_AX_GENAX_COSTi_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *COST%i - Cost Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: COSTi :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_COSTi_VAL_MASK                         0xffffffff
#define BCHP_RAAGA_AX_GENAX_COSTi_VAL_SHIFT                        0
#define BCHP_RAAGA_AX_GENAX_COSTi_VAL_DEFAULT                      0x00000000


/***************************************************************************
 *CONDITION%i - Condition Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_ARRAY_BASE                  0x00c44488
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_ARRAY_START                 0
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_ARRAY_END                   15
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *CONDITION%i - Condition Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CONDITIONi :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_reserved0_MASK              0xfffffffe
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_reserved0_SHIFT             1

/* RAAGA_AX_GENAX :: CONDITIONi :: VAL [00:00] */
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_VAL_MASK                    0x00000001
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_VAL_SHIFT                   0
#define BCHP_RAAGA_AX_GENAX_CONDITIONi_VAL_DEFAULT                 0x00000000


/***************************************************************************
 *REPEAT_START_COUNT%i - Repeat Start Count Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_ARRAY_BASE         0x00c444c8
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_ARRAY_START        0
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_ARRAY_END          3
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *REPEAT_START_COUNT%i - Repeat Start Count Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: REPEAT_START_COUNTi :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_reserved0_MASK     0xffffff00
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_reserved0_SHIFT    8

/* RAAGA_AX_GENAX :: REPEAT_START_COUNTi :: VAL [07:00] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_VAL_MASK           0x000000ff
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_VAL_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_COUNTi_VAL_DEFAULT        0x00000000


/***************************************************************************
 *INDEX%i - Index Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_INDEXi_ARRAY_BASE                      0x00c444d8
#define BCHP_RAAGA_AX_GENAX_INDEXi_ARRAY_START                     0
#define BCHP_RAAGA_AX_GENAX_INDEXi_ARRAY_END                       3
#define BCHP_RAAGA_AX_GENAX_INDEXi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *INDEX%i - Index Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: INDEXi :: reserved0 [31:04] */
#define BCHP_RAAGA_AX_GENAX_INDEXi_reserved0_MASK                  0xfffffff0
#define BCHP_RAAGA_AX_GENAX_INDEXi_reserved0_SHIFT                 4

/* RAAGA_AX_GENAX :: INDEXi :: VAL [03:00] */
#define BCHP_RAAGA_AX_GENAX_INDEXi_VAL_MASK                        0x0000000f
#define BCHP_RAAGA_AX_GENAX_INDEXi_VAL_SHIFT                       0
#define BCHP_RAAGA_AX_GENAX_INDEXi_VAL_DEFAULT                     0x00000000


/***************************************************************************
 *SCRATCH%i - Scratch Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_ARRAY_BASE                    0x00c444e8
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_ARRAY_START                   0
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_ARRAY_END                     12
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *SCRATCH%i - Scratch Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: SCRATCHi :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_VAL_MASK                      0xffffffff
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_VAL_SHIFT                     0
#define BCHP_RAAGA_AX_GENAX_SCRATCHi_VAL_DEFAULT                   0x00000000


/***************************************************************************
 *H_264_REG0 - H.264 Specific Register 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: H_264_REG0 :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_reserved0_MASK              0xff000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_reserved0_SHIFT             24

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I16X16_VERT_PRED [23:23] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_VERT_PRED_MASK  0x00800000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_VERT_PRED_SHIFT 23
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_VERT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_VERT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_VERT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I16X16_HOR_PRED [22:22] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_HOR_PRED_MASK   0x00400000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_HOR_PRED_SHIFT  22
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_HOR_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_HOR_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_HOR_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I16X16_DC_PRED [21:21] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_DC_PRED_MASK    0x00200000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_DC_PRED_SHIFT   21
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_DC_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_DC_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_DC_PRED_ENABLE  1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I16X16_PLANE_PRED [20:20] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_PLANE_PRED_MASK 0x00100000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_PLANE_PRED_SHIFT 20
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_PLANE_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_PLANE_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I16X16_PLANE_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_VERT_PRED [19:19] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_PRED_MASK    0x00080000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_PRED_SHIFT   19
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_PRED_ENABLE  1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_HOR_PRED [18:18] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_PRED_MASK     0x00040000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_PRED_SHIFT    18
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_PRED_DEFAULT  0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_PRED_DISABLE  0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_PRED_ENABLE   1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_DC_PRED [17:17] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DC_PRED_MASK      0x00020000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DC_PRED_SHIFT     17
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DC_PRED_DEFAULT   0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DC_PRED_DISABLE   0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DC_PRED_ENABLE    1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_DIAG_DOWN_LEFT_PRED [16:16] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_LEFT_PRED_MASK 0x00010000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_LEFT_PRED_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_LEFT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_LEFT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_LEFT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_DIAG_DOWN_RIGHT_PRED [15:15] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_RIGHT_PRED_MASK 0x00008000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_RIGHT_PRED_SHIFT 15
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_RIGHT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_RIGHT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_DIAG_DOWN_RIGHT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_VERT_RIGHT_PRED [14:14] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_RIGHT_PRED_MASK 0x00004000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_RIGHT_PRED_SHIFT 14
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_RIGHT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_RIGHT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_RIGHT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_HOR_DOWN_PRED [13:13] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_DOWN_PRED_MASK 0x00002000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_DOWN_PRED_SHIFT 13
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_DOWN_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_DOWN_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_DOWN_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_VERT_LEFT_PRED [12:12] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_LEFT_PRED_MASK 0x00001000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_LEFT_PRED_SHIFT 12
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_LEFT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_LEFT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_VERT_LEFT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: LUMA_I4X4_HOR_UP_PRED [11:11] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_UP_PRED_MASK  0x00000800
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_UP_PRED_SHIFT 11
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_UP_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_UP_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_LUMA_I4X4_HOR_UP_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: CHROMA_I8X8_DC_PRED [10:10] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_DC_PRED_MASK    0x00000400
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_DC_PRED_SHIFT   10
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_DC_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_DC_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_DC_PRED_ENABLE  1

/* RAAGA_AX_GENAX :: H_264_REG0 :: CHROMA_I8X8_HOR_PRED [09:09] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_HOR_PRED_MASK   0x00000200
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_HOR_PRED_SHIFT  9
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_HOR_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_HOR_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_HOR_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: CHROMA_I8X8_VERT_PRED [08:08] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_VERT_PRED_MASK  0x00000100
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_VERT_PRED_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_VERT_PRED_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_VERT_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_VERT_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: CHROMA_I8X8_PLANE_PRED [07:07] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_PLANE_PRED_MASK 0x00000080
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_PLANE_PRED_SHIFT 7
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_PLANE_PRED_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_PLANE_PRED_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_I8X8_PLANE_PRED_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: EQUAL_COST_COMPARATOR_WINNING_SIDE [06:06] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_EQUAL_COST_COMPARATOR_WINNING_SIDE_MASK 0x00000040
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_EQUAL_COST_COMPARATOR_WINNING_SIDE_SHIFT 6
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_EQUAL_COST_COMPARATOR_WINNING_SIDE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_EQUAL_COST_COMPARATOR_WINNING_SIDE_P2_winner 1
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_EQUAL_COST_COMPARATOR_WINNING_SIDE_P1_winner 0

/* RAAGA_AX_GENAX :: H_264_REG0 :: CONSTRAINED_INTRA_PRED_FLAG [05:05] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CONSTRAINED_INTRA_PRED_FLAG_MASK 0x00000020
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CONSTRAINED_INTRA_PRED_FLAG_SHIFT 5
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CONSTRAINED_INTRA_PRED_FLAG_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CONSTRAINED_INTRA_PRED_FLAG_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CONSTRAINED_INTRA_PRED_FLAG_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: CHROMA_COMPUTE_DC_SAD [04:04] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_COMPUTE_DC_SAD_MASK  0x00000010
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_COMPUTE_DC_SAD_SHIFT 4
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_COMPUTE_DC_SAD_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_COMPUTE_DC_SAD_DISABLE 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_CHROMA_COMPUTE_DC_SAD_ENABLE 1

/* RAAGA_AX_GENAX :: H_264_REG0 :: MSDIV_SATURATION [03:00] */
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_MASK       0x0000000f
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_SHIFT      0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_DEFAULT    0x00000000
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_16_Bit_Clipping 0
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_08_Bit_Clipping 8
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_09_Bit_Clipping 9
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_10_Bit_Clipping 10
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_11_Bit_Clipping 11
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_12_Bit_Clipping 12
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_13_Bit_Clipping 13
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_14_Bit_Clipping 14
#define BCHP_RAAGA_AX_GENAX_H_264_REG0_MSDIV_SATURATION_15_Bit_Clipping 15

/***************************************************************************
 *BREAKPOINT_CFG%i - Breakpoint Configuration
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ARRAY_BASE             0x00c44520
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ARRAY_START            0
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ARRAY_END              3
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *BREAKPOINT_CFG%i - Breakpoint Configuration
 ***************************************************************************/
/* RAAGA_AX_GENAX :: BREAKPOINT_CFGi :: reserved0 [31:12] */
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_reserved0_MASK         0xfffff000
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_reserved0_SHIFT        12

/* RAAGA_AX_GENAX :: BREAKPOINT_CFGi :: ENABLE [11:11] */
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ENABLE_MASK            0x00000800
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ENABLE_SHIFT           11
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ENABLE_DEFAULT         0x00000000
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ENABLE_DISABLE         0
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_ENABLE_ENABLE          1

/* RAAGA_AX_GENAX :: BREAKPOINT_CFGi :: CODE_MEM_ADDR [10:00] */
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_CODE_MEM_ADDR_MASK     0x000007ff
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_CODE_MEM_ADDR_SHIFT    0
#define BCHP_RAAGA_AX_GENAX_BREAKPOINT_CFGi_CODE_MEM_ADDR_DEFAULT  0x00000000


/***************************************************************************
 *LEFTMB_PUBLIC_MBINFO_ADDR - Left MB Public MB Info DMEM Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO_ADDR :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_ADDR_VAL_MASK     0xffffffff
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_ADDR_VAL_SHIFT    0
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_ADDR_VAL_DEFAULT  0x00000000

/***************************************************************************
 *UPLEFTMB_PUBLIC_MBINFO_ADDR - Up Left MB Public MB Info DMEM Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: UPLEFTMB_PUBLIC_MBINFO_ADDR :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_ADDR_VAL_MASK   0xffffffff
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_ADDR_VAL_SHIFT  0
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_ADDR_VAL_DEFAULT 0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_ADDR - Current MB Private MB Info DMEM Address
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_ADDR :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_ADDR_VAL_MASK           0xffffffff
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_ADDR_VAL_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_ADDR_VAL_DEFAULT        0x00000000

/***************************************************************************
 *R2ID_WDATA - Peek and Poke LCM/LDM RBUS Write Data
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_WDATA :: WR_DATA [31:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_WDATA_WR_DATA_MASK                0xffffffff
#define BCHP_RAAGA_AX_GENAX_R2ID_WDATA_WR_DATA_SHIFT               0
#define BCHP_RAAGA_AX_GENAX_R2ID_WDATA_WR_DATA_DEFAULT             0x00000000

/***************************************************************************
 *R2ID_CMD - Peek and Poke Command Register for LCM and LDM
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_CMD :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_reserved0_MASK                0xffffffc0
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_reserved0_SHIFT               6

/* RAAGA_AX_GENAX :: R2ID_CMD :: RD_WR_CMD [05:04] */
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_MASK                0x00000030
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_SHIFT               4
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_DEFAULT             0x00000000
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_IDLE                0
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_READ                1
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_RD_WR_CMD_WRITE               2

/* RAAGA_AX_GENAX :: R2ID_CMD :: reserved1 [03:01] */
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_reserved1_MASK                0x0000000e
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_reserved1_SHIFT               1

/* RAAGA_AX_GENAX :: R2ID_CMD :: MEMSEL [00:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_MEMSEL_MASK                   0x00000001
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_MEMSEL_SHIFT                  0
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_MEMSEL_DEFAULT                0x00000000
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_MEMSEL_LCM                    0
#define BCHP_RAAGA_AX_GENAX_R2ID_CMD_MEMSEL_LDM                    1

/***************************************************************************
 *R2ID_ADDR - LCM or LDM Address for peek/poke access
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_ADDR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_ADDR_ADDRESS_MASK                 0xffffffff
#define BCHP_RAAGA_AX_GENAX_R2ID_ADDR_ADDRESS_SHIFT                0
#define BCHP_RAAGA_AX_GENAX_R2ID_ADDR_ADDRESS_DEFAULT              0x00000000

/***************************************************************************
 *R2ID_AUTO - Set Peek/poke in Auto increment mode
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_AUTO :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_reserved0_MASK               0xfffffffe
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_reserved0_SHIFT              1

/* RAAGA_AX_GENAX :: R2ID_AUTO :: AUTO [00:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_AUTO_MASK                    0x00000001
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_AUTO_SHIFT                   0
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_AUTO_DEFAULT                 0x00000000
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_AUTO_DISABLE                 0
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_AUTO_ENABLE                  1

/***************************************************************************
 *R2ID_AUTO_RD_TRIG - Peek trigger in auto inc mode
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_AUTO_RD_TRIG :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG_reserved0_MASK       0xfffffffe
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG_reserved0_SHIFT      1

/* RAAGA_AX_GENAX :: R2ID_AUTO_RD_TRIG :: AUTO_MODE_READ_TRIG [00:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_MASK 0x00000001
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_DEFAULT 0x00000000

/***************************************************************************
 *R2ID_AUTO_ADDRESS_STATUS - Current address for peek/poke operation in auto inc mode.
 ***************************************************************************/
/* RAAGA_AX_GENAX :: R2ID_AUTO_ADDRESS_STATUS :: ADDRESS_STATUS [31:00] */
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_MASK 0xffffffff
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *PEEK_POKE_STATUS - Peek and Poke Interface Status
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PEEK_POKE_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_reserved0_SHIFT       2

/* RAAGA_AX_GENAX :: PEEK_POKE_STATUS :: LDM_PP_BUSY [01:01] */
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LDM_PP_BUSY_MASK      0x00000002
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LDM_PP_BUSY_SHIFT     1
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LDM_PP_BUSY_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PEEK_POKE_STATUS :: LCM_PP_BUSY [00:00] */
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LCM_PP_BUSY_MASK      0x00000001
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LCM_PP_BUSY_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS_LCM_PP_BUSY_DEFAULT   0x00000000

/***************************************************************************
 *ID2R_RDATA - Peek and Poke LCM/LDM RBUS Read Data
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ID2R_RDATA :: RD_DATA [31:00] */
#define BCHP_RAAGA_AX_GENAX_ID2R_RDATA_RD_DATA_MASK                0xffffffff
#define BCHP_RAAGA_AX_GENAX_ID2R_RDATA_RD_DATA_SHIFT               0
#define BCHP_RAAGA_AX_GENAX_ID2R_RDATA_RD_DATA_DEFAULT             0x00000000

/***************************************************************************
 *REPEAT_START_ADDR%i - Repeat Address Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_ARRAY_BASE          0x00c4455c
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_ARRAY_START         0
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_ARRAY_END           3
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *REPEAT_START_ADDR%i - Repeat Address Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: REPEAT_START_ADDRi :: reserved0 [31:11] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_reserved0_MASK      0xfffff800
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_reserved0_SHIFT     11

/* RAAGA_AX_GENAX :: REPEAT_START_ADDRi :: VAL [10:00] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_VAL_MASK            0x000007ff
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_VAL_SHIFT           0
#define BCHP_RAAGA_AX_GENAX_REPEAT_START_ADDRi_VAL_DEFAULT         0x00000000


/***************************************************************************
 *REPEAT_COUNT%i - Repeat Count Register
 ***************************************************************************/
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_ARRAY_BASE               0x00c4456c
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_ARRAY_START              0
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_ARRAY_END                3
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *REPEAT_COUNT%i - Repeat Count Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: REPEAT_COUNTi :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_reserved0_SHIFT          8

/* RAAGA_AX_GENAX :: REPEAT_COUNTi :: VAL [07:00] */
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_VAL_MASK                 0x000000ff
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_VAL_SHIFT                0
#define BCHP_RAAGA_AX_GENAX_REPEAT_COUNTi_VAL_DEFAULT              0x00000000


/***************************************************************************
 *LEFTMB_PUBLIC_MBINFO - Left MB Public MB Info
 ***************************************************************************/
/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_reserved0_MASK    0xff000000
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_reserved0_SHIFT   24

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: LEFT_3 [23:20] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_3_MASK       0x00f00000
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_3_SHIFT      20
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_3_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: LEFT_2 [19:16] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_2_MASK       0x000f0000
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_2_SHIFT      16
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_2_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: LEFT_1 [15:12] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_1_MASK       0x0000f000
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_1_SHIFT      12
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_1_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: LEFT_0 [11:08] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_0_MASK       0x00000f00
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_0_SHIFT      8
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_LEFT_0_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: reserved1 [07:06] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_reserved1_MASK    0x000000c0
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_reserved1_SHIFT   6

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: MB_TYPE [05:01] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_MASK      0x0000003e
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_SHIFT     1
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_I4X4      0
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_I16X16    1
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_P16X16    2
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_PSKIP     3
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_IPCM      5
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_I8X8      8
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_P16X16_8  10
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_TYPE_DUMMY     31

/* RAAGA_AX_GENAX :: LEFTMB_PUBLIC_MBINFO :: MB_AVAILABLE [00:00] */
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_MASK 0x00000001
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_DEFAULT 0x00000000

/***************************************************************************
 *UPLEFTMB_PUBLIC_MBINFO - UpLeft MB Public MB Info
 ***************************************************************************/
/* RAAGA_AX_GENAX :: UPLEFTMB_PUBLIC_MBINFO :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_reserved0_MASK  0xffffffc0
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_reserved0_SHIFT 6

/* RAAGA_AX_GENAX :: UPLEFTMB_PUBLIC_MBINFO :: MB_TYPE [05:01] */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_MASK    0x0000003e
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_SHIFT   1
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_I4X4    0
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_I16X16  1
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_P16X16  2
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_PSKIP   3
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_IPCM    5
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_I8X8    8
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_P16X16_8 10
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_TYPE_DUMMY   31

/* RAAGA_AX_GENAX :: UPLEFTMB_PUBLIC_MBINFO :: MB_AVAILABLE [00:00] */
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_MASK 0x00000001
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO_MB_AVAILABLE_DEFAULT 0x00000000

/***************************************************************************
 *UPMB_PUBLIC_MBINFO - Up MB Public MB Info
 ***************************************************************************/
/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_reserved0_MASK      0xff000000
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_reserved0_SHIFT     24

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: TOP_3 [23:20] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_3_MASK          0x00f00000
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_3_SHIFT         20
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_3_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: TOP_2 [19:16] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_2_MASK          0x000f0000
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_2_SHIFT         16
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_2_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: TOP_1 [15:12] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_1_MASK          0x0000f000
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_1_SHIFT         12
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_1_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: TOP_0 [11:08] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_0_MASK          0x00000f00
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_0_SHIFT         8
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_TOP_0_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: reserved1 [07:06] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_reserved1_MASK      0x000000c0
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_reserved1_SHIFT     6

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: MB_TYPE [05:01] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_MASK        0x0000003e
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_SHIFT       1
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_I4X4        0
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_I16X16      1
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_P16X16      2
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_PSKIP       3
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_IPCM        5
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_I8X8        8
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_P16X16_8    10
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_TYPE_DUMMY       31

/* RAAGA_AX_GENAX :: UPMB_PUBLIC_MBINFO :: MB_AVAILABLE [00:00] */
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_AVAILABLE_MASK   0x00000001
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_AVAILABLE_SHIFT  0
#define BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO_MB_AVAILABLE_DEFAULT 0x00000000

/***************************************************************************
 *UPRIGHTMB_PUBLIC_MBINFO - UpRight MB Public MB Info
 ***************************************************************************/
/* RAAGA_AX_GENAX :: UPRIGHTMB_PUBLIC_MBINFO :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_reserved0_MASK 0xffffffc0
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_reserved0_SHIFT 6

/* RAAGA_AX_GENAX :: UPRIGHTMB_PUBLIC_MBINFO :: MB_TYPE [05:01] */
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_MASK   0x0000003e
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_SHIFT  1
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_I4X4   0
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_I16X16 1
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_P16X16 2
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_PSKIP  3
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_IPCM   5
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_I8X8   8
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_P16X16_8 10
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_TYPE_DUMMY  31

/* RAAGA_AX_GENAX :: UPRIGHTMB_PUBLIC_MBINFO :: MB_AVAILABLE [00:00] */
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_AVAILABLE_MASK 0x00000001
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_AVAILABLE_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO_MB_AVAILABLE_DEFAULT 0x00000000

/***************************************************************************
 *CUR_PUBLIC_MBINFO_0 - Current MB Public MB Info 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: reserved0 [31:27] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_reserved0_MASK     0xf8000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_reserved0_SHIFT    27

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: IN_MB_TYPE [26:22] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_MASK    0x07c00000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_SHIFT   22
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_I4X4    0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_I16X16  1
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_P16X16  2
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_PSKIP   3
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_IPCM    5
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_I8X8    8
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_P16X16_8 10
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_IN_MB_TYPE_DUMMY   31

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: MV_Y [21:19] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_Y_MASK          0x00380000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_Y_SHIFT         19
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_Y_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: MV_X [18:16] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_X_MASK          0x00070000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_X_SHIFT         16
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MV_X_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: MB_MODE_CHROMA [15:12] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_MODE_CHROMA_MASK 0x0000f000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_MODE_CHROMA_SHIFT 12
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_MODE_CHROMA_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: CBP [11:06] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_CBP_MASK           0x00000fc0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_CBP_SHIFT          6
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_CBP_DEFAULT        0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: MB_TYPE [05:01] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_MASK       0x0000003e
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_SHIFT      1
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_DEFAULT    0x00000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_I4X4       0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_I16X16     1
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_P16X16     2
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_PSKIP      3
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_IPCM       5
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_I8X8       8
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_P16X16_8   10
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_TYPE_DUMMY      31

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_0 :: MB_AVAILABLE [00:00] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_AVAILABLE_MASK  0x00000001
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_AVAILABLE_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0_MB_AVAILABLE_DEFAULT 0x00000000

/***************************************************************************
 *CUR_PUBLIC_MBINFO_1 - Current MB Public MB Info 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_1 :: reserved0 [31:27] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1_reserved0_MASK     0xf8000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1_reserved0_SHIFT    27

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_1 :: CBF [26:00] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1_CBF_MASK           0x07ffffff
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1_CBF_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1_CBF_DEFAULT        0x00000000

/***************************************************************************
 *CUR_PUBLIC_MBINFO_2 - Current MB Public MB Info 2
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: TOP_3 [31:28] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_3_MASK         0xf0000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_3_SHIFT        28
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_3_DEFAULT      0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: TOP_2 [27:24] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_2_MASK         0x0f000000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_2_SHIFT        24
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_2_DEFAULT      0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: TOP_1 [23:20] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_1_MASK         0x00f00000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_1_SHIFT        20
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_1_DEFAULT      0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: TOP_0 [19:16] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_0_MASK         0x000f0000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_0_SHIFT        16
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_TOP_0_DEFAULT      0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: LEFT_3 [15:12] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_3_MASK        0x0000f000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_3_SHIFT       12
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_3_DEFAULT     0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: LEFT_2 [11:08] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_2_MASK        0x00000f00
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_2_SHIFT       8
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_2_DEFAULT     0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: LEFT_1 [07:04] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_1_MASK        0x000000f0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_1_SHIFT       4
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_1_DEFAULT     0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_2 :: LEFT_0 [03:00] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_0_MASK        0x0000000f
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_0_SHIFT       0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2_LEFT_0_DEFAULT     0x00000000

/***************************************************************************
 *CUR_PUBLIC_MBINFO_3 - Current MB Public MB Info 3
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_3 :: reserved0 [31:12] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_reserved0_MASK     0xfffff000
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_reserved0_SHIFT    12

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_3 :: INTRA_QP [11:06] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_INTRA_QP_MASK      0x00000fc0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_INTRA_QP_SHIFT     6
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_INTRA_QP_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: CUR_PUBLIC_MBINFO_3 :: QP [05:00] */
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_QP_MASK            0x0000003f
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_QP_SHIFT           0
#define BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3_QP_DEFAULT         0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_0 - Private MB Info 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: reserved0 [31:30] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_reserved0_MASK        0xc0000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_reserved0_SHIFT       30

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: MC_CHROMA_SHIFT_Y_COUNT [29:26] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_COUNT_MASK 0x3c000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_COUNT_SHIFT 26
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_COUNT_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: MC_CHROMA_SHIFT_Y_DIR [25:25] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_DIR_MASK 0x02000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_DIR_SHIFT 25
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_Y_DIR_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: MC_CHROMA_SHIFT_X_COUNT [24:21] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_COUNT_MASK 0x01e00000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_COUNT_SHIFT 21
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_COUNT_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: MC_CHROMA_SHIFT_X_DIR [20:20] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_DIR_MASK 0x00100000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_DIR_SHIFT 20
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MC_CHROMA_SHIFT_X_DIR_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: MB_MODE_LUMA [19:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MB_MODE_LUMA_MASK     0x000f0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MB_MODE_LUMA_SHIFT    16
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_MB_MODE_LUMA_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_0 :: LAMBDA [15:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_LAMBDA_MASK           0x0000ffff
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_LAMBDA_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0_LAMBDA_DEFAULT        0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_1 - Private MB Info 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_7 [31:28] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_7_MASK     0xf0000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_7_SHIFT    28
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_7_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_6 [27:24] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_6_MASK     0x0f000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_6_SHIFT    24
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_6_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_5 [23:20] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_5_MASK     0x00f00000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_5_SHIFT    20
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_5_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_4 [19:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_4_MASK     0x000f0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_4_SHIFT    16
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_4_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_3 [15:12] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_3_MASK     0x0000f000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_3_SHIFT    12
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_3_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_2 [11:08] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_2_MASK     0x00000f00
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_2_SHIFT    8
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_2_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_1 [07:04] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_1_MASK     0x000000f0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_1_SHIFT    4
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_1_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_1 :: I4X4_PMODE_0 [03:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_0_MASK     0x0000000f
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_0_SHIFT    0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1_I4X4_PMODE_0_DEFAULT  0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_2 - Private MB Info 2
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_15 [31:28] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_15_MASK    0xf0000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_15_SHIFT   28
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_15_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_14 [27:24] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_14_MASK    0x0f000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_14_SHIFT   24
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_14_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_13 [23:20] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_13_MASK    0x00f00000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_13_SHIFT   20
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_13_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_12 [19:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_12_MASK    0x000f0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_12_SHIFT   16
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_12_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_11 [15:12] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_11_MASK    0x0000f000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_11_SHIFT   12
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_11_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_10 [11:08] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_10_MASK    0x00000f00
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_10_SHIFT   8
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_10_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_9 [07:04] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_9_MASK     0x000000f0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_9_SHIFT    4
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_9_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_2 :: I4X4_PMODE_8 [03:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_8_MASK     0x0000000f
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_8_SHIFT    0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2_I4X4_PMODE_8_DEFAULT  0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_3 - Private MB Info 3
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_7 [31:28] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_7_MASK      0xf0000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_7_SHIFT     28
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_7_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_6 [27:24] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_6_MASK      0x0f000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_6_SHIFT     24
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_6_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_5 [23:20] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_5_MASK      0x00f00000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_5_SHIFT     20
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_5_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_4 [19:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_4_MASK      0x000f0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_4_SHIFT     16
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_4_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_3 [15:12] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_3_MASK      0x0000f000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_3_SHIFT     12
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_3_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_2 [11:08] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_2_MASK      0x00000f00
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_2_SHIFT     8
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_2_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_1 [07:04] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_1_MASK      0x000000f0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_1_SHIFT     4
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_1_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_3 :: I4X4_MODE_0 [03:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_0_MASK      0x0000000f
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_0_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3_I4X4_MODE_0_DEFAULT   0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_4 - Private MB Info 4
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_15 [31:28] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_15_MASK     0xf0000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_15_SHIFT    28
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_15_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_14 [27:24] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_14_MASK     0x0f000000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_14_SHIFT    24
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_14_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_13 [23:20] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_13_MASK     0x00f00000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_13_SHIFT    20
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_13_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_12 [19:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_12_MASK     0x000f0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_12_SHIFT    16
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_12_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_11 [15:12] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_11_MASK     0x0000f000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_11_SHIFT    12
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_11_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_10 [11:08] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_10_MASK     0x00000f00
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_10_SHIFT    8
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_10_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_9 [07:04] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_9_MASK      0x000000f0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_9_SHIFT     4
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_9_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_4 :: I4X4_MODE_8 [03:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_8_MASK      0x0000000f
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_8_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4_I4X4_MODE_8_DEFAULT   0x00000000

/***************************************************************************
 *PRIVATE_MBINFO_5 - Private MB Info 5
 ***************************************************************************/
/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_5 :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_reserved0_MASK        0xffff0000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_reserved0_SHIFT       16

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_5 :: I8X8_MODE_3 [15:12] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_3_MASK      0x0000f000
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_3_SHIFT     12
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_3_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_5 :: I8X8_MODE_2 [11:08] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_2_MASK      0x00000f00
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_2_SHIFT     8
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_2_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_5 :: I8X8_MODE_1 [07:04] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_1_MASK      0x000000f0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_1_SHIFT     4
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_1_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: PRIVATE_MBINFO_5 :: I8X8_MODE_0 [03:00] */
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_0_MASK      0x0000000f
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_0_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5_I8X8_MODE_0_DEFAULT   0x00000000

/***************************************************************************
 *MARKER_STATUS - Marker Status Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: MARKER_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS_reserved0_MASK           0xffffff00
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS_reserved0_SHIFT          8

/* RAAGA_AX_GENAX :: MARKER_STATUS :: MARKER_CODE0 [07:00] */
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS_MARKER_CODE0_MASK        0x000000ff
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS_MARKER_CODE0_SHIFT       0
#define BCHP_RAAGA_AX_GENAX_MARKER_STATUS_MARKER_CODE0_DEFAULT     0x00000000

/***************************************************************************
 *INTERNAL_STATUS - Internal Status Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: INTERNAL_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_reserved0_MASK         0xffffff00
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_reserved0_SHIFT        8

/* RAAGA_AX_GENAX :: INTERNAL_STATUS :: BREAKPOINT_REACHED [07:04] */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_BREAKPOINT_REACHED_MASK 0x000000f0
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_BREAKPOINT_REACHED_SHIFT 4
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_BREAKPOINT_REACHED_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: INTERNAL_STATUS :: DEBUG_DMEM_STATUS [03:03] */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_DEBUG_DMEM_STATUS_MASK 0x00000008
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_DEBUG_DMEM_STATUS_SHIFT 3
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_DEBUG_DMEM_STATUS_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: INTERNAL_STATUS :: ABORT [02:02] */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_ABORT_MASK             0x00000004
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_ABORT_SHIFT            2
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_ABORT_DEFAULT          0x00000000

/* RAAGA_AX_GENAX :: INTERNAL_STATUS :: EXECUTION_STATE [01:00] */
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_MASK   0x00000003
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_SHIFT  0
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_IDLE   0
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_ACTIVE 1
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_PAUSE  2
#define BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS_EXECUTION_STATE_HALT   3

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR_STATUS - DMEM Cluster Package Address Status
 ***************************************************************************/
/* RAAGA_AX_GENAX :: DMEM_CLUSTER_INFO_PTR_STATUS :: VAL [31:00] */
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_MASK  0xffffffff
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_DEFAULT 0x00000000

/***************************************************************************
 *ERROR_STATUS - Error Status Register
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ERROR_STATUS :: reserved0 [31:03] */
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_reserved0_MASK            0xfffffff8
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_reserved0_SHIFT           3

/* RAAGA_AX_GENAX :: ERROR_STATUS :: CM_SM0 [02:02] */
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_CM_SM0_MASK               0x00000004
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_CM_SM0_SHIFT              2
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_CM_SM0_DEFAULT            0x00000000
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_CM_SM0_NO_ERROR           0
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_CM_SM0_GENAX_REG_ERR_ACK  1

/* RAAGA_AX_GENAX :: ERROR_STATUS :: IFD_SM [01:00] */
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_MASK               0x00000003
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_SHIFT              0
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_DEFAULT            0x00000000
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_NO_ERROR           0
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_INVALID_OPCODE     1
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_INVALID_LCM_ADDR   2
#define BCHP_RAAGA_AX_GENAX_ERROR_STATUS_IFD_SM_NESTED_CALL_FUNCTION 3

/***************************************************************************
 *ALU_SM_WAIT_COUNT - ALU SM Interlock Wait Counter
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_SM_WAIT_COUNT :: COUNT_EN [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_EN_MASK        0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_EN_SHIFT       31
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_EN_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_EN_Enable      1
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_EN_Disable     0

/* RAAGA_AX_GENAX :: ALU_SM_WAIT_COUNT :: reserved0 [30:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_reserved0_MASK       0x7fff0000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_reserved0_SHIFT      16

/* RAAGA_AX_GENAX :: ALU_SM_WAIT_COUNT :: COUNT_VAL [15:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_VAL_MASK       0x0000ffff
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_AX_GENAX_ALU_SM_WAIT_COUNT_COUNT_VAL_DEFAULT    0x00000000

/***************************************************************************
 *MT_SM_WAIT_COUNT - MT SM Interlock Wait Counter
 ***************************************************************************/
/* RAAGA_AX_GENAX :: MT_SM_WAIT_COUNT :: COUNT_EN [31:31] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_EN_MASK         0x80000000
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_EN_SHIFT        31
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_EN_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_EN_Enable       1
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_EN_Disable      0

/* RAAGA_AX_GENAX :: MT_SM_WAIT_COUNT :: reserved0 [30:16] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_reserved0_MASK        0x7fff0000
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_reserved0_SHIFT       16

/* RAAGA_AX_GENAX :: MT_SM_WAIT_COUNT :: COUNT_VAL [15:00] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_VAL_MASK        0x0000ffff
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_VAL_SHIFT       0
#define BCHP_RAAGA_AX_GENAX_MT_SM_WAIT_COUNT_COUNT_VAL_DEFAULT     0x00000000

/***************************************************************************
 *ALU_SM_IDLE_COUNT - ALU SM Idle Counter
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_SM_IDLE_COUNT :: COUNT_EN [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_EN_MASK        0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_EN_SHIFT       31
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_EN_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_EN_Enable      1
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_EN_Disable     0

/* RAAGA_AX_GENAX :: ALU_SM_IDLE_COUNT :: reserved0 [30:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_reserved0_MASK       0x7fff0000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_reserved0_SHIFT      16

/* RAAGA_AX_GENAX :: ALU_SM_IDLE_COUNT :: COUNT_VAL [15:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_VAL_MASK       0x0000ffff
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_VAL_SHIFT      0
#define BCHP_RAAGA_AX_GENAX_ALU_SM_IDLE_COUNT_COUNT_VAL_DEFAULT    0x00000000

/***************************************************************************
 *IFD_SM_STATUS0 - IFD SM Status 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: STOP_CONDITION_MET [31:31] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_STOP_CONDITION_MET_MASK 0x80000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_STOP_CONDITION_MET_SHIFT 31
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_STOP_CONDITION_MET_DEFAULT 0x00000001

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: REPEAT_HAZARD_PEND [30:30] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_REPEAT_HAZARD_PEND_MASK 0x40000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_REPEAT_HAZARD_PEND_SHIFT 30
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_REPEAT_HAZARD_PEND_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: JUMPC_HAZARD_MET [29:29] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_HAZARD_MET_MASK   0x20000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_HAZARD_MET_SHIFT  29
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_HAZARD_MET_DEFAULT 0x00000001

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: JUMPC_COND_MET [28:28] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_COND_MET_MASK     0x10000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_COND_MET_SHIFT    28
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_JUMPC_COND_MET_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: PARALLEL_CODE_COND_MET [27:27] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_PARALLEL_CODE_COND_MET_MASK 0x08000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_PARALLEL_CODE_COND_MET_SHIFT 27
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_PARALLEL_CODE_COND_MET_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: SERIAL_CODE_COND_MET [26:26] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_SERIAL_CODE_COND_MET_MASK 0x04000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_SERIAL_CODE_COND_MET_SHIFT 26
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_SERIAL_CODE_COND_MET_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: MAIN_PC_ACTIVE [25:25] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_ACTIVE_MASK     0x02000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_ACTIVE_SHIFT    25
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_ACTIVE_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: MAIN_PC_INDEX [24:24] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_INDEX_MASK      0x01000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_INDEX_SHIFT     24
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_INDEX_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: OPCODE [23:16] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_OPCODE_MASK             0x00ff0000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_OPCODE_SHIFT            16
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_OPCODE_DEFAULT          0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: IFD_SM_STATE [15:13] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_MASK       0x0000e000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_SHIFT      13
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_DEFAULT    0x00000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_IDLE       0
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_ACTIVE     1
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_PAUSE      2
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_HALT       3
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_STOP       4
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_IFD_SM_STATE_ERROR      5

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: reserved0 [12:12] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_reserved0_MASK          0x00001000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_reserved0_SHIFT         12

/* RAAGA_AX_GENAX :: IFD_SM_STATUS0 :: MAIN_PC [11:00] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_MASK            0x00000fff
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_SHIFT           0
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0_MAIN_PC_DEFAULT         0x00000000

/***************************************************************************
 *IFD_SM_STATUS1 - IFD SM Status 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: reserved0 [31:22] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_reserved0_MASK          0xffc00000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_reserved0_SHIFT         22

/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: THREAD_MODE [21:20] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_MASK        0x00300000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_SHIFT       20
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_INACTIVE    0
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_SERIAL      1
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_THREAD_MODE_PARALLEL    2

/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: IFD_RD_SM_STATE [19:17] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_MASK    0x000e0000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_SHIFT   17
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_IDLE    0
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_OPCODE_FETCH0 1
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_OPCODE_FETCH1 2
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_DECODE_FETCH 3
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_IFD_RD_SM_STATE_ERROR   4

/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: LCM_DATA_READY [16:16] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_LCM_DATA_READY_MASK     0x00010000
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_LCM_DATA_READY_SHIFT    16
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_LCM_DATA_READY_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: reserved1 [15:11] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_reserved1_MASK          0x0000f800
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_reserved1_SHIFT         11

/* RAAGA_AX_GENAX :: IFD_SM_STATUS1 :: PC [10:00] */
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_PC_MASK                 0x000007ff
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_PC_SHIFT                0
#define BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1_PC_DEFAULT              0x00000000

/***************************************************************************
 *CM_SM_STATUS0 - CM SM Status 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: reserved0 [31:29] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_reserved0_MASK           0xe0000000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_reserved0_SHIFT          29

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: FIFO_FULL [28:28] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_FULL_MASK           0x10000000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_FULL_SHIFT          28
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_FULL_DEFAULT        0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: FIFO_EMPTY [27:27] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_EMPTY_MASK          0x08000000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_EMPTY_SHIFT         27
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_FIFO_EMPTY_DEFAULT       0x00000001

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: RXI_CYCLE_CNTR [26:23] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_CYCLE_CNTR_MASK      0x07800000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_CYCLE_CNTR_SHIFT     23
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_CYCLE_CNTR_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: GA_CYCLE_CNTR [22:19] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_GA_CYCLE_CNTR_MASK       0x00780000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_GA_CYCLE_CNTR_SHIFT      19
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_GA_CYCLE_CNTR_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: CYCLE_CNTR [18:16] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CYCLE_CNTR_MASK          0x00070000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CYCLE_CNTR_SHIFT         16
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CYCLE_CNTR_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: OPCODE [15:08] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_OPCODE_MASK              0x0000ff00
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_OPCODE_SHIFT             8
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_OPCODE_DEFAULT           0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: RXI_SM_STATE [07:06] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_MASK        0x000000c0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_SHIFT       6
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_IDLE        0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_RD_PK_RXI   1
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_RD_NBR_RXI  2
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_RXI_SM_STATE_WR_CUR_RXI  3

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: reserved1 [05:04] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_reserved1_MASK           0x00000030
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_reserved1_SHIFT          4

/* RAAGA_AX_GENAX :: CM_SM_STATUS0 :: CM_SM_STATE [03:00] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_MASK         0x0000000f
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_SHIFT        0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_IDLE         0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_ALU_SM_PUSH  1
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_MT_SM_PUSH   2
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_MARKER       3
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_INX_INIT     4
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_INX_MODIFY   5
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_BUFFID_FININCR 6
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_COPY_BUFFID  7
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_RD_PKG       8
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_RD_NBR_CUR_MB_INFO 9
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_WR_CUR_MB_INFO 10
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_MOV_REG      11
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_MOVI_REG     12
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_ADDSUB_REG   13
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_ADDSUBI_REG  14
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0_CM_SM_STATE_NOP          15

/***************************************************************************
 *CM_SM_STATUS1 - CM SM Status 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: CM_SM_STATUS1 :: reserved0 [31:12] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_reserved0_MASK           0xfffff000
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_reserved0_SHIFT          12

/* RAAGA_AX_GENAX :: CM_SM_STATUS1 :: RXI_RD_TXN_CTR [11:08] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_RD_TXN_CTR_MASK      0x00000f00
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_RD_TXN_CTR_SHIFT     8
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_RD_TXN_CTR_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS1 :: RXI_FIFO_FULL [07:04] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_FULL_MASK       0x000000f0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_FULL_SHIFT      4
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_FULL_DEFAULT    0x00000000

/* RAAGA_AX_GENAX :: CM_SM_STATUS1 :: RXI_FIFO_EMPTY [03:00] */
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_EMPTY_MASK      0x0000000f
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_EMPTY_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1_RXI_FIFO_EMPTY_DEFAULT   0x0000000f

/***************************************************************************
 *MT_SM_STATUS0 - MT SM Status 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: reserved0 [31:27] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved0_MASK           0xf8000000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved0_SHIFT          27

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: EDMEM_TFR_DONE [26:23] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_EDMEM_TFR_DONE_MASK      0x07800000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_EDMEM_TFR_DONE_SHIFT     23
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_EDMEM_TFR_DONE_DEFAULT   0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: FIFO_FULL [22:22] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_FULL_MASK           0x00400000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_FULL_SHIFT          22
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_FULL_DEFAULT        0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: FIFO_EMPTY [21:21] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_EMPTY_MASK          0x00200000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_EMPTY_SHIFT         21
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_FIFO_EMPTY_DEFAULT       0x00000001

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: DMEM_PTR_ID [20:15] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_DMEM_PTR_ID_MASK         0x001f8000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_DMEM_PTR_ID_SHIFT        15
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_DMEM_PTR_ID_DEFAULT      0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: LDM_PTR_ID [14:08] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_LDM_PTR_ID_MASK          0x00007f00
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_LDM_PTR_ID_SHIFT         8
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_LDM_PTR_ID_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: reserved1 [07:07] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved1_MASK           0x00000080
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved1_SHIFT          7

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: MT_SM_OPCODE [06:04] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_OPCODE_MASK        0x00000070
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_OPCODE_SHIFT       4
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_OPCODE_DEFAULT     0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: reserved2 [03:03] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved2_MASK           0x00000008
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_reserved2_SHIFT          3

/* RAAGA_AX_GENAX :: MT_SM_STATUS0 :: MT_SM_STATE [02:00] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_STATE_MASK         0x00000007
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_STATE_SHIFT        0
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0_MT_SM_STATE_DEFAULT      0x00000000

/***************************************************************************
 *MT_SM_STATUS1 - MT SM Status 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: MT_SM_STATUS1 :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_reserved0_MASK           0xfff00000
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_reserved0_SHIFT          20

/* RAAGA_AX_GENAX :: MT_SM_STATUS1 :: LDM_RD_PEND_CTR [19:08] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_LDM_RD_PEND_CTR_MASK     0x000fff00
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_LDM_RD_PEND_CTR_SHIFT    8
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_LDM_RD_PEND_CTR_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS1 :: DEST_TXN_ACTIVE [07:04] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_DEST_TXN_ACTIVE_MASK     0x000000f0
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_DEST_TXN_ACTIVE_SHIFT    4
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_DEST_TXN_ACTIVE_DEFAULT  0x00000000

/* RAAGA_AX_GENAX :: MT_SM_STATUS1 :: SRC_TXN_ACTIVE [03:00] */
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_SRC_TXN_ACTIVE_MASK      0x0000000f
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_SRC_TXN_ACTIVE_SHIFT     0
#define BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1_SRC_TXN_ACTIVE_DEFAULT   0x00000000

/***************************************************************************
 *RXI_IF_STATUS - RXI IF Status
 ***************************************************************************/
/* RAAGA_AX_GENAX :: RXI_IF_STATUS :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_reserved0_MASK           0xffff0000
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_reserved0_SHIFT          16

/* RAAGA_AX_GENAX :: RXI_IF_STATUS :: RXI_WR_PEND_CTR3 [15:12] */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR3_MASK    0x0000f000
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR3_SHIFT   12
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR3_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: RXI_IF_STATUS :: RXI_WR_PEND_CTR2 [11:08] */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR2_MASK    0x00000f00
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR2_SHIFT   8
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR2_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: RXI_IF_STATUS :: RXI_WR_PEND_CTR1 [07:04] */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR1_MASK    0x000000f0
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR1_SHIFT   4
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR1_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: RXI_IF_STATUS :: RXI_WR_PEND_CTR0 [03:00] */
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR0_MASK    0x0000000f
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR0_SHIFT   0
#define BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS_RXI_WR_PEND_CTR0_DEFAULT 0x00000000

/***************************************************************************
 *ALU_SM_DEBUG - ALU Top Level FSM Debug
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: reserved0 [31:14] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_reserved0_MASK            0xffffc000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_reserved0_SHIFT           14

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: ALUSM_STATE [13:12] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALUSM_STATE_MASK          0x00003000
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALUSM_STATE_SHIFT         12
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALUSM_STATE_DEFAULT       0x00000000

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: ABORT_ACK [11:11] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_ACK_MASK            0x00000800
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_ACK_SHIFT           11
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_ACK_DEFAULT         0x00000000

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: ABORT_REQ [10:10] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_REQ_MASK            0x00000400
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_REQ_SHIFT           10
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ABORT_REQ_DEFAULT         0x00000000

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: FIFO_FULL [09:09] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_FULL_MASK            0x00000200
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_FULL_SHIFT           9
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_FULL_DEFAULT         0x00000000

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: FIFO_EMPTY [08:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_EMPTY_MASK           0x00000100
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_EMPTY_SHIFT          8
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_FIFO_EMPTY_DEFAULT        0x00000001

/* RAAGA_AX_GENAX :: ALU_SM_DEBUG :: ALU_OPCODE [07:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALU_OPCODE_MASK           0x000000ff
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALU_OPCODE_SHIFT          0
#define BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG_ALU_OPCODE_DEFAULT        0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_0 - ALU Macro FSM Debug 0
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved0_MASK       0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved0_SHIFT      31

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: MACRO_SM_CMCPF [30:24] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CMCPF_MASK  0x7f000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CMCPF_SHIFT 24
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CMCPF_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: reserved1 [23:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved1_MASK       0x00800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved1_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: MACRO_SM_CHADTX [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CHADTX_MASK 0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CHADTX_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CHADTX_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: reserved2 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved2_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved2_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: MACRO_SM_CBFCBP [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CBFCBP_MASK 0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CBFCBP_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_CBFCBP_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: reserved3 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved3_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_reserved3_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_0 :: MACRO_SM [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_MASK        0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_SHIFT       0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0_MACRO_SM_DEFAULT     0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_1 - ALU Macro FSM Debug 1
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved0_MASK       0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved0_SHIFT      31

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: MACRO_SM_I4X4_SUPER [30:24] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I4X4_SUPER_MASK 0x7f000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I4X4_SUPER_SHIFT 24
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I4X4_SUPER_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: reserved1 [23:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved1_MASK       0x00800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved1_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: MACRO_SM_I16X16_SUPER [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I16X16_SUPER_MASK 0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I16X16_SUPER_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_I16X16_SUPER_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: reserved2 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved2_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved2_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: MACRO_SM_COPY_LMEM [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COPY_LMEM_MASK 0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COPY_LMEM_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COPY_LMEM_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: reserved3 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved3_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_reserved3_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_1 :: MACRO_SM_COMP_CR [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COMP_CR_MASK 0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COMP_CR_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1_MACRO_SM_COMP_CR_DEFAULT 0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_2 - ALU Macro FSM Debug 2
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved0_MASK       0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved0_SHIFT      31

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: MACRO_SM_MSABS [30:24] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MSABS_MASK  0x7f000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MSABS_SHIFT 24
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MSABS_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: reserved1 [23:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved1_MASK       0x00800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved1_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: MACRO_SM_MDTPROD [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MDTPROD_MASK 0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MDTPROD_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MDTPROD_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: reserved2 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved2_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved2_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: MACRO_SM_MADD [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MADD_MASK   0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MADD_SHIFT  8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_MADD_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: reserved3 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved3_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_reserved3_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_2 :: MACRO_SM_C_I8X8_SUPER [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_C_I8X8_SUPER_MASK 0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_C_I8X8_SUPER_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2_MACRO_SM_C_I8X8_SUPER_DEFAULT 0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_3 - ALU Macro FSM Debug 3
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved0_MASK       0x80000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved0_SHIFT      31

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: MACRO_SM_MTRANS [30:24] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MTRANS_MASK 0x7f000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MTRANS_SHIFT 24
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MTRANS_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: reserved1 [23:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved1_MASK       0x00800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved1_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: MACRO_SM_MSUB [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSUB_MASK   0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSUB_SHIFT  16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSUB_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: reserved2 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved2_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved2_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: MACRO_SM_MSDIV [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSDIV_MASK  0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSDIV_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSDIV_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: reserved3 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved3_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_reserved3_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_3 :: MACRO_SM_MSAD [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSAD_MASK   0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSAD_SHIFT  0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3_MACRO_SM_MSAD_DEFAULT 0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_4 - ALU Macro FSM Debug 4
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved0_MASK       0xf0000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved0_SHIFT      28

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: WINNER_MODE0 [27:24] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_WINNER_MODE0_MASK    0x0f000000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_WINNER_MODE0_SHIFT   24
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_WINNER_MODE0_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: reserved1 [23:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved1_MASK       0x00800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved1_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: MACRO_SM_TRNSFM [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_TRNSFM_MASK 0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_TRNSFM_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_TRNSFM_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: reserved2 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved2_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved2_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: MACRO_SM_RECADD [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_RECADD_MASK 0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_RECADD_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_RECADD_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: reserved3 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved3_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_reserved3_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_4 :: MACRO_SM_Q4X4_OPT [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_Q4X4_OPT_MASK 0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_Q4X4_OPT_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4_MACRO_SM_Q4X4_OPT_DEFAULT 0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_5 - ALU Macro FSM Debug 5
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_5 :: WINNER_SAD0 [31:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_5_WINNER_SAD0_MASK     0xffffffff
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_5_WINNER_SAD0_SHIFT    0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_5_WINNER_SAD0_DEFAULT  0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_6 - ALU Macro FSM Debug 6
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_6 :: reserved0 [31:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_reserved0_MASK       0xffff8000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_reserved0_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_6 :: MACRO_SM_I8X8_SUPER [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_I8X8_SUPER_MASK 0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_I8X8_SUPER_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_I8X8_SUPER_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_6 :: reserved1 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_reserved1_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_reserved1_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_6 :: MACRO_SM_AVC_8X8_TRNSFM [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_AVC_8X8_TRNSFM_MASK 0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_AVC_8X8_TRNSFM_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6_MACRO_SM_AVC_8X8_TRNSFM_DEFAULT 0x00000000

/***************************************************************************
 *ALU_MACRO_DEBUG_7 - ALU Macro FSM Debug 7
 ***************************************************************************/
/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: reserved0 [31:23] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved0_MASK       0xff800000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved0_SHIFT      23

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: MACRO_SM_DA1_TO_DA3 [22:16] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA1_TO_DA3_MASK 0x007f0000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA1_TO_DA3_SHIFT 16
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA1_TO_DA3_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: reserved1 [15:15] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved1_MASK       0x00008000
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved1_SHIFT      15

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: MACRO_SM_DA3_TO_DA1 [14:08] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA3_TO_DA1_MASK 0x00007f00
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA3_TO_DA1_SHIFT 8
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA3_TO_DA1_DEFAULT 0x00000000

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: reserved2 [07:07] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved2_MASK       0x00000080
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_reserved2_SHIFT      7

/* RAAGA_AX_GENAX :: ALU_MACRO_DEBUG_7 :: MACRO_SM_DA2_TO_DAR [06:00] */
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA2_TO_DAR_MASK 0x0000007f
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA2_TO_DAR_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7_MACRO_SM_DA2_TO_DAR_DEFAULT 0x00000000

/***************************************************************************
 *INTERLOCK_STATUS0 - Interlock status for ID [31:00]
 ***************************************************************************/
/* RAAGA_AX_GENAX :: INTERLOCK_STATUS0 :: INTERLOCK_STATUS [31:00] */
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS0_INTERLOCK_STATUS_MASK 0xffffffff
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS0_INTERLOCK_STATUS_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS0_INTERLOCK_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *INTERLOCK_STATUS1 - Interlock status for ID [63:32]
 ***************************************************************************/
/* RAAGA_AX_GENAX :: INTERLOCK_STATUS1 :: INTERLOCK_STATUS [31:00] */
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS1_INTERLOCK_STATUS_MASK 0xffffffff
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS1_INTERLOCK_STATUS_SHIFT 0
#define BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS1_INTERLOCK_STATUS_DEFAULT 0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_GENAX_H__ */

/* End of File */
