LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

  1:Name        REGFILE;
  2:PartNo   REGFILE;
  3:Date     12/12/2023;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1508ispplcc84;
 10:
 11:PROPERTY ATMEL {TDI_PULLUP = ON};
 12:PROPERTY ATMEL {TMS_PULLUP = ON};
 13:PROPERTY ATMEL {LOGIC_DOUBLING = OFF};
 14:PROPERTY ATMEL {PREASSIGN = KEEP};
 15:PROPERTY ATMEL {CASCADE_LOGIC = TRY};
 16:
 17:
 18:/* Input Pins [48,49,46,45,36,40,44,39] */
 19:Pin[36,39,40,44,45,46,48,49]  = [CBUS0..7];
 20:Pin[6,21,22]  = [ASEL0..2];
 21:Pin[12,11,10]  = [BSEL0..2];
 22:Pin[17,25,31]  = [CSEL0..2];
 23:Pin[83] = D_CLK_IN;
 24:Pin[1] = ResetIN;
 25:Pin[84]  = B_OE;
 26:Pin[30]  = C_WE;        /* Active Low Write Enable */
 27:Pin[41]  = C_ZH;        /* Active Low Force C high bits to all zero.  Since each REGFILE CPLD is 8 bits wide this will be used on just one **/
 28:
 29:/* Output Pins */
 30:
 31:Pin[8,9,18,20,28,29,35,37]  = [ABUS0..7];     
 32:Pin[4,5,15,16,24,27,33,34]  = [BBUS0..7];
 33:
 34:Pin[50] = UNUSED1;
 35:Pin[51] = UNUSED2;
 36:Pin[52] = UNUSED3;
 37:Pin[54] = UNUSED4;
 38:Pin[55] = UNUSED5;
 39:Pin[56] = UNUSED6;
 40:Pin[57] = UNUSED7;
 41:Pin[58] = UNUSED8;
 42:Pin[60] = UNUSED9;
 43:Pin[61] = UNUSED10;
 44:Pin[63] = UNUSED11;
 45:Pin[64] = UNUSED12;
 46:Pin[65] = UNUSED13;
 47:Pin[67] = UNUSED14;
 48:Pin[68] = UNUSED15;
 49:Pin[69] = UNUSED16;
 50:Pin[70] = UNUSED17;
 51:Pin[73] = UNUSED18;
 52:Pin[74] = UNUSED19;
 53:Pin[75] = UNUSED20;

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

 54:Pin[76] = UNUSED21;
 55:Pin[77] = UNUSED22;
 56:Pin[79] = UNUSED23;
 57:Pin[80] = UNUSED24;
 58:Pin[81] = UNUSED25;
 59:Pin[2] = UNUSED26;
 60:
 61:UNUSED1 = (UNUSED1 & UNUSED2 & UNUSED3 & UNUSED4 & UNUSED5) # (UNUSED6 & UNUSED7 & UNUSED8 & UNUSED9 & UNUSED10 ) # (UNUSED11 & UNUSED12 & UNUSED13 & UNUSED14 & UNUSED15);
 62:UNUSED16 = (UNUSED17 & UNUSED18 & UNUSED19 & UNUSED20 & UNUSED21) # (UNUSED22 & UNUSED23 & UNUSED24 & UNUSED25 & UNUSED26);
 63:
 64:
 65:
 66:/* Internal Nodes */
 67:
 68:PINNODE [0..0] = [RAB0..7];
 69:PINNODE [0..0] = [RBB0..7];
 70:PINNODE [0..0] = [RCB0..7];
 71:PINNODE [0..0] = [RDB0..7];
 72:PINNODE [0..0] = [REB0..7];
 73:PINNODE [0..0] = [RFB0..7];
 74:PINNODE [0..0] = [RGB0..7];
 75:PINNODE [0..0] = [RHB0..7];
 76:
 77:
 78:FIELD areg = [ASEL0..2];
 79:FIELD breg = [BSEL0..2];
 80:FIELD creg = [CSEL0..2];
 81:
 82:[BBUS0..7].oe = !B_OE;
 83:
 84:PINNODE  0  = REGWRITE;
 85:REGWRITE = !C_WE;   /* If this ==1, we are doing a regular register write, if ==0 no write  */
 86:
 87:
 88:[RAB0..7].ck = D_CLK_IN;
 89:[RAB0..7].ar = !ResetIN;
 90:RAB0.d = (REGWRITE & creg:['d'0] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB0);
 91:RAB1.d = (REGWRITE & creg:['d'0] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB1);
 92:RAB2.d = (REGWRITE & creg:['d'0] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB2);
 93:RAB3.d = (REGWRITE & creg:['d'0] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB3);
 94:RAB4.d = (REGWRITE & creg:['d'0] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB4);
 95:RAB5.d = (REGWRITE & creg:['d'0] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB5);
 96:RAB6.d = (REGWRITE & creg:['d'0] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB6);
 97:RAB7.d = (REGWRITE & creg:['d'0] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'0]) & RAB7);
 98:
 99:
100:[RBB0..7].ck = D_CLK_IN;
101:[RBB0..7].ar = !ResetIN;
102:RBB0.d = (REGWRITE & creg:['d'1] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB0);
103:RBB1.d = (REGWRITE & creg:['d'1] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB1);
104:RBB2.d = (REGWRITE & creg:['d'1] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB2);
105:RBB3.d = (REGWRITE & creg:['d'1] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB3);
106:RBB4.d = (REGWRITE & creg:['d'1] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB4);
107:RBB5.d = (REGWRITE & creg:['d'1] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB5);

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

108:RBB6.d = (REGWRITE & creg:['d'1] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB6);
109:RBB7.d = (REGWRITE & creg:['d'1] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'1]) & RBB7);
110:
111:
112:[RCB0..7].ck = D_CLK_IN;
113:[RCB0..7].ar = !ResetIN;
114:RCB0.d = (REGWRITE & creg:['d'2] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB0);
115:RCB1.d = (REGWRITE & creg:['d'2] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB1);
116:RCB2.d = (REGWRITE & creg:['d'2] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB2);
117:RCB3.d = (REGWRITE & creg:['d'2] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB3);
118:RCB4.d = (REGWRITE & creg:['d'2] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB4);
119:RCB5.d = (REGWRITE & creg:['d'2] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB5);
120:RCB6.d = (REGWRITE & creg:['d'2] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB6);
121:RCB7.d = (REGWRITE & creg:['d'2] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'2]) & RCB7);
122:
123:
124:[RDB0..7].ck = D_CLK_IN;
125:[RDB0..7].ar = !ResetIN;
126:RDB0.d = (REGWRITE & creg:['d'3] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB0);
127:RDB1.d = (REGWRITE & creg:['d'3] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB1);
128:RDB2.d = (REGWRITE & creg:['d'3] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB2);
129:RDB3.d = (REGWRITE & creg:['d'3] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB3);
130:RDB4.d = (REGWRITE & creg:['d'3] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB4);
131:RDB5.d = (REGWRITE & creg:['d'3] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB5);
132:RDB6.d = (REGWRITE & creg:['d'3] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB6);
133:RDB7.d = (REGWRITE & creg:['d'3] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'3]) & RDB7);
134:
135:
136:[REB0..7].ck = D_CLK_IN;
137:[REB0..7].ar = !ResetIN;
138:REB0.d = (REGWRITE & creg:['d'4] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB0);
139:REB1.d = (REGWRITE & creg:['d'4] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB1);
140:REB2.d = (REGWRITE & creg:['d'4] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB2);
141:REB3.d = (REGWRITE & creg:['d'4] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB3);
142:REB4.d = (REGWRITE & creg:['d'4] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB4);
143:REB5.d = (REGWRITE & creg:['d'4] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB5);
144:REB6.d = (REGWRITE & creg:['d'4] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB6);
145:REB7.d = (REGWRITE & creg:['d'4] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'4]) & REB7);
146:
147:
148:[RFB0..7].ck = D_CLK_IN;
149:[RFB0..7].ar = !ResetIN;
150:RFB0.d = (REGWRITE & creg:['d'5] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB0);
151:RFB1.d = (REGWRITE & creg:['d'5] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB1);
152:RFB2.d = (REGWRITE & creg:['d'5] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB2);
153:RFB3.d = (REGWRITE & creg:['d'5] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB3);
154:RFB4.d = (REGWRITE & creg:['d'5] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB4);
155:RFB5.d = (REGWRITE & creg:['d'5] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB5);
156:RFB6.d = (REGWRITE & creg:['d'5] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB6);
157:RFB7.d = (REGWRITE & creg:['d'5] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'5]) & RFB7);
158:
159:[RGB0..7].ck = D_CLK_IN;
160:[RGB0..7].ar = !ResetIN;
161:RGB0.d = (REGWRITE & creg:['d'6] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB0);

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

162:RGB1.d = (REGWRITE & creg:['d'6] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB1);
163:RGB2.d = (REGWRITE & creg:['d'6] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB2);
164:RGB3.d = (REGWRITE & creg:['d'6] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB3);
165:RGB4.d = (REGWRITE & creg:['d'6] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB4);
166:RGB5.d = (REGWRITE & creg:['d'6] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB5);
167:RGB6.d = (REGWRITE & creg:['d'6] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB6);
168:RGB7.d = (REGWRITE & creg:['d'6] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'6]) & RGB7);
169:
170:
171:[RHB0..7].ck = D_CLK_IN;
172:[RHB0..7].ar = !ResetIN;
173:RHB0.d = (REGWRITE & creg:['d'7] & CBUS0 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB0);
174:RHB1.d = (REGWRITE & creg:['d'7] & CBUS1 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB1);
175:RHB2.d = (REGWRITE & creg:['d'7] & CBUS2 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB2);
176:RHB3.d = (REGWRITE & creg:['d'7] & CBUS3 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB3);
177:RHB4.d = (REGWRITE & creg:['d'7] & CBUS4 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB4);
178:RHB5.d = (REGWRITE & creg:['d'7] & CBUS5 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB5);
179:RHB6.d = (REGWRITE & creg:['d'7] & CBUS6 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB6);
180:RHB7.d = (REGWRITE & creg:['d'7] & CBUS7 & C_ZH ) # (!(REGWRITE & creg:['d'7]) & RHB7);
181:
182:
183:/* A output based on areg */
184:
185:ABUS0 = (areg:['d'0] & RAB0)
186:     # (areg:['d'1] & RBB0)
187:     # (areg:['d'2] & RCB0)
188:     # (areg:['d'3] & RDB0)
189:     # (areg:['d'4] & REB0)
190:     # (areg:['d'5] & RFB0)
191:     # (areg:['d'6] & RGB0)
192:     # (areg:['d'7] & RHB0);
193:ABUS1 = (areg:['d'0] & RAB1)
194:     # (areg:['d'1] & RBB1)
195:     # (areg:['d'2] & RCB1)
196:     # (areg:['d'3] & RDB1)
197:     # (areg:['d'4] & REB1)
198:     # (areg:['d'5] & RFB1)
199:     # (areg:['d'6] & RGB1)
200:     # (areg:['d'7] & RHB1);
201:ABUS2 = (areg:['d'0] & RAB2)
202:     # (areg:['d'1] & RBB2)
203:     # (areg:['d'2] & RCB2)
204:     # (areg:['d'3] & RDB2)
205:     # (areg:['d'4] & REB2)
206:     # (areg:['d'5] & RFB2)
207:     # (areg:['d'6] & RGB2)
208:     # (areg:['d'7] & RHB2);
209:ABUS3 = (areg:['d'0] & RAB3)
210:     # (areg:['d'1] & RBB3)
211:     # (areg:['d'2] & RCB3)
212:     # (areg:['d'3] & RDB3)
213:     # (areg:['d'4] & REB3)
214:     # (areg:['d'5] & RFB3)
215:     # (areg:['d'6] & RGB3)

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

216:     # (areg:['d'7] & RHB3);
217:ABUS4 = (areg:['d'0] & RAB4)
218:     # (areg:['d'1] & RBB4)
219:     # (areg:['d'2] & RCB4)
220:     # (areg:['d'3] & RDB4)
221:     # (areg:['d'4] & REB4)
222:     # (areg:['d'5] & RFB4)
223:     # (areg:['d'6] & RGB4)
224:     # (areg:['d'7] & RHB4);
225:ABUS5 = (areg:['d'0] & RAB5)
226:     # (areg:['d'1] & RBB5)
227:     # (areg:['d'2] & RCB5)
228:     # (areg:['d'3] & RDB5)
229:     # (areg:['d'4] & REB5)
230:     # (areg:['d'5] & RFB5)
231:     # (areg:['d'6] & RGB5)
232:     # (areg:['d'7] & RHB5);
233:ABUS6 = (areg:['d'0] & RAB6)
234:     # (areg:['d'1] & RBB6)
235:     # (areg:['d'2] & RCB6)
236:     # (areg:['d'3] & RDB6)
237:     # (areg:['d'4] & REB6)
238:     # (areg:['d'5] & RFB6)
239:     # (areg:['d'6] & RGB6)
240:     # (areg:['d'7] & RHB6);
241:ABUS7 = (areg:['d'0] & RAB7)
242:     # (areg:['d'1] & RBB7)
243:     # (areg:['d'2] & RCB7)
244:     # (areg:['d'3] & RDB7)
245:     # (areg:['d'4] & REB7)
246:     # (areg:['d'5] & RFB7)
247:     # (areg:['d'6] & RGB7)
248:     # (areg:['d'7] & RHB7);
249:
250:/* B output based on breg.  If BSPEC==1, we should output the special register instead of the BSEL# register */
251:
252:BBUS0 = ( (breg:['d'0] & RAB0)
253:     # (breg:['d'1] & RBB0)
254:     # (breg:['d'2] & RCB0)
255:     # (breg:['d'3] & RDB0)
256:     # (breg:['d'4] & REB0)
257:     # (breg:['d'5] & RFB0)
258:     # (breg:['d'6] & RGB0)
259:     # (breg:['d'7] & RHB0));
260:BBUS1 = ( (breg:['d'0] & RAB1)
261:     # (breg:['d'1] & RBB1)
262:     # (breg:['d'2] & RCB1)
263:     # (breg:['d'3] & RDB1)
264:     # (breg:['d'4] & REB1)
265:     # (breg:['d'5] & RFB1)
266:     # (breg:['d'6] & RGB1)
267:     # (breg:['d'7] & RHB1));
268:BBUS2 = ( (breg:['d'0] & RAB2)
269:     # (breg:['d'1] & RBB2)

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 6

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

270:     # (breg:['d'2] & RCB2)
271:     # (breg:['d'3] & RDB2)
272:     # (breg:['d'4] & REB2)
273:     # (breg:['d'5] & RFB2)
274:     # (breg:['d'6] & RGB2)
275:     # (breg:['d'7] & RHB2));
276:BBUS3 = ( (breg:['d'0] & RAB3)
277:     # (breg:['d'1] & RBB3)
278:     # (breg:['d'2] & RCB3)
279:     # (breg:['d'3] & RDB3)
280:     # (breg:['d'4] & REB3)
281:     # (breg:['d'5] & RFB3)
282:     # (breg:['d'6] & RGB3)
283:     # (breg:['d'7] & RHB3));
284:BBUS4 = ( (breg:['d'0] & RAB4)
285:     # (breg:['d'1] & RBB4)
286:     # (breg:['d'2] & RCB4)
287:     # (breg:['d'3] & RDB4)
288:     # (breg:['d'4] & REB4)
289:     # (breg:['d'5] & RFB4)
290:     # (breg:['d'6] & RGB4)
291:     # (breg:['d'7] & RHB4));
292:BBUS5 = ( (breg:['d'0] & RAB5)
293:     # (breg:['d'1] & RBB5)
294:     # (breg:['d'2] & RCB5)
295:     # (breg:['d'3] & RDB5)
296:     # (breg:['d'4] & REB5)
297:     # (breg:['d'5] & RFB5)
298:     # (breg:['d'6] & RGB5)
299:     # (breg:['d'7] & RHB5));
300:BBUS6 = ( (breg:['d'0] & RAB6)
301:     # (breg:['d'1] & RBB6)
302:     # (breg:['d'2] & RCB6)
303:     # (breg:['d'3] & RDB6)
304:     # (breg:['d'4] & REB6)
305:     # (breg:['d'5] & RFB6)
306:     # (breg:['d'6] & RGB6)
307:     # (breg:['d'7] & RHB6));
308:BBUS7 = ( (breg:['d'0] & RAB7)
309:     # (breg:['d'1] & RBB7)
310:     # (breg:['d'2] & RCB7)
311:     # (breg:['d'3] & RDB7)
312:     # (breg:['d'4] & REB7)
313:     # (breg:['d'5] & RFB7)
314:     # (breg:['d'6] & RGB7)
315:     # (breg:['d'7] & RHB7));
316:
317:/*
318:8 Registers, 8 bit each.
319:
320:Total dedicated input used:     3/4     (75%)
321:Total I/O pins used             39/64   (60%)
322:Total Logic cells used          96/128  (75%)
323:Total Flip-Flop used            64/128  (50%)

LISTING FOR LOGIC DESCRIPTION FILE: REGFILE8.pld                     Page 7

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Jan 01 10:55:03 2024

324:Total Foldback logic used       0/128   (0%)
325:Total Nodes+FB/MCells           80/128  (62%)
326:Total cascade used              16
327:Total input pins                26
328:Total output pins               16
329:Total Pts                       448
330:
331:
332:*/
333:
334:
335:
336:
337:
338:
339:
340:
341:
342:
343:
344:
345:
346:



