Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:42:09 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.537        0.000                      0                 2977        0.042        0.000                      0                 2977        3.225        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.537        0.000                      0                 2977        0.042        0.000                      0                 2977        3.225        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.260ns (28.340%)  route 3.186ns (71.660%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.701 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.729    add0/out_carry__1_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.838 r  add0/out_carry__2/O[4]
                         net (fo=4, routed)           0.419     4.257    bin_read3_0/add0_out[28]
    SLICE_X42Y29         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     4.404 r  bin_read3_0/out[28]_i_1/O
                         net (fo=1, routed)           0.077     4.481    temp2_0/out_reg[28]_1
    SLICE_X42Y29         FDRE                                         r  temp2_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X42Y29         FDRE                                         r  temp2_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y29         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.231ns (27.807%)  route 3.196ns (72.193%))
  Logic Levels:           9  (CARRY8=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.764 r  add0/out_carry__1/O[2]
                         net (fo=4, routed)           0.512     4.276    bin_read3_0/add0_out[18]
    SLICE_X41Y25         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     4.440 r  bin_read3_0/out[18]_i_1/O
                         net (fo=1, routed)           0.022     4.462    temp2_0/out_reg[18]_1
    SLICE_X41Y25         FDRE                                         r  temp2_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.024     7.024    temp2_0/clk
    SLICE_X41Y25         FDRE                                         r  temp2_0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y25         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.278ns (29.413%)  route 3.067ns (70.587%))
  Logic Levels:           8  (CARRY8=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.773 r  add0/out_carry__0/O[7]
                         net (fo=4, routed)           0.351     4.124    bin_read3_0/add0_out[15]
    SLICE_X39Y27         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     4.298 r  bin_read3_0/out[15]_i_1/O
                         net (fo=1, routed)           0.082     4.380    temp2_0/out_reg[15]_1
    SLICE_X39Y27         FDRE                                         r  temp2_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X39Y27         FDRE                                         r  temp2_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y27         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.296ns (29.827%)  route 3.049ns (70.173%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.701 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.729    add0/out_carry__1_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.826 r  add0/out_carry__2/O[1]
                         net (fo=4, routed)           0.321     4.147    bin_read3_0/add0_out[25]
    SLICE_X43Y28         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     4.342 r  bin_read3_0/out[25]_i_1/O
                         net (fo=1, routed)           0.038     4.380    temp2_0/out_reg[25]_1
    SLICE_X43Y28         FDRE                                         r  temp2_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X43Y28         FDRE                                         r  temp2_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y28         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.188ns (27.699%)  route 3.101ns (72.301%))
  Logic Levels:           9  (CARRY8=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.823 r  add0/out_carry__1/O[5]
                         net (fo=4, routed)           0.357     4.180    bin_read3_0/add0_out[21]
    SLICE_X43Y28         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     4.242 r  bin_read3_0/out[21]_i_1/O
                         net (fo=1, routed)           0.082     4.324    temp2_0/out_reg[21]_1
    SLICE_X43Y28         FDRE                                         r  temp2_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X43Y28         FDRE                                         r  temp2_0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y28         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.158ns (27.018%)  route 3.128ns (72.982%))
  Logic Levels:           8  (CARRY8=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.713 r  add0/out_carry__0/O[2]
                         net (fo=4, routed)           0.412     4.125    bin_read3_0/add0_out[10]
    SLICE_X42Y24         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.239 r  bin_read3_0/out[10]_i_1/O
                         net (fo=1, routed)           0.082     4.321    temp2_0/out_reg[10]_1
    SLICE_X42Y24         FDRE                                         r  temp2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X42Y24         FDRE                                         r  temp2_0/out_reg[10]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y24         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.321    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.113ns (25.999%)  route 3.168ns (74.001%))
  Logic Levels:           7  (CARRY8=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.295     3.656 r  add0/out_carry/O[5]
                         net (fo=4, routed)           0.485     4.141    bin_read3_0/add0_out[5]
    SLICE_X42Y24         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     4.239 r  bin_read3_0/out[5]_i_1/O
                         net (fo=1, routed)           0.077     4.316    temp2_0/out_reg[5]_1
    SLICE_X42Y24         FDRE                                         r  temp2_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X42Y24         FDRE                                         r  temp2_0/out_reg[5]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y24         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.149ns (27.074%)  route 3.095ns (72.926%))
  Logic Levels:           7  (CARRY8=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.255     3.616 r  add0/out_carry/O[4]
                         net (fo=4, routed)           0.407     4.023    bin_read3_0/add0_out[4]
    SLICE_X43Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     4.197 r  bin_read3_0/out[4]_i_1/O
                         net (fo=1, routed)           0.082     4.279    temp2_0/out_reg[4]_1
    SLICE_X43Y25         FDRE                                         r  temp2_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X43Y25         FDRE                                         r  temp2_0/out_reg[4]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y25         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.173ns (27.691%)  route 3.063ns (72.309%))
  Logic Levels:           9  (CARRY8=3 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     3.807 r  add0/out_carry__1/O[6]
                         net (fo=4, routed)           0.342     4.149    bin_read3_0/add0_out[22]
    SLICE_X41Y30         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.212 r  bin_read3_0/out[22]_i_1/O
                         net (fo=1, routed)           0.059     4.271    temp2_0/out_reg[22]_1
    SLICE_X41Y30         FDRE                                         r  temp2_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.024     7.024    temp2_0/clk
    SLICE_X41Y30         FDRE                                         r  temp2_0/out_reg[22]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.228ns (29.093%)  route 2.993ns (70.907%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.035     0.035    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 f  fsm3/out_reg[0]/Q
                         net (fo=10, routed)          0.221     0.355    fsm3/fsm3_out[0]
    SLICE_X44Y30         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.164     0.519 r  fsm3/out[0]_i_2__5/O
                         net (fo=5, routed)           0.278     0.797    fsm2/out_reg[0]_7
    SLICE_X44Y29         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     0.910 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.331     1.241    fsm1/out_reg[0]_6
    SLICE_X43Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.307 r  fsm1/C_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=168, routed)         1.245     2.552    bin_read5_0/out_carry__2_i_9
    SLICE_X37Y25         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     2.652 r  bin_read5_0/out_carry_i_24/O
                         net (fo=1, routed)           0.513     3.165    bin_read3_0/add0_right[1]
    SLICE_X40Y25         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     3.343 r  bin_read3_0/out_carry_i_15/O
                         net (fo=1, routed)           0.018     3.361    add0/S[1]
    SLICE_X40Y25         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     3.599 r  add0/out_carry/CO[7]
                         net (fo=1, routed)           0.028     3.627    add0/out_carry_n_0
    SLICE_X40Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.650 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.678    add0/out_carry__0_n_0
    SLICE_X40Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.701 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.729    add0/out_carry__1_n_0
    SLICE_X40Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     3.833 r  add0/out_carry__2/O[3]
                         net (fo=4, routed)           0.265     4.098    bin_read3_0/add0_out[27]
    SLICE_X42Y29         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     4.218 r  bin_read3_0/out[27]_i_1/O
                         net (fo=1, routed)           0.038     4.256    temp2_0/out_reg[27]_1
    SLICE_X42Y29         FDRE                                         r  temp2_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1171, unset)         0.026     7.026    temp2_0/clk
    SLICE_X42Y29         FDRE                                         r  temp2_0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y29         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                  2.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    par_done_reg5/clk
    SLICE_X38Y33         FDRE                                         r  par_done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg5/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    par_reset1/par_done_reg5_out
    SLICE_X38Y33         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset1/out[0]_i_1__12/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg5/out_reg[0]_0
    SLICE_X38Y33         FDRE                                         r  par_done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    par_done_reg5/clk
    SLICE_X38Y33         FDRE                                         r  par_done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y33         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X41Y31         FDRE                                         r  mult_pipe3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[5]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read3_0/Q[5]
    SLICE_X41Y30         FDRE                                         r  bin_read3_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X41Y30         FDRE                                         r  bin_read3_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y30         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X44Y28         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_done_reg9/par_done_reg8_out
    SLICE_X44Y28         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  par_done_reg9/out[0]_i_1__34/O
                         net (fo=1, routed)           0.017     0.108    par_reset3/out_reg[0]_4
    SLICE_X44Y28         FDRE                                         r  par_reset3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    par_reset3/clk
    SLICE_X44Y28         FDRE                                         r  par_reset3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y28         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.012     0.012    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm3/out_reg[1]/Q
                         net (fo=10, routed)          0.028     0.079    fsm3/fsm3_out[1]
    SLICE_X44Y30         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  fsm3/out[1]_i_2__1/O
                         net (fo=1, routed)           0.017     0.110    fsm3/fsm3_in[1]
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.018     0.018    fsm3/clk
    SLICE_X44Y30         FDRE                                         r  fsm3/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    fsm3/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X42Y45         FDRE                                         r  mult_pipe0/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe0/p_1_in[15]
    SLICE_X42Y45         FDRE                                         r  mult_pipe0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X42Y45         FDRE                                         r  mult_pipe0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y45         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X43Y20         FDRE                                         r  mult_pipe4/out_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/out_tmp_reg[7]/Q
                         net (fo=1, routed)           0.062     0.113    mult_pipe4/p_1_in[7]
    SLICE_X43Y20         FDRE                                         r  mult_pipe4/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X43Y20         FDRE                                         r  mult_pipe4/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y20         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X40Y35         FDRE                                         r  mult_pipe3/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe3/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe3/done_buf_reg[1]__0
    SLICE_X40Y35         FDRE                                         r  mult_pipe3/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X40Y35         FDRE                                         r  mult_pipe3/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y35         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe3/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X41Y36         FDRE                                         r  mult_pipe1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[12]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read1_0/Q[12]
    SLICE_X41Y35         FDRE                                         r  bin_read1_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X41Y35         FDRE                                         r  bin_read1_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y35         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe4/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X42Y20         FDRE                                         r  mult_pipe4/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe4/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.063     0.115    mult_pipe4/p_1_in[12]
    SLICE_X41Y20         FDRE                                         r  mult_pipe4/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X41Y20         FDRE                                         r  mult_pipe4/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y20         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe4/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe6/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe6/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X40Y24         FDRE                                         r  mult_pipe6/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe6/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.063     0.115    mult_pipe6/p_1_in[4]
    SLICE_X40Y23         FDRE                                         r  mult_pipe6/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1171, unset)         0.019     0.019    mult_pipe6/clk
    SLICE_X40Y23         FDRE                                         r  mult_pipe6/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y23         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe6/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y18  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y15  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y10  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y10  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y12  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y16  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y13  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y33   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y33   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y33   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y33   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y39   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y42   A_int_read0_0/out_reg[12]/C



