Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Oct 12 20:23:49 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (12)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.908    -2698.171                    404                 7004        0.074        0.000                      0                 7004        3.000        0.000                       0                  2952  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout0    {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.091        0.000                      0                   64        0.158        0.000                      0                   64        3.000        0.000                       0                    35  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0          -6.385      -40.655                      7                   14        0.112        0.000                      0                   14        3.750        0.000                       0                   268  
  clkout2          30.418        0.000                      0                   85        0.129        0.000                      0                   85       19.500        0.000                       0                    57  
  clkout3          31.190        0.000                      0                 4985        0.074        0.000                      0                 4985       49.500        0.000                       0                  2589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -5.003     -456.274                    212                  425        0.211        0.000                      0                  425  
clkout3       clkout0           -12.908    -2233.189                    192                  192        1.281        0.000                      0                  192  
clkout0       clkout2             4.267        0.000                      0                   12        0.104        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.251        0.000                      0                 1276        0.211        0.000                      0                 1276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.631%)  route 3.616ns (81.369%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.115     9.657    CLK_GEN/led_clk_1
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.748    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.631%)  route 3.616ns (81.369%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.115     9.657    CLK_GEN/led_clk_1
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.748    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.631%)  route 3.616ns (81.369%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.115     9.657    CLK_GEN/led_clk_1
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.748    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.631%)  route 3.616ns (81.369%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          1.115     9.657    CLK_GEN/led_clk_1
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.301    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.748    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.958     9.499    CLK_GEN/led_clk_1
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X52Y101        FDRE (Setup_fdre_C_R)       -0.429    14.723    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.958     9.499    CLK_GEN/led_clk_1
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X52Y101        FDRE (Setup_fdre_C_R)       -0.429    14.723    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.958     9.499    CLK_GEN/led_clk_1
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.489    14.911    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X52Y101        FDRE (Setup_fdre_C_R)       -0.429    14.723    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.939%)  route 3.325ns (80.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.824     9.365    CLK_GEN/led_clk_1
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.939%)  route 3.325ns (80.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.824     9.365    CLK_GEN/led_clk_1
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.828ns (19.939%)  route 3.325ns (80.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.610     5.212    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  CLK_GEN/led_counter_reg[25]/Q
                         net (fo=2, routed)           1.100     6.768    CLK_GEN/led_counter[25]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.124     6.892 f  CLK_GEN/led_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.325    CLK_GEN/led_counter[0]_i_5_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124     7.449 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.968     8.417    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.541 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.824     9.365    CLK_GEN/led_clk_1
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.928    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.012    CLK_GEN/data0[25]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.023    CLK_GEN/data0[27]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.048    CLK_GEN/data0[26]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.048    CLK_GEN/data0[28]
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.051    CLK_GEN/data0[29]
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.062    CLK_GEN/data0[31]
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.469ns (77.874%)  route 0.133ns (22.126%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.918    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.957 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.087 r  CLK_GEN/led_counter0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.087    CLK_GEN/data0[30]
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.994    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    CLK_GEN/led_counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  CLK_GEN/led_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.869    CLK_GEN/data0[19]
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.757    CLK_GEN/led_counter[11]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  CLK_GEN/led_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.868    CLK_GEN/data0[11]
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.758    CLK_GEN/led_counter[3]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  CLK_GEN/led_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.869    CLK_GEN/data0[3]
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y95     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y95     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y97     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94     CLK_GEN/led_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y100    CLK_GEN/led_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y100    CLK_GEN/led_counter_reg[26]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X53Y95     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -6.385ns,  Total Violation      -40.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.385ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        11.237ns  (logic 1.587ns (14.123%)  route 9.650ns (85.877%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 10.224 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.619    10.224    vga/clk100MHz
    SLICE_X52Y62         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.422    10.646 r  vga/code_mem_reg[4]/Q
                         net (fo=24, routed)          2.719    13.365    vga/c2i4/Q[4]
    SLICE_X31Y82         LUT5 (Prop_lut5_I1_O)        0.297    13.662 r  vga/c2i4/i_/ascii_code[6]_i_161/O
                         net (fo=113, routed)         1.094    14.756    vga/c2i4/code_mem_reg[2]_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.880 f  vga/c2i4/i_/ascii_code[6]_i_175/O
                         net (fo=19, routed)          1.751    16.631    vga/c2i4/inst_mem[22]
    SLICE_X35Y82         LUT5 (Prop_lut5_I0_O)        0.124    16.755 r  vga/c2i4/i_/ascii_code[6]_i_167/O
                         net (fo=3, routed)           0.673    17.428    vga/U12/inst_mem[23]
    SLICE_X34Y82         LUT6 (Prop_lut6_I0_O)        0.124    17.552 r  vga/U12/ascii_code[1]_i_46/O
                         net (fo=1, routed)           1.012    18.564    vga/U12/ascii_code[1]_i_46_n_0
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.124    18.688 r  vga/U12/ascii_code[1]_i_19/O
                         net (fo=1, routed)           0.307    18.995    vga/U12/ascii_code[1]_i_19_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.119 r  vga/U12/ascii_code[1]_i_9/O
                         net (fo=1, routed)           0.807    19.926    vga/U12/ascii_code[1]_i_9_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I1_O)        0.124    20.050 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           1.286    21.336    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124    21.460 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    21.460    vga/U12_n_5
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.507    14.933    vga/clk100MHz
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.074    15.046    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.029    15.075    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                 -6.385    

Slack (VIOLATED) :        -5.956ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.812ns  (logic 1.587ns (14.679%)  route 9.225ns (85.321%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 10.224 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.619    10.224    vga/clk100MHz
    SLICE_X52Y62         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.422    10.646 r  vga/code_mem_reg[4]/Q
                         net (fo=24, routed)          2.459    13.105    vga/c2i4/Q[4]
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.297    13.402 r  vga/c2i4/i_/ascii_code[5]_i_154/O
                         net (fo=154, routed)         2.142    15.543    vga/c2i4/code_mem_reg[2]_2
    SLICE_X32Y82         LUT5 (Prop_lut5_I2_O)        0.124    15.667 r  vga/c2i4/i_/ascii_code[6]_i_343/O
                         net (fo=3, routed)           0.861    16.528    vga/c2i4/code_mem_reg[2]_16
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.652 r  vga/c2i4/i_/ascii_code[3]_i_94/O
                         net (fo=1, routed)           1.230    17.882    vga/U12/ascii_code[3]_i_21_4
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    18.006 r  vga/U12/ascii_code[3]_i_44/O
                         net (fo=1, routed)           0.824    18.830    vga/U12/ascii_code[3]_i_44_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.954 r  vga/U12/ascii_code[3]_i_21/O
                         net (fo=1, routed)           0.293    19.247    vga/U12/ascii_code[3]_i_21_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.371 r  vga/U12/ascii_code[3]_i_10/O
                         net (fo=1, routed)           0.983    20.354    vga/U12/ascii_code[3]_i_10_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    20.478 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.433    20.911    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I3_O)        0.124    21.035 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    21.035    vga/U12_n_3
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.074    15.047    
    SLICE_X47Y89         FDRE (Setup_fdre_C_D)        0.032    15.079    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -21.035    
  -------------------------------------------------------------------
                         slack                                 -5.956    

Slack (VIOLATED) :        -5.859ns  (required time - arrival time)
  Source:                 vga/code_id_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.777ns  (logic 1.779ns (16.508%)  route 8.998ns (83.492%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns = ( 10.230 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.625    10.230    vga/clk100MHz
    SLICE_X50Y64         FDRE                                         r  vga/code_id_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.524    10.754 r  vga/code_id_reg[6]/Q
                         net (fo=24, routed)          2.668    13.422    vga/c2i2/Q[6]
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.124    13.546 f  vga/c2i2/i_/ascii_code[6]_i_150/O
                         net (fo=115, routed)         2.562    16.108    vga/c2i2/code_id_reg[6]
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  vga/c2i2/i_/ascii_code[0]_inv_i_293/O
                         net (fo=1, routed)           0.555    16.787    vga/c2i2/i_/ascii_code[0]_inv_i_293_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I2_O)        0.124    16.911 f  vga/c2i2/i_/ascii_code[0]_inv_i_179/O
                         net (fo=1, routed)           1.411    18.322    vga/U12/ascii_code_reg[0]_inv_i_35_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.446 f  vga/U12/ascii_code[0]_inv_i_82/O
                         net (fo=1, routed)           0.000    18.446    vga/U12/ascii_code[0]_inv_i_82_n_0
    SLICE_X49Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    18.658 f  vga/U12/ascii_code_reg[0]_inv_i_35/O
                         net (fo=1, routed)           0.468    19.126    vga/U12/ascii_code_reg[0]_inv_i_35_n_0
    SLICE_X48Y84         LUT6 (Prop_lut6_I3_O)        0.299    19.425 f  vga/U12/ascii_code[0]_inv_i_12/O
                         net (fo=1, routed)           0.931    20.355    vga/U12/ascii_code[0]_inv_i_12_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.124    20.479 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.403    20.882    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.006 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    21.006    vga/U12_n_6
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.504    14.930    vga/clk100MHz
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.074    15.115    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.032    15.147    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -21.006    
  -------------------------------------------------------------------
                         slack                                 -5.859    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 vga/code_if_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.746ns  (logic 1.451ns (13.503%)  route 9.295ns (86.497%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.618    10.223    vga/clk100MHz
    SLICE_X55Y63         FDRE                                         r  vga/code_if_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    10.682 r  vga/code_if_reg[4]/Q
                         net (fo=27, routed)          2.068    12.750    vga/c2i1/Q[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I3_O)        0.124    12.874 r  vga/c2i1/i_/ascii_code[6]_i_243/O
                         net (fo=131, routed)         2.040    14.914    vga/c2i1/code_if_reg[3]
    SLICE_X46Y84         LUT5 (Prop_lut5_I0_O)        0.124    15.038 f  vga/c2i1/i_/ascii_code[5]_i_157/O
                         net (fo=2, routed)           0.795    15.833    vga/c2i1/code_if_reg[3]_2
    SLICE_X46Y84         LUT6 (Prop_lut6_I1_O)        0.124    15.957 f  vga/c2i1/i_/ascii_code[6]_i_251/O
                         net (fo=1, routed)           0.655    16.612    vga/c2i1_n_96
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.736 r  vga/ascii_code[6]_i_116/O
                         net (fo=1, routed)           0.877    17.612    vga/U12/ascii_code[6]_i_29_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.124    17.736 r  vga/U12/ascii_code[6]_i_57/O
                         net (fo=1, routed)           0.807    18.544    vga/U12/ascii_code[6]_i_57_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.668 r  vga/U12/ascii_code[6]_i_29/O
                         net (fo=1, routed)           1.179    19.847    vga/U12/ascii_code[6]_i_29_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I0_O)        0.124    19.971 r  vga/U12/ascii_code[6]_i_9/O
                         net (fo=1, routed)           0.874    20.845    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.969 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    20.969    vga/U12_n_0
    SLICE_X38Y83         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X38Y83         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.074    15.047    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.079    15.126    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -20.969    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.599ns  (required time - arrival time)
  Source:                 vga/code_if_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.452ns  (logic 2.096ns (20.054%)  route 8.356ns (79.946%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns = ( 10.223 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.618    10.223    vga/clk100MHz
    SLICE_X55Y63         FDRE                                         r  vga/code_if_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    10.682 r  vga/code_if_reg[4]/Q
                         net (fo=27, routed)          2.317    12.998    vga/c2i1/Q[4]
    SLICE_X55Y82         LUT5 (Prop_lut5_I2_O)        0.124    13.122 f  vga/c2i1/i_/ascii_code[6]_i_244/O
                         net (fo=115, routed)         1.774    14.897    vga/c2i1_n_38
    SLICE_X43Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.021 r  vga/ascii_code[6]_i_257/O
                         net (fo=14, routed)          1.247    16.268    vga/c2i1/ascii_code_reg[0]_inv_i_67
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.392 r  vga/c2i1/i_/ascii_code[2]_i_240/O
                         net (fo=1, routed)           0.000    16.392    vga/U12/inst_if[1]
    SLICE_X53Y79         MUXF7 (Prop_muxf7_I0_O)      0.212    16.604 r  vga/U12/ascii_code_reg[2]_i_130/O
                         net (fo=1, routed)           0.806    17.410    vga/U12/ascii_code_reg[2]_i_130_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I0_O)        0.299    17.709 r  vga/U12/ascii_code[2]_i_62/O
                         net (fo=1, routed)           0.000    17.709    vga/U12/ascii_code[2]_i_62_n_0
    SLICE_X54Y79         MUXF7 (Prop_muxf7_I0_O)      0.209    17.918 r  vga/U12/ascii_code_reg[2]_i_27/O
                         net (fo=1, routed)           1.026    18.943    vga/U12/ascii_code_reg[2]_i_27_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.297    19.240 r  vga/U12/ascii_code[2]_i_12/O
                         net (fo=1, routed)           0.597    19.838    vga/U12/ascii_code[2]_i_12_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    19.962 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.589    20.551    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124    20.675 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    20.675    vga/U12_n_4
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.505    14.931    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.074    15.044    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.031    15.075    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                 -5.599    

Slack (VIOLATED) :        -5.531ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.382ns  (logic 1.587ns (15.286%)  route 8.795ns (84.714%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 10.224 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.619    10.224    vga/clk100MHz
    SLICE_X52Y62         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.422    10.646 r  vga/code_mem_reg[4]/Q
                         net (fo=24, routed)          2.333    12.978    vga/c2i4/Q[4]
    SLICE_X33Y75         LUT5 (Prop_lut5_I2_O)        0.297    13.275 r  vga/c2i4/i_/ascii_code[5]_i_152/O
                         net (fo=134, routed)         1.835    15.110    vga/c2i4/code_mem_reg[2]_1
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124    15.234 r  vga/c2i4/i_/ascii_code[5]_i_206/O
                         net (fo=4, routed)           0.576    15.810    vga/c2i4/i_/ascii_code[5]_i_206_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I4_O)        0.124    15.934 r  vga/c2i4/i_/ascii_code[5]_i_135/O
                         net (fo=2, routed)           0.868    16.803    vga/U12/ascii_code[5]_i_23_2
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.124    16.927 r  vga/U12/ascii_code[5]_i_58/O
                         net (fo=1, routed)           1.040    17.966    vga/U12/ascii_code[5]_i_58_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  vga/U12/ascii_code[5]_i_23/O
                         net (fo=1, routed)           0.498    18.588    vga/U12/ascii_code[5]_i_23_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.124    18.712 r  vga/U12/ascii_code[5]_i_10/O
                         net (fo=1, routed)           0.990    19.703    vga/U12/ascii_code[5]_i_10_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.124    19.827 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.655    20.482    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.606 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    20.606    vga/U12_n_1
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.505    14.931    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.074    15.044    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.031    15.075    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -20.606    
  -------------------------------------------------------------------
                         slack                                 -5.531    

Slack (VIOLATED) :        -5.482ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        10.337ns  (logic 2.356ns (22.791%)  route 7.981ns (77.209%))
  Logic Levels:           10  (LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 10.224 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    10.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     6.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     8.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.619    10.224    vga/clk100MHz
    SLICE_X52Y62         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.422    10.646 r  vga/code_mem_reg[4]/Q
                         net (fo=24, routed)          2.459    13.105    vga/c2i4/Q[4]
    SLICE_X31Y75         LUT5 (Prop_lut5_I2_O)        0.297    13.402 f  vga/c2i4/i_/ascii_code[5]_i_154/O
                         net (fo=154, routed)         1.520    14.921    vga/c2i4_n_3
    SLICE_X29Y83         LUT5 (Prop_lut5_I3_O)        0.124    15.045 f  vga/ascii_code[1]_i_102/O
                         net (fo=7, routed)           0.779    15.824    vga/c2i4/i_/ascii_code[4]_i_182_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I0_O)        0.124    15.948 f  vga/c2i4/i_/ascii_code[6]_i_337/O
                         net (fo=2, routed)           0.961    16.910    vga/c2i4/i_/ascii_code[6]_i_337_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I0_O)        0.124    17.034 f  vga/c2i4/i_/ascii_code[4]_i_182/O
                         net (fo=1, routed)           0.000    17.034    vga/c2i4/i_/ascii_code[4]_i_182_n_0
    SLICE_X30Y85         MUXF7 (Prop_muxf7_I1_O)      0.214    17.248 f  vga/c2i4/i_/ascii_code_reg[4]_i_97/O
                         net (fo=1, routed)           0.307    17.554    vga/U12/ascii_code_reg[4]_i_18_2
    SLICE_X30Y84         LUT6 (Prop_lut6_I5_O)        0.297    17.851 r  vga/U12/ascii_code[4]_i_44/O
                         net (fo=1, routed)           0.000    17.851    vga/U12/ascii_code[4]_i_44_n_0
    SLICE_X30Y84         MUXF7 (Prop_muxf7_I0_O)      0.209    18.060 r  vga/U12/ascii_code_reg[4]_i_18/O
                         net (fo=1, routed)           0.943    19.003    vga/U12/ascii_code_reg[4]_i_18_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.297    19.300 r  vga/U12/ascii_code[4]_i_7/O
                         net (fo=1, routed)           0.438    19.738    vga/U12/ascii_code[4]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.862 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.574    20.437    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    20.561 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    20.561    vga/U12_n_2
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.074    15.047    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.032    15.079    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 -5.482    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.456ns (21.859%)  route 1.630ns (78.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.624     5.229    vga/clk100MHz
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           1.630     7.315    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.551    14.976    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.074    15.090    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.524    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.456ns (22.490%)  route 1.572ns (77.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.629     5.234    vga/clk100MHz
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           1.572     7.261    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.551    14.976    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.074    15.090    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.524    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.456ns (22.500%)  route 1.571ns (77.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.626     5.231    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           1.571     7.257    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.551    14.976    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.187    15.163    
                         clock uncertainty           -0.074    15.090    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.524    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.562     1.483    vga/clk100MHz
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.467     2.091    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.278%)  route 0.590ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.562     1.483    vga/clk100MHz
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.590     2.215    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.001%)  route 0.642ns (81.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.559     1.480    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.642     2.264    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.164ns (20.646%)  route 0.630ns (79.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.561     1.482    vga/clk100MHz
    SLICE_X38Y83         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.630     2.277    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.372%)  route 0.671ns (82.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.559     1.480    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.671     2.292    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.226%)  route 0.678ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.561     1.482    vga/clk100MHz
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.678     2.301    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.586%)  route 0.709ns (83.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.557     1.478    vga/clk100MHz
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.709     2.328    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.250     1.796    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.979    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 vga/strdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.299ns (35.495%)  route 0.543ns (64.505%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X46Y91         FDRE                                         r  vga/strdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y91         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga/strdata_reg[11]/Q
                         net (fo=1, routed)           0.134     1.783    vga/U12/strdata[10]
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vga/U12/ascii_code[3]_i_9/O
                         net (fo=1, routed)           0.271     2.099    vga/U12/ascii_code[3]_i_9_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.144 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.138     2.282    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.327 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     2.327    vga/U12_n_3
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.833     2.000    vga/clk100MHz
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.092     1.591    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.299ns (33.340%)  route 0.598ns (66.660%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.565     1.486    vga/clk100MHz
    SLICE_X42Y92         FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.083     1.733    vga/U12/strdata[15]
    SLICE_X43Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.359     2.137    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.182 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.156     2.338    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I1_O)        0.045     2.383 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     2.383    vga/U12_n_5
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.831     1.998    vga/clk100MHz
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.091     1.589    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 vga/strdata_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.317ns (32.653%)  route 0.654ns (67.346%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.565     1.486    vga/clk100MHz
    SLICE_X44Y91         FDRE                                         r  vga/strdata_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  vga/strdata_reg[42]/Q
                         net (fo=1, routed)           0.109     1.723    vga/U12/strdata[37]
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.099     1.822 r  vga/U12/ascii_code[2]_i_8/O
                         net (fo=1, routed)           0.272     2.094    vga/U12/ascii_code[2]_i_8_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I4_O)        0.045     2.139 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.273     2.412    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.457 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     2.457    vga/U12_n_4
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.829     1.996    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.092     1.608    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.849    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y79     vga/ascii_code_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86     vga/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y81     vga/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y89     vga/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y83     vga/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y81     vga/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y83     vga/ascii_code_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y76     vga/data_buf_reg_0_3_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y75     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y77     vga/data_buf_reg_0_3_24_29/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y76     vga/data_buf_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y76     vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       30.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.418ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 1.582ns (17.398%)  route 7.511ns (82.602%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.460     7.466    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=149, routed)         1.523     9.114    vga/U12/data_buf_reg_0_3_0_5_i_110_n_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.152     9.266 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.971    10.237    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.326    10.563 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.599    11.162    vga/U12/R[3]_i_16_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.826    12.112    vga/U12/p_36_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.236 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.398    13.634    vga/U12/dout1
    SLICE_X56Y101        LUT5 (Prop_lut5_I4_O)        0.152    13.786 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.533    14.319    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.269    44.737    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.737    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 30.418    

Slack (MET) :             30.432ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 1.582ns (17.398%)  route 7.511ns (82.602%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.460     7.466    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=149, routed)         1.523     9.114    vga/U12/data_buf_reg_0_3_0_5_i_110_n_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.152     9.266 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.971    10.237    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.326    10.563 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.599    11.162    vga/U12/R[3]_i_16_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.826    12.112    vga/U12/p_36_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.236 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.398    13.634    vga/U12/dout1
    SLICE_X56Y101        LUT5 (Prop_lut5_I4_O)        0.152    13.786 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.533    14.319    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.255    44.751    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         44.751    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                 30.432    

Slack (MET) :             30.464ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.583ns (17.431%)  route 7.498ns (82.569%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.460     7.466    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=149, routed)         1.523     9.114    vga/U12/data_buf_reg_0_3_0_5_i_110_n_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.152     9.266 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.971    10.237    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.326    10.563 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.599    11.162    vga/U12/R[3]_i_16_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.826    12.112    vga/U12/p_36_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.236 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.245    13.481    vga/U12/dout1
    SLICE_X56Y101        LUT2 (Prop_lut2_I0_O)        0.153    13.634 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.673    14.307    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.235    44.771    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         44.771    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                 30.464    

Slack (MET) :             30.653ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 1.583ns (17.802%)  route 7.309ns (82.198%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.460     7.466    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=149, routed)         1.523     9.114    vga/U12/data_buf_reg_0_3_0_5_i_110_n_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.152     9.266 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.971    10.237    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.326    10.563 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.599    11.162    vga/U12/R[3]_i_16_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.826    12.112    vga/U12/p_36_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.236 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.245    13.481    vga/U12/dout1
    SLICE_X56Y101        LUT2 (Prop_lut2_I0_O)        0.153    13.634 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.484    14.118    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.235    44.771    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.771    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                 30.653    

Slack (MET) :             30.838ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.554ns (17.439%)  route 7.357ns (82.561%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.460     7.466    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  vga/U12/data_buf_reg_0_3_0_5_i_110/O
                         net (fo=149, routed)         1.523     9.114    vga/U12/data_buf_reg_0_3_0_5_i_110_n_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I1_O)        0.152     9.266 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.971    10.237    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.326    10.563 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.599    11.162    vga/U12/R[3]_i_16_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.826    12.112    vga/U12/p_36_in
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.236 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           1.398    13.634    vga/U12/dout1
    SLICE_X56Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.758 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.379    14.137    vga/U12/B[2]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.031    44.975    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         44.975    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 30.838    

Slack (MET) :             33.572ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.952ns (15.502%)  route 5.189ns (84.498%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 r  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.663    10.732    vga/U12/G[3]_i_2_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.856 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.520    11.376    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.058    44.948    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.948    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                 33.572    

Slack (MET) :             33.696ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.978ns (16.786%)  route 4.848ns (83.214%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 r  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.271    10.339    vga/U12/G[3]_i_2_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I3_O)        0.150    10.489 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.572    11.061    vga/U12/B[3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.249    44.757    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         44.757    
                         arrival time                         -11.061    
  -------------------------------------------------------------------
                         slack                                 33.696    

Slack (MET) :             33.758ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.952ns (15.995%)  route 5.000ns (84.005%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 r  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.663    10.732    vga/U12/G[3]_i_2_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.856 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.331    11.187    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.061    44.945    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         44.945    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 33.758    

Slack (MET) :             33.940ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.952ns (16.556%)  route 4.798ns (83.444%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 r  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.271    10.339    vga/U12/G[3]_i_2_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.463 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.522    10.985    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.081    44.925    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.925    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 33.940    

Slack (MET) :             34.143ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 0.952ns (17.119%)  route 4.609ns (82.881%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 r  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.271    10.339    vga/U12/G[3]_i_2_n_0
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.463 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.332    10.796    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.179    45.097    
                         clock uncertainty           -0.091    45.006    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.067    44.939    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         44.939    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                 34.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y94         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/U12/v_count_reg[2]/Q
                         net (fo=22, routed)          0.077     1.703    vga/U12/PRow[2]
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.748 r  vga/U12/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.748    vga/U12/p_0_in__0[9]
    SLICE_X50Y94         FDRE                                         r  vga/U12/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.833     2.000    vga/U12/clk_disp
    SLICE_X50Y94         FDRE                                         r  vga/U12/v_count_reg[9]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.121     1.618    vga/U12/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.309%)  route 0.113ns (37.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y91         FDRE                                         r  vga/U12/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/h_count_reg[5]/Q
                         net (fo=18, routed)          0.113     1.736    vga/U12/h_count_reg_n_0_[5]
    SLICE_X54Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  vga/U12/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/U12/p_0_in_0[6]
    SLICE_X54Y91         FDRE                                         r  vga/U12/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.831     1.998    vga/U12/clk_disp
    SLICE_X54Y91         FDRE                                         r  vga/U12/h_count_reg[6]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.121     1.616    vga/U12/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.392%)  route 0.169ns (47.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/h_count_reg[7]/Q
                         net (fo=11, routed)          0.169     1.792    vga/U12/h_count_reg_n_0_[7]
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.837 r  vga/U12/HS_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga/U12/h_sync
    SLICE_X54Y92         FDRE                                         r  vga/U12/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.831     1.998    vga/U12/clk_disp
    SLICE_X54Y92         FDRE                                         r  vga/U12/HS_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.120     1.618    vga/U12/HS_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.313%)  route 0.144ns (43.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y94         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[2]/Q
                         net (fo=22, routed)          0.144     1.770    vga/U12/PRow[2]
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  vga/U12/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/U12/p_0_in__0[4]
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.833     2.000    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.092     1.592    vga/U12/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.711%)  route 0.174ns (48.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/h_count_reg[7]/Q
                         net (fo=11, routed)          0.174     1.797    vga/U12/h_count_reg_n_0_[7]
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  vga/U12/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.842    vga/U12/p_0_in_0[9]
    SLICE_X54Y91         FDRE                                         r  vga/U12/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.831     1.998    vga/U12/clk_disp
    SLICE_X54Y91         FDRE                                         r  vga/U12/h_count_reg[9]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X54Y91         FDRE (Hold_fdre_C_D)         0.120     1.618    vga/U12/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.807%)  route 0.147ns (44.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y94         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[2]/Q
                         net (fo=22, routed)          0.147     1.773    vga/U12/PRow[2]
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  vga/U12/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga/U12/p_0_in__0[5]
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.833     2.000    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.092     1.592    vga/U12/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y92         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.383     2.006    vga/U12/rdn_reg_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X56Y101        FDRE (Hold_fdre_C_R)         0.009     1.762    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/rdn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.912%)  route 0.383ns (73.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y92         FDRE                                         r  vga/U12/rdn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/rdn_reg/Q
                         net (fo=12, routed)          0.383     2.006    vga/U12/rdn_reg_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X56Y101        FDRE (Hold_fdre_C_R)         0.009     1.762    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X50Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.187     1.836    vga/U12/PRow[6]
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  vga/U12/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga/U12/p_0_in__0[6]
    SLICE_X50Y94         FDRE                                         r  vga/U12/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.833     2.000    vga/U12/clk_disp
    SLICE_X50Y94         FDRE                                         r  vga/U12/v_count_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.120     1.604    vga/U12/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=3, routed)           0.185     1.837    BTN_SCAN/LED_OBUF[0]
    SLICE_X0Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.882 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.091     1.602    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y71      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y71      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y72      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y73      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      BTN_SCAN/clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      BTN_SCAN/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      BTN_SCAN/clk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      BTN_SCAN/clk_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      BTN_SCAN/clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y99     vga/U12/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     vga/U12/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     vga/U12/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     vga/U12/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     vga/U12/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y90     vga/U12/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     vga/U12/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y90     vga/U12/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      BTN_SCAN/clk_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       31.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.190ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[42][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.691ns  (logic 0.952ns (5.093%)  route 17.739ns (94.907%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 57.595 - 50.000 ) 
    Source Clock Delay      (SCD):    8.215ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.633     8.215    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y52         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.456     8.671 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         4.922    13.593    core/data_ram/Q[6]
    SLICE_X66Y35         LUT4 (Prop_lut4_I0_O)        0.124    13.717 r  core/data_ram/i___64_i_1/O
                         net (fo=74, routed)          6.749    20.465    core/data_ram/i___64_i_1_n_0
    SLICE_X34Y44         LUT4 (Prop_lut4_I3_O)        0.124    20.589 r  core/data_ram/data[43][6]_i_2/O
                         net (fo=6, routed)           3.651    24.240    core/data_ram/data[43][6]_i_2_n_0
    SLICE_X66Y48         LUT6 (Prop_lut6_I1_O)        0.124    24.364 f  core/data_ram/data[42][0]_i_2/O
                         net (fo=1, routed)           2.417    26.782    core/data_ram/data[42][0]_i_2_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.906 r  core/data_ram/data[42][0]_i_1/O
                         net (fo=1, routed)           0.000    26.906    core/data_ram/data[42][0]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  core/data_ram/data_reg[42][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.508    57.595    core/data_ram/debug_clk
    SLICE_X51Y54         FDRE                                         r  core/data_ram/data_reg[42][0]/C  (IS_INVERTED)
                         clock pessimism              0.575    58.170    
                         clock uncertainty           -0.106    58.064    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.032    58.096    core/data_ram/data_reg[42][0]
  -------------------------------------------------------------------
                         required time                         58.096    
                         arrival time                         -26.906    
  -------------------------------------------------------------------
                         slack                                 31.190    

Slack (MET) :             31.699ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.181ns  (logic 1.480ns (8.140%)  route 16.701ns (91.860%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 57.596 - 50.000 ) 
    Source Clock Delay      (SCD):    8.220ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.638     8.220    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.738 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=248, routed)         6.320    15.058    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.152    15.210 r  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         5.268    20.478    core/data_ram/i___72_i_1_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.360    20.838 r  core/data_ram/data[66][7]_i_3/O
                         net (fo=16, routed)          3.429    24.266    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X67Y54         LUT4 (Prop_lut4_I2_O)        0.326    24.592 r  core/data_ram/data[64][0]_i_2/O
                         net (fo=1, routed)           1.684    26.277    core/data_ram/data[64][0]_i_2_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    26.401 r  core/data_ram/data[64][0]_i_1/O
                         net (fo=1, routed)           0.000    26.401    core/data_ram/data[64][0]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  core/data_ram/data_reg[64][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.509    57.596    core/data_ram/debug_clk
    SLICE_X51Y52         FDRE                                         r  core/data_ram/data_reg[64][0]/C  (IS_INVERTED)
                         clock pessimism              0.575    58.171    
                         clock uncertainty           -0.106    58.065    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.035    58.100    core/data_ram/data_reg[64][0]
  -------------------------------------------------------------------
                         required time                         58.100    
                         arrival time                         -26.401    
  -------------------------------------------------------------------
                         slack                                 31.699    

Slack (MET) :             31.835ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[34][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.045ns  (logic 1.250ns (6.927%)  route 16.795ns (93.073%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.599ns = ( 57.599 - 50.000 ) 
    Source Clock Delay      (SCD):    8.220ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.638     8.220    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.738 r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=248, routed)         6.320    15.058    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.152    15.210 f  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         4.915    20.125    core/data_ram/i___72_i_1_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.332    20.457 f  core/data_ram/data[34][7]_i_2/O
                         net (fo=8, routed)           3.725    24.182    core/data_ram/data[34][7]_i_2_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124    24.306 r  core/data_ram/data[34][0]_i_2/O
                         net (fo=1, routed)           1.835    26.141    core/data_ram/data[34][0]_i_2_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    26.265 r  core/data_ram/data[34][0]_i_1/O
                         net (fo=1, routed)           0.000    26.265    core/data_ram/data[34][0]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  core/data_ram/data_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.512    57.599    core/data_ram/debug_clk
    SLICE_X44Y54         FDRE                                         r  core/data_ram/data_reg[34][0]/C  (IS_INVERTED)
                         clock pessimism              0.575    58.174    
                         clock uncertainty           -0.106    58.068    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.032    58.100    core/data_ram/data_reg[34][0]
  -------------------------------------------------------------------
                         required time                         58.100    
                         arrival time                         -26.265    
  -------------------------------------------------------------------
                         slack                                 31.835    

Slack (MET) :             31.841ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.041ns  (logic 1.480ns (8.203%)  route 16.561ns (91.797%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.599ns = ( 57.599 - 50.000 ) 
    Source Clock Delay      (SCD):    8.220ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.638     8.220    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.738 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=248, routed)         6.320    15.058    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.152    15.210 r  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         5.268    20.478    core/data_ram/i___72_i_1_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.360    20.838 r  core/data_ram/data[66][7]_i_3/O
                         net (fo=16, routed)          3.345    24.183    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.326    24.509 f  core/data_ram/data[64][3]_i_2/O
                         net (fo=1, routed)           1.628    26.137    core/data_ram/data[64][3]_i_2_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    26.261 r  core/data_ram/data[64][3]_i_1/O
                         net (fo=1, routed)           0.000    26.261    core/data_ram/data[64][3]_i_1_n_0
    SLICE_X45Y56         FDRE                                         r  core/data_ram/data_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.512    57.599    core/data_ram/debug_clk
    SLICE_X45Y56         FDRE                                         r  core/data_ram/data_reg[64][3]/C  (IS_INVERTED)
                         clock pessimism              0.575    58.174    
                         clock uncertainty           -0.106    58.068    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.034    58.102    core/data_ram/data_reg[64][3]
  -------------------------------------------------------------------
                         required time                         58.102    
                         arrival time                         -26.261    
  -------------------------------------------------------------------
                         slack                                 31.841    

Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[64][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        17.867ns  (logic 1.480ns (8.283%)  route 16.387ns (91.717%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.762ns = ( 57.762 - 50.000 ) 
    Source Clock Delay      (SCD):    8.220ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.638     8.220    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.738 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=248, routed)         6.320    15.058    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.152    15.210 r  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         5.268    20.478    core/data_ram/i___72_i_1_n_0
    SLICE_X29Y44         LUT5 (Prop_lut5_I1_O)        0.360    20.838 r  core/data_ram/data[66][7]_i_3/O
                         net (fo=16, routed)          2.626    23.463    core/data_ram/data[66][7]_i_3_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.326    23.789 f  core/data_ram/data[64][7]_i_2/O
                         net (fo=1, routed)           2.173    25.963    core/data_ram/data[64][7]_i_2_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I2_O)        0.124    26.087 r  core/data_ram/data[64][7]_i_1/O
                         net (fo=1, routed)           0.000    26.087    core/data_ram/data[64][7]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  core/data_ram/data_reg[64][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.676    57.762    core/data_ram/debug_clk
    SLICE_X49Y49         FDRE                                         r  core/data_ram/data_reg[64][7]/C  (IS_INVERTED)
                         clock pessimism              0.503    58.265    
                         clock uncertainty           -0.106    58.159    
    SLICE_X49Y49         FDRE (Setup_fdre_C_D)        0.034    58.193    core/data_ram/data_reg[64][7]
  -------------------------------------------------------------------
                         required time                         58.193    
                         arrival time                         -26.087    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.243ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.153ns  (logic 3.135ns (18.276%)  route 14.018ns (81.724%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns = ( 107.587 - 100.000 ) 
    Source Clock Delay      (SCD):    8.383ns = ( 58.383 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060    55.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124    55.788 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697    56.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.581 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.801    58.383    core/data_ram/debug_clk
    SLICE_X47Y37         FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    58.842 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.198    60.040    core/data_ram/data_reg[70]_56[7]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124    60.164 r  core/data_ram/i___223_i_11/O
                         net (fo=1, routed)           0.000    60.164    core/data_ram/i___223_i_11_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.247    60.411 r  core/data_ram/i___223_i_4/O
                         net (fo=2, routed)           0.968    61.379    core/data_ram/i___223_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.298    61.677 r  core/data_ram/Datao_MEM[7]_i_3/O
                         net (fo=1, routed)           1.195    62.872    core/data_ram/Datao_MEM[7]_i_3_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    62.996 f  core/data_ram/Datao_MEM[7]_i_2/O
                         net (fo=8, routed)           0.986    63.982    core/data_ram/ALUO_MEM_reg[6]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    64.106 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.670    64.777    core/reg_IF_ID/D[10]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    64.901 r  core/reg_IF_ID/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.464    65.365    core/reg_IF_ID/B_EX[11]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    65.489 r  core/reg_IF_ID/B_EX[11]_i_1/O
                         net (fo=4, routed)           1.012    66.500    core/reg_IF_ID/rs2_data_ID[11]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.124    66.624 r  core/reg_IF_ID/Q[31]_i_62/O
                         net (fo=1, routed)           0.000    66.624    core/cmp_ID/Q_reg[31]_i_27_1[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.157 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.157    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.274 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.274    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.391 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    68.178    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    68.302 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    68.735    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    68.859 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    69.416    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.540 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.577    71.117    core/hazard_unit/Branch_ctrl
    SLICE_X66Y60         LUT6 (Prop_lut6_I5_O)        0.124    71.241 f  core/hazard_unit/i_/IR_ID[31]_i_3/O
                         net (fo=31, routed)          2.770    74.011    core/reg_IF_ID/reg_FD_flush
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    74.135 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.401    75.536    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X55Y58         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852   105.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.377 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618   105.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.086 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.500   107.587    core/reg_IF_ID/debug_clk
    SLICE_X55Y58         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism              0.503   108.090    
                         clock uncertainty           -0.106   107.984    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205   107.779    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        107.779    
                         arrival time                         -75.536    
  -------------------------------------------------------------------
                         slack                                 32.243    

Slack (MET) :             32.265ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        17.587ns  (logic 1.250ns (7.107%)  route 16.337ns (92.893%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.589ns = ( 57.589 - 50.000 ) 
    Source Clock Delay      (SCD):    8.220ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.638     8.220    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y53         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518     8.738 f  core/reg_EXE_MEM/ALUO_MEM_reg[2]_replica_1/Q
                         net (fo=248, routed)         6.320    15.058    core/data_ram/ALUO_MEM_reg[31]_0[2]_repN_1_alias
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.152    15.210 r  core/data_ram/i___72_i_1/O
                         net (fo=135, routed)         4.765    19.974    core/data_ram/i___72_i_1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.332    20.306 r  core/data_ram/i___139/O
                         net (fo=8, routed)           3.702    24.008    core/data_ram/i___139_n_0
    SLICE_X30Y53         LUT6 (Prop_lut6_I5_O)        0.124    24.132 r  core/data_ram/data[73][0]_i_2/O
                         net (fo=1, routed)           1.551    25.683    core/data_ram/data[73][0]_i_2_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.807 r  core/data_ram/data[73][0]_i_1/O
                         net (fo=1, routed)           0.000    25.807    core/data_ram/data[73][0]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  core/data_ram/data_reg[73][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.502    57.589    core/data_ram/debug_clk
    SLICE_X56Y53         FDRE                                         r  core/data_ram/data_reg[73][0]/C  (IS_INVERTED)
                         clock pessimism              0.503    58.092    
                         clock uncertainty           -0.106    57.986    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.086    58.072    core/data_ram/data_reg[73][0]
  -------------------------------------------------------------------
                         required time                         58.072    
                         arrival time                         -25.807    
  -------------------------------------------------------------------
                         slack                                 32.265    

Slack (MET) :             32.395ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.000ns  (logic 3.135ns (18.441%)  route 13.865ns (81.559%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.586ns = ( 107.586 - 100.000 ) 
    Source Clock Delay      (SCD):    8.383ns = ( 58.383 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060    55.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124    55.788 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697    56.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.581 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.801    58.383    core/data_ram/debug_clk
    SLICE_X47Y37         FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    58.842 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.198    60.040    core/data_ram/data_reg[70]_56[7]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124    60.164 r  core/data_ram/i___223_i_11/O
                         net (fo=1, routed)           0.000    60.164    core/data_ram/i___223_i_11_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.247    60.411 r  core/data_ram/i___223_i_4/O
                         net (fo=2, routed)           0.968    61.379    core/data_ram/i___223_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.298    61.677 r  core/data_ram/Datao_MEM[7]_i_3/O
                         net (fo=1, routed)           1.195    62.872    core/data_ram/Datao_MEM[7]_i_3_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    62.996 f  core/data_ram/Datao_MEM[7]_i_2/O
                         net (fo=8, routed)           0.986    63.982    core/data_ram/ALUO_MEM_reg[6]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    64.106 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.670    64.777    core/reg_IF_ID/D[10]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    64.901 r  core/reg_IF_ID/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.464    65.365    core/reg_IF_ID/B_EX[11]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    65.489 r  core/reg_IF_ID/B_EX[11]_i_1/O
                         net (fo=4, routed)           1.012    66.500    core/reg_IF_ID/rs2_data_ID[11]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.124    66.624 r  core/reg_IF_ID/Q[31]_i_62/O
                         net (fo=1, routed)           0.000    66.624    core/cmp_ID/Q_reg[31]_i_27_1[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.157 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.157    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.274 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.274    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.391 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    68.178    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    68.302 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    68.735    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    68.859 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    69.416    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.540 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.577    71.117    core/hazard_unit/Branch_ctrl
    SLICE_X66Y60         LUT6 (Prop_lut6_I5_O)        0.124    71.241 f  core/hazard_unit/i_/IR_ID[31]_i_3/O
                         net (fo=31, routed)          2.770    74.011    core/reg_IF_ID/reg_FD_flush
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    74.135 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.248    75.383    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852   105.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.377 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618   105.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.086 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.499   107.586    core/reg_IF_ID/debug_clk
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[2]/C
                         clock pessimism              0.503   108.089    
                         clock uncertainty           -0.106   107.983    
    SLICE_X55Y60         FDCE (Setup_fdce_C_CE)      -0.205   107.778    core/reg_IF_ID/PCurrent_ID_reg[2]
  -------------------------------------------------------------------
                         required time                        107.778    
                         arrival time                         -75.383    
  -------------------------------------------------------------------
                         slack                                 32.395    

Slack (MET) :             32.395ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.000ns  (logic 3.135ns (18.441%)  route 13.865ns (81.559%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.586ns = ( 107.586 - 100.000 ) 
    Source Clock Delay      (SCD):    8.383ns = ( 58.383 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060    55.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124    55.788 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697    56.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.581 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.801    58.383    core/data_ram/debug_clk
    SLICE_X47Y37         FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    58.842 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.198    60.040    core/data_ram/data_reg[70]_56[7]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124    60.164 r  core/data_ram/i___223_i_11/O
                         net (fo=1, routed)           0.000    60.164    core/data_ram/i___223_i_11_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.247    60.411 r  core/data_ram/i___223_i_4/O
                         net (fo=2, routed)           0.968    61.379    core/data_ram/i___223_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.298    61.677 r  core/data_ram/Datao_MEM[7]_i_3/O
                         net (fo=1, routed)           1.195    62.872    core/data_ram/Datao_MEM[7]_i_3_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    62.996 f  core/data_ram/Datao_MEM[7]_i_2/O
                         net (fo=8, routed)           0.986    63.982    core/data_ram/ALUO_MEM_reg[6]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    64.106 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.670    64.777    core/reg_IF_ID/D[10]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    64.901 r  core/reg_IF_ID/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.464    65.365    core/reg_IF_ID/B_EX[11]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    65.489 r  core/reg_IF_ID/B_EX[11]_i_1/O
                         net (fo=4, routed)           1.012    66.500    core/reg_IF_ID/rs2_data_ID[11]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.124    66.624 r  core/reg_IF_ID/Q[31]_i_62/O
                         net (fo=1, routed)           0.000    66.624    core/cmp_ID/Q_reg[31]_i_27_1[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.157 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.157    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.274 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.274    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.391 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    68.178    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    68.302 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    68.735    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    68.859 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    69.416    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.540 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.577    71.117    core/hazard_unit/Branch_ctrl
    SLICE_X66Y60         LUT6 (Prop_lut6_I5_O)        0.124    71.241 f  core/hazard_unit/i_/IR_ID[31]_i_3/O
                         net (fo=31, routed)          2.770    74.011    core/reg_IF_ID/reg_FD_flush
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    74.135 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.248    75.383    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852   105.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.377 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618   105.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.086 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.499   107.586    core/reg_IF_ID/debug_clk
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[3]/C
                         clock pessimism              0.503   108.089    
                         clock uncertainty           -0.106   107.983    
    SLICE_X55Y60         FDCE (Setup_fdce_C_CE)      -0.205   107.778    core/reg_IF_ID/PCurrent_ID_reg[3]
  -------------------------------------------------------------------
                         required time                        107.778    
                         arrival time                         -75.383    
  -------------------------------------------------------------------
                         slack                                 32.395    

Slack (MET) :             32.395ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[70][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        17.000ns  (logic 3.135ns (18.441%)  route 13.865ns (81.559%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.586ns = ( 107.586 - 100.000 ) 
    Source Clock Delay      (SCD):    8.383ns = ( 58.383 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060    55.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124    55.788 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697    56.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    56.581 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.801    58.383    core/data_ram/debug_clk
    SLICE_X47Y37         FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.459    58.842 r  core/data_ram/data_reg[70][7]/Q
                         net (fo=5, routed)           1.198    60.040    core/data_ram/data_reg[70]_56[7]
    SLICE_X50Y43         LUT6 (Prop_lut6_I1_O)        0.124    60.164 r  core/data_ram/i___223_i_11/O
                         net (fo=1, routed)           0.000    60.164    core/data_ram/i___223_i_11_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.247    60.411 r  core/data_ram/i___223_i_4/O
                         net (fo=2, routed)           0.968    61.379    core/data_ram/i___223_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.298    61.677 r  core/data_ram/Datao_MEM[7]_i_3/O
                         net (fo=1, routed)           1.195    62.872    core/data_ram/Datao_MEM[7]_i_3_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I0_O)        0.124    62.996 f  core/data_ram/Datao_MEM[7]_i_2/O
                         net (fo=8, routed)           0.986    63.982    core/data_ram/ALUO_MEM_reg[6]
    SLICE_X54Y57         LUT6 (Prop_lut6_I0_O)        0.124    64.106 r  core/data_ram/MDR_WB[11]_i_1/O
                         net (fo=5, routed)           0.670    64.777    core/reg_IF_ID/D[10]
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124    64.901 r  core/reg_IF_ID/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.464    65.365    core/reg_IF_ID/B_EX[11]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    65.489 r  core/reg_IF_ID/B_EX[11]_i_1/O
                         net (fo=4, routed)           1.012    66.500    core/reg_IF_ID/rs2_data_ID[11]
    SLICE_X50Y59         LUT4 (Prop_lut4_I1_O)        0.124    66.624 r  core/reg_IF_ID/Q[31]_i_62/O
                         net (fo=1, routed)           0.000    66.624    core/cmp_ID/Q_reg[31]_i_27_1[1]
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.157 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    67.157    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.274 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    67.274    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.391 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    68.178    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    68.302 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    68.735    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    68.859 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    69.416    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    69.540 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          1.577    71.117    core/hazard_unit/Branch_ctrl
    SLICE_X66Y60         LUT6 (Prop_lut6_I5_O)        0.124    71.241 f  core/hazard_unit/i_/IR_ID[31]_i_3/O
                         net (fo=31, routed)          2.770    74.011    core/reg_IF_ID/reg_FD_flush
    SLICE_X59Y67         LUT2 (Prop_lut2_I1_O)        0.124    74.135 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.248    75.383    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852   105.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100   105.377 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618   105.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   106.086 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.499   107.586    core/reg_IF_ID/debug_clk
    SLICE_X55Y60         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism              0.503   108.089    
                         clock uncertainty           -0.106   107.983    
    SLICE_X55Y60         FDCE (Setup_fdce_C_CE)      -0.205   107.778    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        107.778    
                         arrival time                         -75.383    
  -------------------------------------------------------------------
                         slack                                 32.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.534%)  route 0.267ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.556     2.507    core/REG_PC/debug_clk
    SLICE_X51Y68         FDCE                                         r  core/REG_PC/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDCE (Prop_fdce_C_Q)         0.141     2.648 r  core/REG_PC/Q_reg[26]/Q
                         net (fo=4, routed)           0.267     2.915    core/reg_IF_ID/PCurrent_ID_reg[31]_2[26]
    SLICE_X55Y68         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.823     3.367    core/reg_IF_ID/debug_clk
    SLICE_X55Y68         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism             -0.598     2.769    
    SLICE_X55Y68         FDCE (Hold_fdce_C_D)         0.072     2.841    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.559     2.510    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y66         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     2.651 r  core/reg_EXE_MEM/PCurrent_MEM_reg[5]/Q
                         net (fo=2, routed)           0.265     2.916    core/reg_MEM_WB/PC_MEM[5]
    SLICE_X58Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.829     3.373    core/reg_MEM_WB/debug_clk
    SLICE_X58Y65         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/C
                         clock pessimism             -0.598     2.775    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.052     2.827    core/reg_MEM_WB/PCurrent_WB_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.596%)  route 0.305ns (68.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.560     2.511    core/reg_IF_ID/debug_clk
    SLICE_X55Y61         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141     2.652 r  core/reg_IF_ID/PCurrent_ID_reg[8]/Q
                         net (fo=4, routed)           0.305     2.957    core/reg_ID_EX/PCurrent_EX_reg[31]_0[8]
    SLICE_X48Y60         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.833     3.377    core/reg_ID_EX/debug_clk
    SLICE_X48Y60         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism             -0.598     2.779    
    SLICE_X48Y60         FDCE (Hold_fdce_C_D)         0.070     2.849    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.036%)  route 0.313ns (68.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.561     2.512    core/reg_IF_ID/debug_clk
    SLICE_X55Y58         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.141     2.653 r  core/reg_IF_ID/PCurrent_ID_reg[6]/Q
                         net (fo=4, routed)           0.313     2.966    core/reg_ID_EX/PCurrent_EX_reg[31]_0[6]
    SLICE_X38Y59         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.837     3.381    core/reg_ID_EX/debug_clk
    SLICE_X38Y59         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[6]/C
                         clock pessimism             -0.598     2.783    
    SLICE_X38Y59         FDCE (Hold_fdce_C_D)         0.063     2.846    core/reg_ID_EX/PCurrent_EX_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.550     2.501    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.642 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.056     2.698    core/reg_MEM_WB/PC_MEM[19]
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/reg_MEM_WB/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/C
                         clock pessimism             -0.860     2.501    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.076     2.577    core/reg_MEM_WB/PCurrent_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.566     2.517    core/reg_EXE_MEM/debug_clk
    SLICE_X71Y56         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDCE (Prop_fdce_C_Q)         0.141     2.658 r  core/reg_EXE_MEM/PCurrent_MEM_reg[2]/Q
                         net (fo=2, routed)           0.067     2.724    core/reg_MEM_WB/PC_MEM[2]
    SLICE_X71Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.838     3.382    core/reg_MEM_WB/debug_clk
    SLICE_X71Y56         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[2]/C
                         clock pessimism             -0.865     2.517    
    SLICE_X71Y56         FDCE (Hold_fdce_C_D)         0.078     2.595    core/reg_MEM_WB/PCurrent_WB_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.550     2.501    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.642 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.068     2.710    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/reg_MEM_WB/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                         clock pessimism             -0.860     2.501    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.078     2.579    core/reg_MEM_WB/PCurrent_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.592     2.543    core/reg_EXE_MEM/debug_clk
    SLICE_X72Y57         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y57         FDCE (Prop_fdce_C_Q)         0.141     2.684 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=2, routed)           0.065     2.749    core/reg_MEM_WB/PC_MEM[6]
    SLICE_X72Y57         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.864     3.408    core/reg_MEM_WB/debug_clk
    SLICE_X72Y57         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/C
                         clock pessimism             -0.865     2.543    
    SLICE_X72Y57         FDCE (Hold_fdce_C_D)         0.075     2.618    core/reg_MEM_WB/PCurrent_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.550     2.501    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.642 r  core/reg_EXE_MEM/IR_MEM_reg[19]/Q
                         net (fo=2, routed)           0.067     2.709    core/reg_MEM_WB/inst_MEM[13]
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/reg_MEM_WB/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[19]/C
                         clock pessimism             -0.860     2.501    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.075     2.576    core/reg_MEM_WB/IR_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.550     2.501    core/reg_EXE_MEM/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDCE (Prop_fdce_C_Q)         0.141     2.642 r  core/reg_EXE_MEM/IR_MEM_reg[22]/Q
                         net (fo=2, routed)           0.067     2.709    core/reg_MEM_WB/inst_MEM[16]
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/reg_MEM_WB/debug_clk
    SLICE_X53Y73         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[22]/C
                         clock pessimism             -0.860     2.501    
    SLICE_X53Y73         FDCE (Hold_fdce_C_D)         0.071     2.572    core/reg_MEM_WB/IR_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y52     core/data_ram/data_reg[40][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y51     core/data_ram/data_reg[40][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y54     core/data_ram/data_reg[41][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y49     core/data_ram/data_reg[41][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y50     core/data_ram/data_reg[41][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y55     core/data_ram/data_reg[41][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X59Y37     core/data_ram/data_reg[41][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y52     core/reg_EXE_MEM/ALUO_MEM_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y62     core/reg_EXE_MEM/ALUO_MEM_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y63     core/reg_EXE_MEM/ALUO_MEM_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y63     core/reg_EXE_MEM/ALUO_MEM_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y64     core/reg_EXE_MEM/ALUO_MEM_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y63     core/reg_EXE_MEM/ALUO_MEM_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y65     core/reg_ID_EX/B_EX_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y65     core/reg_ID_EX/B_EX_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y65     core/reg_ID_EX/B_EX_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y67     core/reg_ID_EX/B_EX_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y49     core/data_ram/data_reg[41][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X59Y50     core/data_ram/data_reg[41][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y48     core/data_ram/data_reg[43][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X69Y67     core/register/register_reg[27][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X69Y67     core/register/register_reg[27][17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X69Y67     core/register/register_reg[27][20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X68Y74     core/register/register_reg[27][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X47Y51     core/data_ram/data_reg[44][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y31     core/data_ram/data_reg[44][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y31     core/data_ram/data_reg[44][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          212  Failing Endpoints,  Worst Slack       -5.003ns,  Total Violation     -456.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        14.606ns  (logic 3.138ns (21.484%)  route 11.468ns (78.516%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.788    18.477    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124    18.601 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.295    18.897    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I0_O)        0.124    19.021 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.687    19.708    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.832 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    19.832    vga/U12_n_4
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.505    14.931    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.079    15.009    
                         clock uncertainty           -0.211    14.798    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.031    14.829    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -19.832    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.875ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 3.138ns (21.673%)  route 11.341ns (78.327%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.644    18.333    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=2, routed)           0.315    18.772    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I1_O)        0.124    18.896 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.684    19.580    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.124    19.704 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    19.704    vga/U12_n_1
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.505    14.931    vga/clk100MHz
    SLICE_X39Y81         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.079    15.009    
                         clock uncertainty           -0.211    14.798    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.031    14.829    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -19.704    
  -------------------------------------------------------------------
                         slack                                 -4.875    

Slack (VIOLATED) :        -4.673ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        14.328ns  (logic 3.014ns (21.036%)  route 11.314ns (78.964%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 r  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 r  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.423    17.614    vga/U12/number__0[2]
    SLICE_X46Y87         LUT4 (Prop_lut4_I2_O)        0.299    17.913 r  vga/U12/ascii_code[6]_i_18/O
                         net (fo=1, routed)           0.403    18.316    vga/U12/ascii_code[6]_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.440 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.989    19.429    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.553 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    19.553    vga/U12_n_0
    SLICE_X38Y83         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X38Y83         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.079    15.012    
                         clock uncertainty           -0.211    14.801    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.079    14.880    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -19.553    
  -------------------------------------------------------------------
                         slack                                 -4.673    

Slack (VIOLATED) :        -4.666ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        14.274ns  (logic 3.138ns (21.985%)  route 11.136ns (78.015%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=7 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.644    18.333    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=2, routed)           0.317    18.774    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.124    18.898 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.477    19.375    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    19.499 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    19.499    vga/U12_n_2
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X39Y83         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.079    15.012    
                         clock uncertainty           -0.211    14.801    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.032    14.833    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -19.499    
  -------------------------------------------------------------------
                         slack                                 -4.666    

Slack (VIOLATED) :        -4.531ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        14.139ns  (logic 3.138ns (22.195%)  route 11.001ns (77.805%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.497    18.186    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124    18.310 r  vga/U12/ascii_code[3]_i_6/O
                         net (fo=1, routed)           0.403    18.713    vga/U12/ascii_code[3]_i_6_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I0_O)        0.124    18.837 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.403    19.240    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    19.364    vga/U12_n_3
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.508    14.934    vga/clk100MHz
    SLICE_X47Y89         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.079    15.012    
                         clock uncertainty           -0.211    14.801    
    SLICE_X47Y89         FDRE (Setup_fdre_C_D)        0.032    14.833    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                 -4.531    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.844ns  (logic 3.138ns (22.666%)  route 10.706ns (77.334%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.374    18.063    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X44Y86         LUT4 (Prop_lut4_I3_O)        0.124    18.187 r  vga/U12/ascii_code[1]_i_6/O
                         net (fo=1, routed)           0.158    18.345    vga/U12/ascii_code[1]_i_6_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    18.469 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.477    18.946    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I1_O)        0.124    19.070 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    19.070    vga/U12_n_5
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.507    14.933    vga/clk100MHz
    SLICE_X43Y86         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.079    15.011    
                         clock uncertainty           -0.211    14.800    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.029    14.829    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -19.070    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -3.958ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        13.562ns  (logic 3.014ns (22.224%)  route 10.548ns (77.776%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.621     5.226    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          1.200     6.882    vga/U12/ADDR[0]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124     7.006 r  vga/U12/data_buf_reg_0_3_0_5_i_183/O
                         net (fo=4, routed)           0.601     7.607    vga/U12/data_buf_reg_0_3_0_5_i_183_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     7.731 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=33, routed)          0.955     8.686    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.810 r  vga/U12/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=6, routed)           0.755     9.565    vga/U12/ascii_code[6]_i_324_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I1_O)        0.124     9.689 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=1, routed)           0.000     9.689    vga/U12/data_buf_reg_0_3_0_5_i_117_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     9.937 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                         net (fo=4, routed)           0.847    10.785    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    SLICE_X54Y87         LUT6 (Prop_lut6_I1_O)        0.302    11.087 r  vga/U12/data_buf_reg_0_3_0_5_i_107/O
                         net (fo=1, routed)           0.607    11.694    vga/U12/data_buf_reg_0_3_0_5_i_107_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.818 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                         net (fo=2, routed)           0.875    12.692    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I0_O)        0.124    12.816 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.722    14.539    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X54Y75         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    14.691 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.935    15.626    vga/U12/number0[2]
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.348    15.974 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000    15.974    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X53Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    16.191 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.199    17.390    vga/U12/number__0[2]
    SLICE_X47Y85         LUT3 (Prop_lut3_I1_O)        0.299    17.689 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.697    18.386    vga/U12/ascii_code[6]_i_19_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124    18.510 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.154    18.664    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124    18.788 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    18.788    vga/U12_n_6
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    15.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.504    14.930    vga/clk100MHz
    SLICE_X39Y79         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.079    15.008    
                         clock uncertainty           -0.211    14.797    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.032    14.829    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -18.788    
  -------------------------------------------------------------------
                         slack                                 -3.958    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.076ns (14.354%)  route 6.420ns (85.646%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 f  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.090    10.158    vga/U12/G[3]_i_2_n_0
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.282 f  vga/U12/code_mem[31]_i_3/O
                         net (fo=2, routed)           1.232    11.514    vga/U12/code_mem[31]_i_3_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.124    11.638 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=32, routed)          1.093    12.731    vga/U12_n_58
    SLICE_X57Y60         FDRE                                         r  vga/code_mem_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     9.926    vga/clk100MHz
    SLICE_X57Y60         FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.004    
                         clock uncertainty           -0.211     9.793    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.202     9.591    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 1.076ns (14.354%)  route 6.420ns (85.646%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 f  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.090    10.158    vga/U12/G[3]_i_2_n_0
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.282 f  vga/U12/code_mem[31]_i_3/O
                         net (fo=2, routed)           1.232    11.514    vga/U12/code_mem[31]_i_3_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.124    11.638 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=32, routed)          1.093    12.731    vga/U12_n_58
    SLICE_X57Y60         FDRE                                         r  vga/code_mem_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     9.926    vga/clk100MHz
    SLICE_X57Y60         FDRE                                         r  vga/code_mem_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.004    
                         clock uncertainty           -0.211     9.793    
    SLICE_X57Y60         FDRE (Setup_fdre_C_CE)      -0.202     9.591    vga/code_mem_reg[3]
  -------------------------------------------------------------------
                         required time                          9.591    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                 -3.140    

Slack (VIOLATED) :        -3.128ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.076ns (14.372%)  route 6.411ns (85.628%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 9.928 - 5.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.630     5.235    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          1.422     7.112    vga/U12/PRow[5]
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.236 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.737     7.973    vga/U12/G[3]_i_8_n_0
    SLICE_X51Y92         LUT3 (Prop_lut3_I1_O)        0.124     8.097 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.847     8.944    vga/U12/G[3]_i_6_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I3_O)        0.124     9.068 f  vga/U12/G[3]_i_2/O
                         net (fo=69, routed)          1.090    10.158    vga/U12/G[3]_i_2_n_0
    SLICE_X52Y91         LUT3 (Prop_lut3_I2_O)        0.124    10.282 f  vga/U12/code_mem[31]_i_3/O
                         net (fo=2, routed)           1.232    11.514    vga/U12/code_mem[31]_i_3_n_0
    SLICE_X52Y77         LUT5 (Prop_lut5_I2_O)        0.124    11.638 r  vga/U12/code_mem[31]_i_1/O
                         net (fo=32, routed)          1.084    12.722    vga/U12_n_58
    SLICE_X51Y65         FDRE                                         r  vga/code_mem_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.502     9.928    vga/clk100MHz
    SLICE_X51Y65         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.006    
                         clock uncertainty           -0.211     9.795    
    SLICE_X51Y65         FDRE (Setup_fdre_C_CE)      -0.202     9.593    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                 -3.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.459%)  route 0.610ns (72.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.279     1.904    vga/U12/PRow[4]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  vga/U12/code_id[31]_i_3/O
                         net (fo=85, routed)          0.331     2.281    vga/U12/v_count_reg[3]_1
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  vga/U12/strdata[44]_i_1/O
                         net (fo=1, routed)           0.000     2.326    vga/U12_n_67
    SLICE_X47Y94         FDRE                                         r  vga/strdata_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.835     2.002    vga/clk100MHz
    SLICE_X47Y94         FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism             -0.190     1.812    
                         clock uncertainty            0.211     2.023    
    SLICE_X47Y94         FDRE (Hold_fdre_C_D)         0.092     2.115    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.231ns (27.400%)  route 0.612ns (72.600%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.273     1.898    vga/U12/PRow[4]
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.943 r  vga/U12/strdata[12]_i_2/O
                         net (fo=1, routed)           0.340     2.282    vga/U12/strdata[12]_i_2_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.327 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.327    vga/U12_n_9
    SLICE_X48Y94         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.835     2.002    vga/clk100MHz
    SLICE_X48Y94         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism             -0.190     1.812    
                         clock uncertainty            0.211     2.023    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.091     2.114    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.231ns (25.798%)  route 0.664ns (74.202%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.279     1.904    vga/U12/PRow[4]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  vga/U12/code_id[31]_i_3/O
                         net (fo=85, routed)          0.385     2.335    vga/U12/v_count_reg[3]_1
    SLICE_X47Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.380 r  vga/U12/strdata[36]_i_1/O
                         net (fo=1, routed)           0.000     2.380    vga/U12_n_66
    SLICE_X47Y93         FDRE                                         r  vga/strdata_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.835     2.002    vga/clk100MHz
    SLICE_X47Y93         FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism             -0.190     1.812    
                         clock uncertainty            0.211     2.023    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.091     2.114    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.231ns (25.565%)  route 0.673ns (74.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.279     1.904    vga/U12/PRow[4]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  vga/U12/code_id[31]_i_3/O
                         net (fo=85, routed)          0.394     2.343    vga/U12/v_count_reg[3]_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.388 r  vga/U12/strdata[37]_i_1/O
                         net (fo=1, routed)           0.000     2.388    vga/U12_n_69
    SLICE_X45Y94         FDRE                                         r  vga/strdata_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.836     2.003    vga/clk100MHz
    SLICE_X45Y94         FDRE                                         r  vga/strdata_reg[37]/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.091     2.115    vga/strdata_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.044%)  route 0.834ns (79.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X54Y90         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.153     1.799    vga/U12/h_count_reg_n_0_[2]
    SLICE_X55Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.681     2.525    vga/FONT_8X16/ADDR[2]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.856    
                         clock uncertainty            0.211     2.067    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.250    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.141ns (13.096%)  route 0.936ns (86.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.561     1.482    vga/U12/clk_disp
    SLICE_X55Y90         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          0.936     2.559    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.879     2.046    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.190     1.856    
                         clock uncertainty            0.211     2.067    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.250    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.276ns (28.968%)  route 0.677ns (71.032%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.279     1.904    vga/U12/PRow[4]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  vga/U12/code_id[31]_i_3/O
                         net (fo=85, routed)          0.299     2.249    vga/U12/v_count_reg[3]_1
    SLICE_X44Y94         LUT6 (Prop_lut6_I1_O)        0.045     2.294 r  vga/U12/strdata[13]_i_2/O
                         net (fo=1, routed)           0.099     2.392    vga/U12/strdata[13]_i_2_n_0
    SLICE_X44Y94         LUT2 (Prop_lut2_I0_O)        0.045     2.437 r  vga/U12/strdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.437    vga/U12_n_83
    SLICE_X44Y94         FDRE                                         r  vga/strdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.836     2.003    vga/clk100MHz
    SLICE_X44Y94         FDRE                                         r  vga/strdata_reg[13]/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.092     2.116    vga/strdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.231ns (23.544%)  route 0.750ns (76.456%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y94         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[0]/Q
                         net (fo=23, routed)          0.425     2.050    vga/U12/PRow[0]
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  vga/U12/strdata[54]_i_2/O
                         net (fo=1, routed)           0.326     2.420    vga/U12/strdata[54]_i_2_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.465 r  vga/U12/strdata[54]_i_1/O
                         net (fo=1, routed)           0.000     2.465    vga/U12_n_84
    SLICE_X45Y93         FDRE                                         r  vga/strdata_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.836     2.003    vga/clk100MHz
    SLICE_X45Y93         FDRE                                         r  vga/strdata_reg[54]/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.091     2.115    vga/strdata_reg[54]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.401%)  route 0.756ns (76.599%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[4]/Q
                         net (fo=15, routed)          0.279     1.904    vga/U12/PRow[4]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.949 r  vga/U12/code_id[31]_i_3/O
                         net (fo=85, routed)          0.477     2.426    vga/U12/v_count_reg[3]_1
    SLICE_X45Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.471 r  vga/U12/strdata[34]_i_1/O
                         net (fo=1, routed)           0.000     2.471    vga/U12_n_35
    SLICE_X45Y94         FDSE                                         r  vga/strdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.836     2.003    vga/clk100MHz
    SLICE_X45Y94         FDSE                                         r  vga/strdata_reg[34]/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X45Y94         FDSE (Hold_fdse_C_D)         0.092     2.116    vga/strdata_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.231ns (22.745%)  route 0.785ns (77.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.563     1.484    vga/U12/clk_disp
    SLICE_X51Y93         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  vga/U12/v_count_reg[5]/Q
                         net (fo=11, routed)          0.302     1.928    vga/U12/PRow[5]
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=80, routed)          0.482     2.455    vga/U12/v_count_reg[5]_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.045     2.500 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     2.500    vga/U12_n_75
    SLICE_X46Y91         FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.834     2.001    vga/clk100MHz
    SLICE_X46Y91         FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism             -0.190     1.811    
                         clock uncertainty            0.211     2.022    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.120     2.142    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          192  Failing Endpoints,  Worst Slack      -12.908ns,  Total Violation    -2233.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.908ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.421ns  (logic 4.991ns (34.610%)  route 9.429ns (65.390%))
  Logic Levels:           26  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.821    20.618    core/U1_3/Branch_ctrl
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.742 r  core/U1_3/data_buf_reg_0_3_0_5_i_141/O
                         net (fo=1, routed)           0.000    20.742    core/U1_3/data_buf_reg_0_3_0_5_i_141_n_0
    SLICE_X56Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    20.956 r  core/U1_3/data_buf_reg_0_3_0_5_i_54/O
                         net (fo=1, routed)           0.000    20.956    core/U1_3/data_buf_reg_0_3_0_5_i_54_n_0
    SLICE_X56Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    21.044 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=2, routed)           0.751    21.795    core/U1_3_n_33
    SLICE_X56Y69         LUT6 (Prop_lut6_I1_O)        0.319    22.114 r  core/code_id[0]_i_1/O
                         net (fo=12, routed)          0.522    22.636    vga/D[0]
    SLICE_X55Y69         FDRE                                         r  vga/code_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     9.916    vga/clk100MHz
    SLICE_X55Y69         FDRE                                         r  vga/code_id_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079     9.994    
                         clock uncertainty           -0.226     9.768    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)       -0.040     9.728    vga/code_id_reg[0]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                -12.908    

Slack (VIOLATED) :        -12.814ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.298ns  (logic 4.618ns (32.298%)  route 9.680ns (67.702%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 9.926 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.726    20.524    core/U1_3/Branch_ctrl
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124    20.648 r  core/U1_3/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=1, routed)           0.295    20.943    core/U1_3/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.067 r  core/U1_3/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=2, routed)           0.819    21.885    core/U1_3_n_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.009 r  core/code_id[2]_i_1/O
                         net (fo=12, routed)          0.504    22.514    vga/D[2]
    SLICE_X51Y67         FDRE                                         r  vga/code_exe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     9.926    vga/clk100MHz
    SLICE_X51Y67         FDRE                                         r  vga/code_exe_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.004    
                         clock uncertainty           -0.226     9.778    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)       -0.078     9.700    vga/code_exe_reg[2]
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                         -22.514    
  -------------------------------------------------------------------
                         slack                                -12.814    

Slack (VIOLATED) :        -12.790ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.298ns  (logic 4.618ns (32.299%)  route 9.680ns (67.701%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 9.930 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.915    20.031    core/mux_IF/data_buf_reg_0_3_18_23_i_46_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.155 f  core/mux_IF/data_buf_reg_0_3_6_11_i_129/O
                         net (fo=1, routed)           0.351    20.506    core/U1_3/data_buf_reg_0_3_6_11_i_18_1
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.124    20.630 r  core/U1_3/data_buf_reg_0_3_6_11_i_67/O
                         net (fo=1, routed)           0.491    21.121    core/U1_3/data_buf_reg_0_3_6_11_i_67_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  core/U1_3/data_buf_reg_0_3_6_11_i_18/O
                         net (fo=2, routed)           0.634    21.879    core/U1_3_n_8
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    22.003 r  core/code_id[8]_i_1/O
                         net (fo=12, routed)          0.511    22.514    vga/D[8]
    SLICE_X48Y65         FDRE                                         r  vga/code_if_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.504     9.930    vga/clk100MHz
    SLICE_X48Y65         FDRE                                         r  vga/code_if_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.008    
                         clock uncertainty           -0.226     9.782    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.059     9.723    vga/code_if_reg[8]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                         -22.514    
  -------------------------------------------------------------------
                         slack                                -12.790    

Slack (VIOLATED) :        -12.784ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.285ns  (logic 4.618ns (32.327%)  route 9.667ns (67.673%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.726    20.524    core/U1_3/Branch_ctrl
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124    20.648 r  core/U1_3/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=1, routed)           0.295    20.943    core/U1_3/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.067 r  core/U1_3/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=2, routed)           0.819    21.885    core/U1_3_n_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.009 r  core/code_id[2]_i_1/O
                         net (fo=12, routed)          0.492    22.501    vga/D[2]
    SLICE_X51Y64         FDRE                                         r  vga/code_if_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.503     9.929    vga/clk100MHz
    SLICE_X51Y64         FDRE                                         r  vga/code_if_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.007    
                         clock uncertainty           -0.226     9.781    
    SLICE_X51Y64         FDRE (Setup_fdre_C_D)       -0.064     9.717    vga/code_if_reg[2]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                         -22.501    
  -------------------------------------------------------------------
                         slack                                -12.784    

Slack (VIOLATED) :        -12.777ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.290ns  (logic 4.991ns (34.927%)  route 9.299ns (65.073%))
  Logic Levels:           26  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.821    20.618    core/U1_3/Branch_ctrl
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.742 r  core/U1_3/data_buf_reg_0_3_0_5_i_141/O
                         net (fo=1, routed)           0.000    20.742    core/U1_3/data_buf_reg_0_3_0_5_i_141_n_0
    SLICE_X56Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    20.956 r  core/U1_3/data_buf_reg_0_3_0_5_i_54/O
                         net (fo=1, routed)           0.000    20.956    core/U1_3/data_buf_reg_0_3_0_5_i_54_n_0
    SLICE_X56Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    21.044 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=2, routed)           0.751    21.795    core/U1_3_n_33
    SLICE_X56Y69         LUT6 (Prop_lut6_I1_O)        0.319    22.114 r  core/code_id[0]_i_1/O
                         net (fo=12, routed)          0.391    22.506    vga/D[0]
    SLICE_X53Y69         FDRE                                         r  vga/code_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     9.916    vga/clk100MHz
    SLICE_X53Y69         FDRE                                         r  vga/code_wb_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079     9.994    
                         clock uncertainty           -0.226     9.768    
    SLICE_X53Y69         FDRE (Setup_fdre_C_D)       -0.040     9.728    vga/code_wb_reg[0]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                         -22.506    
  -------------------------------------------------------------------
                         slack                                -12.777    

Slack (VIOLATED) :        -12.772ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 4.991ns (34.982%)  route 9.276ns (65.018%))
  Logic Levels:           26  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 9.918 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.821    20.618    core/U1_3/Branch_ctrl
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.742 r  core/U1_3/data_buf_reg_0_3_0_5_i_141/O
                         net (fo=1, routed)           0.000    20.742    core/U1_3/data_buf_reg_0_3_0_5_i_141_n_0
    SLICE_X56Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    20.956 r  core/U1_3/data_buf_reg_0_3_0_5_i_54/O
                         net (fo=1, routed)           0.000    20.956    core/U1_3/data_buf_reg_0_3_0_5_i_54_n_0
    SLICE_X56Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    21.044 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=2, routed)           0.751    21.795    core/U1_3_n_33
    SLICE_X56Y69         LUT6 (Prop_lut6_I1_O)        0.319    22.114 r  core/code_id[0]_i_1/O
                         net (fo=12, routed)          0.369    22.483    vga/D[0]
    SLICE_X57Y68         FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.492     9.918    vga/clk100MHz
    SLICE_X57Y68         FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079     9.996    
                         clock uncertainty           -0.226     9.770    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.059     9.711    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                         -22.483    
  -------------------------------------------------------------------
                         slack                                -12.772    

Slack (VIOLATED) :        -12.765ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.265ns  (logic 4.618ns (32.373%)  route 9.647ns (67.627%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 9.928 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 r  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 f  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.833    19.949    core/mux_IF/data_buf_reg_0_3_18_23_i_46_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.073 f  core/mux_IF/data_buf_reg_0_3_12_17_i_159/O
                         net (fo=1, routed)           0.616    20.690    core/U1_3/data_buf_reg_0_3_12_17_i_24_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I1_O)        0.124    20.814 r  core/U1_3/data_buf_reg_0_3_12_17_i_90/O
                         net (fo=1, routed)           0.483    21.297    core/U1_3/data_buf_reg_0_3_12_17_i_90_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.421 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.276    21.696    core/U1_3_n_16
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    21.820 r  core/code_id[16]_i_1/O
                         net (fo=12, routed)          0.661    22.481    vga/D[16]
    SLICE_X51Y65         FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.502     9.928    vga/clk100MHz
    SLICE_X51Y65         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.006    
                         clock uncertainty           -0.226     9.780    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)       -0.064     9.716    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                         -22.481    
  -------------------------------------------------------------------
                         slack                                -12.765    

Slack (VIOLATED) :        -12.746ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.285ns  (logic 4.618ns (32.327%)  route 9.667ns (67.673%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.726    20.524    core/U1_3/Branch_ctrl
    SLICE_X51Y66         LUT6 (Prop_lut6_I1_O)        0.124    20.648 r  core/U1_3/data_buf_reg_0_3_0_5_i_82/O
                         net (fo=1, routed)           0.295    20.943    core/U1_3/data_buf_reg_0_3_0_5_i_82_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.067 r  core/U1_3/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=2, routed)           0.819    21.885    core/U1_3_n_2
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124    22.009 r  core/code_id[2]_i_1/O
                         net (fo=12, routed)          0.492    22.501    vga/D[2]
    SLICE_X50Y64         FDRE                                         r  vga/code_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.503     9.929    vga/clk100MHz
    SLICE_X50Y64         FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.079    10.007    
                         clock uncertainty           -0.226     9.781    
    SLICE_X50Y64         FDRE (Setup_fdre_C_D)       -0.026     9.755    vga/code_id_reg[2]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                         -22.501    
  -------------------------------------------------------------------
                         slack                                -12.746    

Slack (VIOLATED) :        -12.740ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.268ns  (logic 4.991ns (34.979%)  route 9.277ns (65.021%))
  Logic Levels:           26  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 9.917 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.821    20.618    core/U1_3/Branch_ctrl
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.124    20.742 r  core/U1_3/data_buf_reg_0_3_0_5_i_141/O
                         net (fo=1, routed)           0.000    20.742    core/U1_3/data_buf_reg_0_3_0_5_i_141_n_0
    SLICE_X56Y73         MUXF7 (Prop_muxf7_I1_O)      0.214    20.956 r  core/U1_3/data_buf_reg_0_3_0_5_i_54/O
                         net (fo=1, routed)           0.000    20.956    core/U1_3/data_buf_reg_0_3_0_5_i_54_n_0
    SLICE_X56Y73         MUXF8 (Prop_muxf8_I1_O)      0.088    21.044 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=2, routed)           0.751    21.795    core/U1_3_n_33
    SLICE_X56Y69         LUT6 (Prop_lut6_I1_O)        0.319    22.114 r  core/code_id[0]_i_1/O
                         net (fo=12, routed)          0.370    22.484    vga/D[0]
    SLICE_X56Y70         FDRE                                         r  vga/code_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     9.917    vga/clk100MHz
    SLICE_X56Y70         FDRE                                         r  vga/code_exe_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.079     9.995    
                         clock uncertainty           -0.226     9.769    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)       -0.025     9.744    vga/code_exe_reg[0]
  -------------------------------------------------------------------
                         required time                          9.744    
                         arrival time                         -22.484    
  -------------------------------------------------------------------
                         slack                                -12.740    

Slack (VIOLATED) :        -12.739ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        14.221ns  (logic 4.618ns (32.474%)  route 9.603ns (67.526%))
  Logic Levels:           25  (CARRY4=12 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 9.911 - 5.000 ) 
    Source Clock Delay      (SCD):    8.216ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          2.060     5.664    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.697     6.485    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.581 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.634     8.216    core/reg_ID_EX/debug_clk
    SLICE_X35Y62         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.456     8.672 r  core/reg_ID_EX/ALUSrc_A_EX_reg_rep/Q
                         net (fo=189, routed)         0.892     9.564    core/mux_A_EXE/ALUO_MEM_reg[0]_i_15
    SLICE_X37Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.688 r  core/mux_A_EXE/ALUO_MEM[3]_i_8/O
                         net (fo=12, routed)          0.941    10.629    core/alu/ALUA_EXE[1]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.136 r  core/alu/ALUO_MEM_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.136    core/alu/ALUO_MEM_reg[3]_i_18_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.250 r  core/alu/ALUO_MEM_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.250    core/alu/ALUO_MEM_reg[7]_i_18_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.364 r  core/alu/ALUO_MEM_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.364    core/alu/ALUO_MEM_reg[11]_i_18_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.478 r  core/alu/ALUO_MEM_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.478    core/alu/ALUO_MEM_reg[15]_i_18_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  core/alu/ALUO_MEM_reg[19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.592    core/alu/ALUO_MEM_reg[19]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  core/alu/ALUO_MEM_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.706    core/alu/ALUO_MEM_reg[23]_i_18_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  core/alu/ALUO_MEM_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.820    core/alu/ALUO_MEM_reg[27]_i_18_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.133 r  core/alu/B_EX_reg[31]_i_36/O[3]
                         net (fo=2, routed)           0.781    12.914    core/reg_ID_EX/B_EX[31]_i_5_0[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.306    13.220 r  core/reg_ID_EX/ALUO_MEM[0]_i_11/O
                         net (fo=1, routed)           0.777    13.996    core/reg_ID_EX/ALUO_MEM[0]_i_11_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.124    14.120 r  core/reg_ID_EX/ALUO_MEM[0]_i_8/O
                         net (fo=1, routed)           0.295    14.415    core/reg_ID_EX/ALUO_MEM[0]_i_8_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.539 r  core/reg_ID_EX/ALUO_MEM[0]_i_4/O
                         net (fo=1, routed)           0.291    14.831    core/reg_ID_EX/ALUO_MEM[0]_i_4_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  core/reg_ID_EX/ALUO_MEM[0]_i_1/O
                         net (fo=18, routed)          0.666    15.621    core/reg_IF_ID/A_EX_reg[31]_3[0]
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.124    15.745 r  core/reg_IF_ID/A_EX[0]_i_1/O
                         net (fo=6, routed)           0.915    16.660    core/reg_IF_ID/rs1_data_ID[0]
    SLICE_X50Y58         LUT4 (Prop_lut4_I3_O)        0.124    16.784 r  core/reg_IF_ID/Q[31]_i_71/O
                         net (fo=1, routed)           0.000    16.784    core/cmp_ID/S[0]
    SLICE_X50Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.297 r  core/cmp_ID/Q_reg[31]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.297    core/cmp_ID/Q_reg[31]_i_55_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.414 r  core/cmp_ID/Q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000    17.414    core/cmp_ID/Q_reg[31]_i_41_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.531 r  core/cmp_ID/Q_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    17.531    core/cmp_ID/Q_reg[31]_i_27_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.648 f  core/cmp_ID/Q_reg[31]_i_19/CO[3]
                         net (fo=5, routed)           0.787    18.435    core/reg_IF_ID/CO[0]
    SLICE_X50Y64         LUT5 (Prop_lut5_I4_O)        0.124    18.559 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.433    18.992    core/reg_IF_ID/Q[31]_i_17_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.116 r  core/reg_IF_ID/Q[31]_i_13/O
                         net (fo=11, routed)          0.557    19.673    core/ctrl/Q_reg[0]_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124    19.797 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.608    20.405    core/U1_3/Branch_ctrl
    SLICE_X53Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.529 r  core/U1_3/data_buf_reg_0_3_18_23_i_90/O
                         net (fo=1, routed)           0.570    21.100    core/U1_3/data_buf_reg_0_3_18_23_i_90_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I4_O)        0.124    21.224 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=2, routed)           0.329    21.553    core/U1_3_n_22
    SLICE_X55Y73         LUT6 (Prop_lut6_I0_O)        0.124    21.677 r  core/code_id[22]_i_1/O
                         net (fo=12, routed)          0.759    22.436    vga/D[22]
    SLICE_X57Y74         FDRE                                         r  vga/code_wb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    10.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     6.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     8.334    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.425 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.485     9.911    vga/clk100MHz
    SLICE_X57Y74         FDRE                                         r  vga/code_wb_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.079     9.989    
                         clock uncertainty           -0.226     9.763    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.066     9.697    vga/code_wb_reg[22]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                -12.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.276ns (29.308%)  route 0.666ns (70.692%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.555     2.506    core/REG_PC/debug_clk
    SLICE_X53Y68         FDCE                                         r  core/REG_PC/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     2.647 r  core/REG_PC/Q_reg[30]/Q
                         net (fo=4, routed)           0.176     2.823    core/U1_3/Q[30]
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.868 r  core/U1_3/data_buf_reg_0_3_30_31_i_27/O
                         net (fo=1, routed)           0.112     2.979    core/U1_3/data_buf_reg_0_3_30_31_i_27_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.045     3.024 r  core/U1_3/data_buf_reg_0_3_30_31_i_7/O
                         net (fo=2, routed)           0.268     3.293    core/reg_EXE_MEM/data_buf_reg_0_3_30_31
    SLICE_X55Y75         LUT6 (Prop_lut6_I3_O)        0.045     3.338 r  core/reg_EXE_MEM/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.110     3.447    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X54Y76         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.817     1.984    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X54Y76         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.190     1.794    
                         clock uncertainty            0.226     2.020    
    SLICE_X54Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.167    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.299ns (28.793%)  route 0.739ns (71.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.553     2.504    core/reg_EXE_MEM/debug_clk
    SLICE_X56Y77         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDCE (Prop_fdce_C_Q)         0.164     2.668 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.063     2.731    core/reg_EXE_MEM/PC_MEM[20]
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.045     2.776 r  core/reg_EXE_MEM/data_buf_reg_0_3_18_23_i_62/O
                         net (fo=1, routed)           0.366     3.142    core/U1_3/code_id_reg[20]_0
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.045     3.187 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.171     3.358    core/reg_EXE_MEM/data_buf_reg_0_3_18_23_3
    SLICE_X57Y74         LUT6 (Prop_lut6_I3_O)        0.045     3.403 r  core/reg_EXE_MEM/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.139     3.542    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X56Y75         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.817     1.984    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.190     1.794    
                         clock uncertainty            0.226     2.020    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.166    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.276ns (25.808%)  route 0.793ns (74.192%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.560     2.511    core/reg_IF_ID/debug_clk
    SLICE_X55Y61         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141     2.652 r  core/reg_IF_ID/PCurrent_ID_reg[12]/Q
                         net (fo=4, routed)           0.264     2.916    core/reg_IF_ID/PCurrent_ID_reg[31]_0[12]
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.961 r  core/reg_IF_ID/data_buf_reg_0_3_12_17_i_42/O
                         net (fo=1, routed)           0.216     3.177    core/U1_3/code_id_reg[12]_1
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.045     3.222 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.082     3.305    core/reg_EXE_MEM/data_buf_reg_0_3_12_17
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.045     3.350 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.231     3.580    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.816     1.983    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X54Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.166    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.276ns (25.114%)  route 0.823ns (74.886%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.554     2.505    core/reg_IF_ID/debug_clk
    SLICE_X51Y70         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDCE (Prop_fdce_C_Q)         0.141     2.646 r  core/reg_IF_ID/PCurrent_ID_reg[22]/Q
                         net (fo=3, routed)           0.276     2.922    core/reg_IF_ID/PCurrent_ID_reg[31]_0[22]
    SLICE_X52Y72         LUT4 (Prop_lut4_I0_O)        0.045     2.967 r  core/reg_IF_ID/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.202     3.169    core/U1_3/code_id_reg[22]_1
    SLICE_X55Y73         LUT6 (Prop_lut6_I3_O)        0.045     3.214 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=2, routed)           0.205     3.419    core/reg_EXE_MEM/data_buf_reg_0_3_18_23_7
    SLICE_X57Y74         LUT6 (Prop_lut6_I3_O)        0.045     3.464 r  core/reg_EXE_MEM/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.140     3.604    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X56Y75         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.817     1.984    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X56Y75         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.190     1.794    
                         clock uncertainty            0.226     2.020    
    SLICE_X56Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.164    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.276ns (25.010%)  route 0.828ns (74.990%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.559     2.510    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y68         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     2.651 r  core/reg_EXE_MEM/Datao_MEM_reg[26]/Q
                         net (fo=25, routed)          0.217     2.868    core/U1_3/data_buf_reg_0_3_30_31_i_5_1[26]
    SLICE_X49Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.913 r  core/U1_3/data_buf_reg_0_3_24_29_i_66/O
                         net (fo=1, routed)           0.197     3.110    core/U1_3/data_buf_reg_0_3_24_29_i_66_n_0
    SLICE_X51Y70         LUT5 (Prop_lut5_I0_O)        0.045     3.155 r  core/U1_3/data_buf_reg_0_3_24_29_i_18/O
                         net (fo=2, routed)           0.205     3.360    core/reg_EXE_MEM/data_buf_reg_0_3_24_29_4
    SLICE_X51Y72         LUT6 (Prop_lut6_I5_O)        0.045     3.405 r  core/reg_EXE_MEM/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.208     3.613    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y77         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.819     1.986    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y77         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism             -0.190     1.796    
                         clock uncertainty            0.226     2.022    
    SLICE_X54Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.168    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.394ns (35.417%)  route 0.718ns (64.583%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.550     2.501    core/REG_PC/debug_clk
    SLICE_X53Y76         FDCE                                         r  core/REG_PC/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.141     2.642 r  core/REG_PC/Q_reg[0]/Q
                         net (fo=4, routed)           0.300     2.941    core/U1_3/Q[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.045     2.986 r  core/U1_3/data_buf_reg_0_3_0_5_i_138/O
                         net (fo=1, routed)           0.000     2.986    core/U1_3/data_buf_reg_0_3_0_5_i_138_n_0
    SLICE_X56Y73         MUXF7 (Prop_muxf7_I0_O)      0.073     3.059 r  core/U1_3/data_buf_reg_0_3_0_5_i_53/O
                         net (fo=1, routed)           0.000     3.059    core/U1_3/data_buf_reg_0_3_0_5_i_53_n_0
    SLICE_X56Y73         MUXF8 (Prop_muxf8_I0_O)      0.022     3.081 r  core/U1_3/data_buf_reg_0_3_0_5_i_16/O
                         net (fo=2, routed)           0.170     3.251    core/register/data_buf_reg_0_3_0_5_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.113     3.364 r  core/register/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.249     3.613    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X54Y75         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.816     1.983    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X54Y75         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X54Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.166    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.955%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.559     2.510    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y66         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     2.651 r  core/reg_EXE_MEM/PCurrent_MEM_reg[16]/Q
                         net (fo=2, routed)           0.239     2.890    core/U1_3/PC_MEM[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.045     2.935 r  core/U1_3/data_buf_reg_0_3_12_17_i_84/O
                         net (fo=1, routed)           0.138     3.072    core/U1_3/data_buf_reg_0_3_12_17_i_84_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I0_O)        0.045     3.117 r  core/U1_3/data_buf_reg_0_3_12_17_i_23/O
                         net (fo=2, routed)           0.214     3.332    core/register/data_buf_reg_0_3_12_17
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.045     3.377 r  core/register/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.239     3.616    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.816     1.983    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X54Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.163    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.299ns (27.274%)  route 0.797ns (72.726%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.555     2.506    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y70         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y70         FDCE (Prop_fdce_C_Q)         0.164     2.670 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.094     2.764    core/reg_EXE_MEM/inst_MEM[9]
    SLICE_X47Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.809 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_51/O
                         net (fo=1, routed)           0.211     3.020    core/U1_3/code_id_reg[15]_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I0_O)        0.045     3.065 r  core/U1_3/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=2, routed)           0.166     3.231    core/reg_EXE_MEM/data_buf_reg_0_3_12_17_5
    SLICE_X49Y69         LUT6 (Prop_lut6_I3_O)        0.045     3.276 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.326     3.602    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.816     1.983    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X54Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.143    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.344ns (31.334%)  route 0.754ns (68.666%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.553     2.504    core/reg_MEM_WB/debug_clk
    SLICE_X56Y72         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDCE (Prop_fdce_C_Q)         0.164     2.668 r  core/reg_MEM_WB/IR_WB_reg[17]/Q
                         net (fo=1, routed)           0.112     2.779    core/U1_3/inst_WB[14]
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.824 r  core/U1_3/data_buf_reg_0_3_12_17_i_147/O
                         net (fo=1, routed)           0.213     3.038    core/U1_3/data_buf_reg_0_3_12_17_i_147_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I5_O)        0.045     3.083 r  core/U1_3/data_buf_reg_0_3_12_17_i_79/O
                         net (fo=1, routed)           0.127     3.210    core/U1_3/data_buf_reg_0_3_12_17_i_79_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I4_O)        0.045     3.255 r  core/U1_3/data_buf_reg_0_3_12_17_i_21/O
                         net (fo=2, routed)           0.125     3.380    core/reg_EXE_MEM/data_buf_reg_0_3_12_17_8
    SLICE_X56Y72         LUT6 (Prop_lut6_I5_O)        0.045     3.425 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.177     3.602    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.816     1.983    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X54Y74         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.190     1.793    
                         clock uncertainty            0.226     2.019    
    SLICE_X54Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.133    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.356ns (32.406%)  route 0.743ns (67.594%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.700     1.622    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.258     1.925    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.951 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.555     2.506    core/reg_IF_ID/debug_clk
    SLICE_X55Y68         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.141     2.647 r  core/reg_IF_ID/PCurrent_ID_reg[11]/Q
                         net (fo=4, routed)           0.213     2.860    core/U1_3/data_buf_reg_0_3_12_17_i_23_0[6]
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.045     2.905 r  core/U1_3/data_buf_reg_0_3_6_11_i_72/O
                         net (fo=1, routed)           0.000     2.905    core/U1_3/data_buf_reg_0_3_6_11_i_72_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     2.967 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.258     3.225    core/register/data_buf_reg_0_3_6_11
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.108     3.333 r  core/register/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.271     3.604    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X56Y76         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.818     1.985    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X56Y76         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.190     1.795    
                         clock uncertainty            0.226     2.021    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.135    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  1.469    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.973ns  (logic 2.606ns (52.408%)  route 2.367ns (47.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.833    39.565    vga/U12/DO[0]
    SLICE_X56Y101        LUT5 (Prop_lut5_I3_O)        0.152    39.717 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.533    40.250    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.269    44.517    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.517    
                         arrival time                         -40.250    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.973ns  (logic 2.606ns (52.408%)  route 2.367ns (47.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.833    39.565    vga/U12/DO[0]
    SLICE_X56Y101        LUT5 (Prop_lut5_I3_O)        0.152    39.717 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.533    40.250    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.255    44.531    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         44.531    
                         arrival time                         -40.250    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.895ns  (logic 2.604ns (53.198%)  route 2.291ns (46.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.719    39.451    vga/U12/DO[0]
    SLICE_X56Y101        LUT4 (Prop_lut4_I0_O)        0.150    39.601 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.572    40.172    vga/U12/B[3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.249    44.537    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         44.537    
                         arrival time                         -40.172    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.819ns  (logic 2.578ns (53.497%)  route 2.241ns (46.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.719    39.451    vga/U12/DO[0]
    SLICE_X56Y101        LUT4 (Prop_lut4_I0_O)        0.124    39.575 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.522    40.096    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.081    44.705    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.705    
                         arrival time                         -40.096    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.790ns  (logic 2.578ns (53.816%)  route 2.212ns (46.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.833    39.565    vga/U12/DO[0]
    SLICE_X56Y101        LUT5 (Prop_lut5_I3_O)        0.124    39.689 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.379    40.068    vga/U12/B[2]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.031    44.755    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         44.755    
                         arrival time                         -40.068    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.566ns  (logic 2.571ns (56.310%)  route 1.995ns (43.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.321    39.053    vga/U12/DO[0]
    SLICE_X56Y101        LUT2 (Prop_lut2_I1_O)        0.117    39.170 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.673    39.843    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.235    44.551    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         44.551    
                         arrival time                         -39.843    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.630ns  (logic 2.578ns (55.684%)  route 2.052ns (44.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.719    39.451    vga/U12/DO[0]
    SLICE_X56Y101        LUT4 (Prop_lut4_I0_O)        0.124    39.575 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.332    39.907    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.067    44.719    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         44.719    
                         arrival time                         -39.907    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.377ns  (logic 2.571ns (58.745%)  route 1.806ns (41.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.321    39.053    vga/U12/DO[0]
    SLICE_X56Y101        LUT2 (Prop_lut2_I1_O)        0.117    39.170 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.484    39.654    vga/U12/R[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X56Y102        FDRE (Setup_fdre_C_D)       -0.235    44.551    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.551    
                         arrival time                         -39.654    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.419ns  (logic 2.578ns (58.334%)  route 1.841ns (41.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.321    39.053    vga/U12/DO[0]
    SLICE_X56Y101        LUT4 (Prop_lut4_I1_O)        0.124    39.177 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.520    39.697    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.058    44.728    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         44.728    
                         arrival time                         -39.697    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        4.230ns  (logic 2.578ns (60.944%)  route 1.652ns (39.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 44.918 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809    35.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    33.508    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    33.604 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673    35.277    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    37.731 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.321    39.053    vga/U12/DO[0]
    SLICE_X56Y101        LUT4 (Prop_lut4_I1_O)        0.124    39.177 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.331    39.507    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          1.493    44.918    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.079    44.997    
                         clock uncertainty           -0.211    44.786    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.061    44.725    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         44.725    
                         arrival time                         -39.507    
  -------------------------------------------------------------------
                         slack                                  5.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.634%)  route 0.512ns (73.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.396     2.022    vga/U12/flag
    SLICE_X56Y101        LUT5 (Prop_lut5_I1_O)        0.045     2.067 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.116     2.183    vga/U12/B[2]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.059     2.079    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.262%)  route 0.581ns (75.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468     2.094    vga/U12/flag
    SLICE_X56Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.139 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.112     2.251    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.070     2.090    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.461%)  route 0.642ns (77.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.530     2.156    vga/U12/flag
    SLICE_X56Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.201 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.112     2.312    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.070     2.090    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.493%)  route 0.641ns (77.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468     2.094    vga/U12/flag
    SLICE_X56Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.139 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.173     2.311    vga/U12/B[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.066     2.086    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.189ns (24.594%)  route 0.579ns (75.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.396     2.022    vga/U12/flag
    SLICE_X56Y101        LUT5 (Prop_lut5_I0_O)        0.048     2.070 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.183     2.253    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)        -0.014     2.006    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.189ns (24.594%)  route 0.579ns (75.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.396     2.022    vga/U12/flag
    SLICE_X56Y101        LUT5 (Prop_lut5_I0_O)        0.048     2.070 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.183     2.253    vga/U12/G[3]_i_1_n_0
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y102        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)        -0.021     1.999    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.937%)  route 0.702ns (79.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.530     2.156    vga/U12/flag
    SLICE_X56Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.201 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.172     2.373    vga/U12/G[1]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X57Y102        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.072     2.092    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.184ns (22.119%)  route 0.648ns (77.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.563     1.484    vga/clk100MHz
    SLICE_X47Y91         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.468     2.094    vga/U12/flag
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.043     2.137 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.180     2.316    vga/U12/B[3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.832     1.999    vga/U12/clk_disp
    SLICE_X56Y101        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.190     1.809    
                         clock uncertainty            0.211     2.020    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)        -0.014     2.006    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.585ns (57.615%)  route 0.430ns (42.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.608     1.530    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.115 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.430     2.545    vga/U12/DO[0]
    SLICE_X62Y101        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.835     2.003    vga/U12/clk_disp
    SLICE_X62Y101        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.052     2.076    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.585ns (54.387%)  route 0.491ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.608     1.530    vga/FONT_8X16/clk100MHz
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.115 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.491     2.605    vga/U12/DO[0]
    SLICE_X62Y101        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=55, routed)          0.835     2.003    vga/U12/clk_disp
    SLICE_X62Y101        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism             -0.190     1.813    
                         clock uncertainty            0.211     2.024    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.059     2.083    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.523    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.251ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.877ns  (logic 0.456ns (4.617%)  route 9.421ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 57.594 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.421    15.102    core/register/rst_all
    SLICE_X60Y50         FDCE                                         f  core/register/register_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.507    57.594    core/register/debug_clk
    SLICE_X60Y50         FDCE                                         r  core/register/register_reg[16][6]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.773    
                         clock uncertainty           -0.106    57.667    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.314    57.353    core/register/register_reg[16][6]
  -------------------------------------------------------------------
                         required time                         57.353    
                         arrival time                         -15.102    
  -------------------------------------------------------------------
                         slack                                 42.251    

Slack (MET) :             42.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 0.456ns (4.684%)  route 9.279ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 57.591 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.279    14.960    core/register/rst_all
    SLICE_X65Y63         FDCE                                         f  core/register/register_reg[19][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.504    57.591    core/register/debug_clk
    SLICE_X65Y63         FDCE                                         r  core/register/register_reg[19][0]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.770    
                         clock uncertainty           -0.106    57.664    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.402    57.262    core/register/register_reg[19][0]
  -------------------------------------------------------------------
                         required time                         57.262    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 42.302    

Slack (MET) :             42.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 0.456ns (4.684%)  route 9.279ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 57.591 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.279    14.960    core/register/rst_all
    SLICE_X65Y63         FDCE                                         f  core/register/register_reg[19][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.504    57.591    core/register/debug_clk
    SLICE_X65Y63         FDCE                                         r  core/register/register_reg[19][11]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.770    
                         clock uncertainty           -0.106    57.664    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.402    57.262    core/register/register_reg[19][11]
  -------------------------------------------------------------------
                         required time                         57.262    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 42.302    

Slack (MET) :             42.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 0.456ns (4.684%)  route 9.279ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 57.591 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.279    14.960    core/register/rst_all
    SLICE_X65Y63         FDCE                                         f  core/register/register_reg[19][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.504    57.591    core/register/debug_clk
    SLICE_X65Y63         FDCE                                         r  core/register/register_reg[19][1]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.770    
                         clock uncertainty           -0.106    57.664    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.402    57.262    core/register/register_reg[19][1]
  -------------------------------------------------------------------
                         required time                         57.262    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 42.302    

Slack (MET) :             42.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 0.456ns (4.684%)  route 9.279ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 57.591 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.279    14.960    core/register/rst_all
    SLICE_X65Y63         FDCE                                         f  core/register/register_reg[19][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.504    57.591    core/register/debug_clk
    SLICE_X65Y63         FDCE                                         r  core/register/register_reg[19][22]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.770    
                         clock uncertainty           -0.106    57.664    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.402    57.262    core/register/register_reg[19][22]
  -------------------------------------------------------------------
                         required time                         57.262    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 42.302    

Slack (MET) :             42.302ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 0.456ns (4.684%)  route 9.279ns (95.316%))
  Logic Levels:           0  
  Clock Path Skew:        2.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 57.591 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        9.279    14.960    core/register/rst_all
    SLICE_X65Y63         FDCE                                         f  core/register/register_reg[19][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.504    57.591    core/register/debug_clk
    SLICE_X65Y63         FDCE                                         r  core/register/register_reg[19][9]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.770    
                         clock uncertainty           -0.106    57.664    
    SLICE_X65Y63         FDCE (Recov_fdce_C_CLR)     -0.402    57.262    core/register/register_reg[19][9]
  -------------------------------------------------------------------
                         required time                         57.262    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 42.302    

Slack (MET) :             42.611ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 0.456ns (4.836%)  route 8.974ns (95.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 57.595 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        8.974    14.654    core/register/rst_all
    SLICE_X67Y57         FDCE                                         f  core/register/register_reg[29][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.508    57.595    core/register/debug_clk
    SLICE_X67Y57         FDCE                                         r  core/register/register_reg[29][14]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.774    
                         clock uncertainty           -0.106    57.668    
    SLICE_X67Y57         FDCE (Recov_fdce_C_CLR)     -0.402    57.266    core/register/register_reg[29][14]
  -------------------------------------------------------------------
                         required time                         57.266    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                 42.611    

Slack (MET) :             42.611ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 0.456ns (4.836%)  route 8.974ns (95.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 57.595 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        8.974    14.654    core/register/rst_all
    SLICE_X67Y57         FDCE                                         f  core/register/register_reg[29][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.508    57.595    core/register/debug_clk
    SLICE_X67Y57         FDCE                                         r  core/register/register_reg[29][3]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.774    
                         clock uncertainty           -0.106    57.668    
    SLICE_X67Y57         FDCE (Recov_fdce_C_CLR)     -0.402    57.266    core/register/register_reg[29][3]
  -------------------------------------------------------------------
                         required time                         57.266    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                 42.611    

Slack (MET) :             42.611ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 0.456ns (4.836%)  route 8.974ns (95.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 57.595 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        8.974    14.654    core/register/rst_all
    SLICE_X67Y57         FDCE                                         f  core/register/register_reg[29][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.508    57.595    core/register/debug_clk
    SLICE_X67Y57         FDCE                                         r  core/register/register_reg[29][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.774    
                         clock uncertainty           -0.106    57.668    
    SLICE_X67Y57         FDCE (Recov_fdce_C_CLR)     -0.402    57.266    core/register/register_reg[29][8]
  -------------------------------------------------------------------
                         required time                         57.266    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                 42.611    

Slack (MET) :             42.699ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 0.456ns (4.836%)  route 8.974ns (95.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 57.595 - 50.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.620     5.224    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     5.680 f  rst_all_reg/Q
                         net (fo=1283, routed)        8.974    14.654    core/register/rst_all
    SLICE_X66Y57         FDCE                                         f  core/register/register_reg[16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.852    55.277    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.377 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.618    55.995    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.086 f  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        1.508    57.595    core/register/debug_clk
    SLICE_X66Y57         FDCE                                         r  core/register/register_reg[16][2]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.774    
                         clock uncertainty           -0.106    57.668    
    SLICE_X66Y57         FDCE (Recov_fdce_C_CLR)     -0.314    57.354    core/register/register_reg[16][2]
  -------------------------------------------------------------------
                         required time                         57.354    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                 42.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.141ns (8.057%)  route 1.609ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.609     3.234    core/REG_PC/rst_all
    SLICE_X53Y76         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/REG_PC/debug_clk
    SLICE_X53Y76         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism             -0.245     3.116    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.024    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.141ns (8.057%)  route 1.609ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.609     3.234    core/REG_PC/rst_all
    SLICE_X53Y76         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/REG_PC/debug_clk
    SLICE_X53Y76         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism             -0.245     3.116    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.024    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.141ns (8.057%)  route 1.609ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.609     3.234    core/REG_PC/rst_all
    SLICE_X53Y76         FDCE                                         f  core/REG_PC/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/REG_PC/debug_clk
    SLICE_X53Y76         FDCE                                         r  core/REG_PC/Q_reg[22]/C
                         clock pessimism             -0.245     3.116    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.024    core/REG_PC/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.141ns (8.057%)  route 1.609ns (91.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.609     3.234    core/REG_PC/rst_all
    SLICE_X53Y76         FDCE                                         f  core/REG_PC/Q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.817     3.361    core/REG_PC/debug_clk
    SLICE_X53Y76         FDCE                                         r  core/REG_PC/Q_reg[23]/C
                         clock pessimism             -0.245     3.116    
    SLICE_X53Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.024    core/REG_PC/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.864%)  route 1.652ns (92.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.652     3.277    core/reg_EXE_MEM/rst_all
    SLICE_X55Y75         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.816     3.360    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y75         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
                         clock pessimism             -0.245     3.115    
    SLICE_X55Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.023    core/reg_EXE_MEM/IR_MEM_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.864%)  route 1.652ns (92.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.652     3.277    core/reg_EXE_MEM/rst_all
    SLICE_X55Y75         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.816     3.360    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y75         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[30]/C
                         clock pessimism             -0.245     3.115    
    SLICE_X55Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.023    core/reg_EXE_MEM/PCurrent_MEM_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.864%)  route 1.652ns (92.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.652     3.277    core/reg_MEM_WB/rst_all
    SLICE_X55Y75         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.816     3.360    core/reg_MEM_WB/debug_clk
    SLICE_X55Y75         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[30]/C
                         clock pessimism             -0.245     3.115    
    SLICE_X55Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.023    core/reg_MEM_WB/IR_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.864%)  route 1.652ns (92.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.652     3.277    core/reg_MEM_WB/rst_all
    SLICE_X55Y75         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.816     3.360    core/reg_MEM_WB/debug_clk
    SLICE_X55Y75         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[30]/C
                         clock pessimism             -0.245     3.115    
    SLICE_X55Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.023    core/reg_MEM_WB/PCurrent_WB_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.141ns (7.525%)  route 1.733ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.733     3.358    core/reg_ID_EX/rst_all
    SLICE_X57Y76         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.818     3.362    core/reg_ID_EX/debug_clk
    SLICE_X57Y76         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[17]/C
                         clock pessimism             -0.245     3.117    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.025    core/reg_ID_EX/IR_EX_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/IR_EX_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.141ns (7.525%)  route 1.733ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.563     1.484    clk_cpu
    SLICE_X44Y107        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  rst_all_reg/Q
                         net (fo=1283, routed)        1.733     3.358    core/reg_ID_EX/rst_all
    SLICE_X57Y76         FDCE                                         f  core/reg_ID_EX/IR_EX_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.000     2.168    BTN_SCAN/clk_cpu
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.224 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.292     2.516    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.545 r  data_reg[126][7]_i_3/O
                         net (fo=2569, routed)        0.818     3.362    core/reg_ID_EX/debug_clk
    SLICE_X57Y76         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[20]/C
                         clock pessimism             -0.245     3.117    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.025    core/reg_ID_EX/IR_EX_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.358    
  -------------------------------------------------------------------
                         slack                                  0.333    





