INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Reg
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Multi_Reg.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
