{
	"author": [
		"Anselme Vignon",
		"Stefan Cosemans",
		"Wim Dehaene",
		"Pol Marchal",
		"Marco Facchini"
	],
	"booktitle": "Proceedings of the 13th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/VignonCDMF09",
	"ieeearid": 5090798,
	"pages": "929-933",
	"publisher": "IEEE",
	"stemmed": [
		"a",
		"novel",
		"dram",
		"architectur",
		"as",
		"a",
		"low",
		"leakag",
		"altern",
		"for",
		"sram",
		"cach",
		"in",
		"a",
		"d",
		"interconnect",
		"context"
	],
	"tag": [
		"3d",
		"architecture",
		"novel"
	],
	"title": "A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}