
LCV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008400  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  00008400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000052c4  20000074  00008474  00020074  2**2
                  ALLOC
  3 .stack        00002000  20005338  0000d738  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004ed1f  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000743a  00000000  00000000  0006ee14  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c326  00000000  00000000  0007624e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c90  00000000  00000000  00082574  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000e98  00000000  00000000  00083204  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002158f  00000000  00000000  0008409c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001c288  00000000  00000000  000a562b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000938e6  00000000  00000000  000c18b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000265c  00000000  00000000  0015519c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	38 73 00 20 41 48 00 00 3d 48 00 00 d7 49 00 00     8s. AH..=H...I..
	...
      2c:	3d 48 00 00 00 00 00 00 00 00 00 00 3d 48 00 00     =H..........=H..
      3c:	3d 48 00 00 3d 48 00 00 3d 48 00 00 11 3a 00 00     =H..=H..=H...:..
      4c:	3d 48 00 00 3d 48 00 00 3d 48 00 00 3d 48 00 00     =H..=H..=H..=H..
      5c:	3d 48 00 00 3d 48 00 00 99 3c 00 00 a9 3c 00 00     =H..=H...<...<..
      6c:	b9 3c 00 00 c9 3c 00 00 d9 3c 00 00 e9 3c 00 00     .<...<...<...<..
      7c:	3d 48 00 00 3d 48 00 00 3d 48 00 00 3d 48 00 00     =H..=H..=H..=H..
      8c:	3d 48 00 00 3d 48 00 00 00 00 00 00 00 00 00 00     =H..=H..........
      9c:	85 05 00 00 3d 48 00 00 b9 06 00 00 3d 48 00 00     ....=H......=H..
      ac:	3d 48 00 00 00 00 00 00                             =H......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	00008400 	.word	0x00008400

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	00008400 	.word	0x00008400
     10c:	00008400 	.word	0x00008400
     110:	00000000 	.word	0x00000000

00000114 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     114:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     116:	2200      	movs	r2, #0
     118:	2300      	movs	r3, #0
     11a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     11c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     11e:	2100      	movs	r1, #0
     120:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     122:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     124:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     126:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     128:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     12a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     12c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     12e:	24c0      	movs	r4, #192	; 0xc0
     130:	0164      	lsls	r4, r4, #5
     132:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     134:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     136:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     138:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     13a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     13c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     13e:	242a      	movs	r4, #42	; 0x2a
     140:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     142:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     144:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     146:	3c06      	subs	r4, #6
     148:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     14a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     14c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     14e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     150:	232b      	movs	r3, #43	; 0x2b
     152:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     154:	3301      	adds	r3, #1
     156:	54c1      	strb	r1, [r0, r3]
}
     158:	bd10      	pop	{r4, pc}
	...

0000015c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	46d6      	mov	lr, sl
     160:	464f      	mov	r7, r9
     162:	4646      	mov	r6, r8
     164:	b5c0      	push	{r6, r7, lr}
     166:	b096      	sub	sp, #88	; 0x58
     168:	0007      	movs	r7, r0
     16a:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     16c:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     16e:	4ac6      	ldr	r2, [pc, #792]	; (488 <adc_init+0x32c>)
     170:	6a10      	ldr	r0, [r2, #32]
     172:	2380      	movs	r3, #128	; 0x80
     174:	025b      	lsls	r3, r3, #9
     176:	4303      	orrs	r3, r0
     178:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17a:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     17c:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17e:	07db      	lsls	r3, r3, #31
     180:	d505      	bpl.n	18e <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     182:	b016      	add	sp, #88	; 0x58
     184:	bc1c      	pop	{r2, r3, r4}
     186:	4690      	mov	r8, r2
     188:	4699      	mov	r9, r3
     18a:	46a2      	mov	sl, r4
     18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     18e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     190:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     192:	079b      	lsls	r3, r3, #30
     194:	d4f5      	bmi.n	182 <adc_init+0x26>
	module_inst->reference = config->reference;
     196:	7873      	ldrb	r3, [r6, #1]
     198:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     19a:	2b00      	cmp	r3, #0
     19c:	d104      	bne.n	1a8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     19e:	4abb      	ldr	r2, [pc, #748]	; (48c <adc_init+0x330>)
     1a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     1a2:	2104      	movs	r1, #4
     1a4:	430b      	orrs	r3, r1
     1a6:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     1a8:	2300      	movs	r3, #0
     1aa:	60bb      	str	r3, [r7, #8]
     1ac:	60fb      	str	r3, [r7, #12]
     1ae:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     1b0:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     1b2:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     1b4:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     1b6:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     1b8:	4bb5      	ldr	r3, [pc, #724]	; (490 <adc_init+0x334>)
     1ba:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     1bc:	232a      	movs	r3, #42	; 0x2a
     1be:	5cf3      	ldrb	r3, [r6, r3]
     1c0:	2b00      	cmp	r3, #0
     1c2:	d105      	bne.n	1d0 <adc_init+0x74>
     1c4:	7d33      	ldrb	r3, [r6, #20]
     1c6:	2b00      	cmp	r3, #0
     1c8:	d102      	bne.n	1d0 <adc_init+0x74>
		module_inst->software_trigger = true;
     1ca:	3301      	adds	r3, #1
     1cc:	777b      	strb	r3, [r7, #29]
     1ce:	e001      	b.n	1d4 <adc_init+0x78>
		module_inst->software_trigger = false;
     1d0:	2300      	movs	r3, #0
     1d2:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     1d4:	683b      	ldr	r3, [r7, #0]
     1d6:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     1d8:	7833      	ldrb	r3, [r6, #0]
     1da:	466a      	mov	r2, sp
     1dc:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1de:	4669      	mov	r1, sp
     1e0:	201e      	movs	r0, #30
     1e2:	4bac      	ldr	r3, [pc, #688]	; (494 <adc_init+0x338>)
     1e4:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     1e6:	201e      	movs	r0, #30
     1e8:	4bab      	ldr	r3, [pc, #684]	; (498 <adc_init+0x33c>)
     1ea:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     1ec:	232c      	movs	r3, #44	; 0x2c
     1ee:	5cf2      	ldrb	r2, [r6, r3]
     1f0:	2a00      	cmp	r2, #0
     1f2:	d054      	beq.n	29e <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     1f4:	3b01      	subs	r3, #1
     1f6:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     1f8:	7b33      	ldrb	r3, [r6, #12]
     1fa:	18eb      	adds	r3, r5, r3
     1fc:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     1fe:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     200:	b2c9      	uxtb	r1, r1
     202:	428b      	cmp	r3, r1
     204:	d221      	bcs.n	24a <adc_init+0xee>
     206:	1952      	adds	r2, r2, r5
     208:	b2d3      	uxtb	r3, r2
     20a:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     20c:	4ba3      	ldr	r3, [pc, #652]	; (49c <adc_init+0x340>)
     20e:	469a      	mov	sl, r3
     210:	e003      	b.n	21a <adc_init+0xbe>
			offset++;
     212:	3501      	adds	r5, #1
     214:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     216:	454d      	cmp	r5, r9
     218:	d017      	beq.n	24a <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     21a:	240f      	movs	r4, #15
     21c:	402c      	ands	r4, r5
     21e:	7b33      	ldrb	r3, [r6, #12]
     220:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     222:	2250      	movs	r2, #80	; 0x50
     224:	499e      	ldr	r1, [pc, #632]	; (4a0 <adc_init+0x344>)
     226:	a802      	add	r0, sp, #8
     228:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     22a:	2c13      	cmp	r4, #19
     22c:	d8f1      	bhi.n	212 <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     22e:	00a4      	lsls	r4, r4, #2
     230:	ab02      	add	r3, sp, #8
     232:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     234:	a901      	add	r1, sp, #4
     236:	2300      	movs	r3, #0
     238:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     23a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     23c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     23e:	3301      	adds	r3, #1
     240:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     242:	b2c0      	uxtb	r0, r0
     244:	4b97      	ldr	r3, [pc, #604]	; (4a4 <adc_init+0x348>)
     246:	4798      	blx	r3
     248:	e7e3      	b.n	212 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     24a:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     24c:	2250      	movs	r2, #80	; 0x50
     24e:	4994      	ldr	r1, [pc, #592]	; (4a0 <adc_init+0x344>)
     250:	a802      	add	r0, sp, #8
     252:	4b92      	ldr	r3, [pc, #584]	; (49c <adc_init+0x340>)
     254:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     256:	2c13      	cmp	r4, #19
     258:	d913      	bls.n	282 <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     25a:	7d73      	ldrb	r3, [r6, #21]
     25c:	009b      	lsls	r3, r3, #2
     25e:	b2db      	uxtb	r3, r3
     260:	4642      	mov	r2, r8
     262:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     264:	7db3      	ldrb	r3, [r6, #22]
     266:	01db      	lsls	r3, r3, #7
     268:	7872      	ldrb	r2, [r6, #1]
     26a:	4313      	orrs	r3, r2
     26c:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     26e:	4642      	mov	r2, r8
     270:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     272:	7933      	ldrb	r3, [r6, #4]
     274:	2b34      	cmp	r3, #52	; 0x34
     276:	d900      	bls.n	27a <adc_init+0x11e>
     278:	e17b      	b.n	572 <adc_init+0x416>
     27a:	009b      	lsls	r3, r3, #2
     27c:	4a8a      	ldr	r2, [pc, #552]	; (4a8 <adc_init+0x34c>)
     27e:	58d3      	ldr	r3, [r2, r3]
     280:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     282:	00a4      	lsls	r4, r4, #2
     284:	ab02      	add	r3, sp, #8
     286:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     288:	a901      	add	r1, sp, #4
     28a:	2300      	movs	r3, #0
     28c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     28e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     290:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     292:	3301      	adds	r3, #1
     294:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     296:	b2c0      	uxtb	r0, r0
     298:	4b82      	ldr	r3, [pc, #520]	; (4a4 <adc_init+0x348>)
     29a:	4798      	blx	r3
     29c:	e7dd      	b.n	25a <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     29e:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     2a0:	2250      	movs	r2, #80	; 0x50
     2a2:	497f      	ldr	r1, [pc, #508]	; (4a0 <adc_init+0x344>)
     2a4:	a802      	add	r0, sp, #8
     2a6:	4b7d      	ldr	r3, [pc, #500]	; (49c <adc_init+0x340>)
     2a8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2aa:	2c13      	cmp	r4, #19
     2ac:	d915      	bls.n	2da <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     2ae:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     2b0:	2250      	movs	r2, #80	; 0x50
     2b2:	497b      	ldr	r1, [pc, #492]	; (4a0 <adc_init+0x344>)
     2b4:	a802      	add	r0, sp, #8
     2b6:	4b79      	ldr	r3, [pc, #484]	; (49c <adc_init+0x340>)
     2b8:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2ba:	2c13      	cmp	r4, #19
     2bc:	d8cd      	bhi.n	25a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2be:	00a4      	lsls	r4, r4, #2
     2c0:	ab02      	add	r3, sp, #8
     2c2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2c4:	a901      	add	r1, sp, #4
     2c6:	2300      	movs	r3, #0
     2c8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2ca:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2cc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2ce:	3301      	adds	r3, #1
     2d0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2d2:	b2c0      	uxtb	r0, r0
     2d4:	4b73      	ldr	r3, [pc, #460]	; (4a4 <adc_init+0x348>)
     2d6:	4798      	blx	r3
     2d8:	e7bf      	b.n	25a <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2da:	00a4      	lsls	r4, r4, #2
     2dc:	ab02      	add	r3, sp, #8
     2de:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2e0:	a901      	add	r1, sp, #4
     2e2:	2300      	movs	r3, #0
     2e4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2e6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2e8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2ea:	3301      	adds	r3, #1
     2ec:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2ee:	b2c0      	uxtb	r0, r0
     2f0:	4b6c      	ldr	r3, [pc, #432]	; (4a4 <adc_init+0x348>)
     2f2:	4798      	blx	r3
     2f4:	e7db      	b.n	2ae <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     2f6:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     2f8:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     2fa:	2102      	movs	r1, #2
     2fc:	e01a      	b.n	334 <adc_init+0x1d8>
		adjres = config->divide_result;
     2fe:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     300:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     302:	2410      	movs	r4, #16
     304:	e016      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     306:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     308:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     30a:	2101      	movs	r1, #1
     30c:	e012      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     30e:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     310:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     312:	2100      	movs	r1, #0
     314:	e00e      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     316:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     318:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     31a:	2100      	movs	r1, #0
     31c:	e00a      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     31e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     320:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     322:	2100      	movs	r1, #0
     324:	e006      	b.n	334 <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     326:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     328:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     32a:	2100      	movs	r1, #0
     32c:	e002      	b.n	334 <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     32e:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     330:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     332:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     334:	0109      	lsls	r1, r1, #4
     336:	2270      	movs	r2, #112	; 0x70
     338:	400a      	ands	r2, r1
     33a:	4313      	orrs	r3, r2
     33c:	4642      	mov	r2, r8
     33e:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     340:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     342:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     344:	2b3f      	cmp	r3, #63	; 0x3f
     346:	d900      	bls.n	34a <adc_init+0x1ee>
     348:	e71b      	b.n	182 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     34a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     34c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     34e:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     350:	b25b      	sxtb	r3, r3
     352:	2b00      	cmp	r3, #0
     354:	dbfb      	blt.n	34e <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     356:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     358:	8872      	ldrh	r2, [r6, #2]
     35a:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     35c:	2224      	movs	r2, #36	; 0x24
     35e:	5cb2      	ldrb	r2, [r6, r2]
     360:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     362:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     364:	7d32      	ldrb	r2, [r6, #20]
     366:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     368:	4313      	orrs	r3, r2
     36a:	7cb2      	ldrb	r2, [r6, #18]
     36c:	0052      	lsls	r2, r2, #1
     36e:	4313      	orrs	r3, r2
     370:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     372:	4642      	mov	r2, r8
     374:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     376:	7e33      	ldrb	r3, [r6, #24]
     378:	2b00      	cmp	r3, #0
     37a:	d020      	beq.n	3be <adc_init+0x262>
		switch (resolution) {
     37c:	2c10      	cmp	r4, #16
     37e:	d100      	bne.n	382 <adc_init+0x226>
     380:	e0d9      	b.n	536 <adc_init+0x3da>
     382:	d800      	bhi.n	386 <adc_init+0x22a>
     384:	e098      	b.n	4b8 <adc_init+0x35c>
     386:	2c20      	cmp	r4, #32
     388:	d100      	bne.n	38c <adc_init+0x230>
     38a:	e0b6      	b.n	4fa <adc_init+0x39e>
     38c:	2c30      	cmp	r4, #48	; 0x30
     38e:	d116      	bne.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     390:	7cf2      	ldrb	r2, [r6, #19]
     392:	2a00      	cmp	r2, #0
     394:	d00a      	beq.n	3ac <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     396:	69f2      	ldr	r2, [r6, #28]
     398:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     39a:	2017      	movs	r0, #23
			if (config->differential_mode &&
     39c:	2aff      	cmp	r2, #255	; 0xff
     39e:	d900      	bls.n	3a2 <adc_init+0x246>
     3a0:	e6ef      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     3a2:	6a32      	ldr	r2, [r6, #32]
     3a4:	3280      	adds	r2, #128	; 0x80
     3a6:	2aff      	cmp	r2, #255	; 0xff
     3a8:	d900      	bls.n	3ac <adc_init+0x250>
     3aa:	e6ea      	b.n	182 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     3ac:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     3ae:	69f2      	ldr	r2, [r6, #28]
     3b0:	2aff      	cmp	r2, #255	; 0xff
     3b2:	dd00      	ble.n	3b6 <adc_init+0x25a>
     3b4:	e6e5      	b.n	182 <adc_init+0x26>
     3b6:	6a32      	ldr	r2, [r6, #32]
     3b8:	2aff      	cmp	r2, #255	; 0xff
     3ba:	dd00      	ble.n	3be <adc_init+0x262>
     3bc:	e6e1      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     3be:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3c0:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     3c2:	b252      	sxtb	r2, r2
     3c4:	2a00      	cmp	r2, #0
     3c6:	dbfb      	blt.n	3c0 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     3c8:	4642      	mov	r2, r8
     3ca:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     3cc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3ce:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3d0:	b25b      	sxtb	r3, r3
     3d2:	2b00      	cmp	r3, #0
     3d4:	dbfb      	blt.n	3ce <adc_init+0x272>
	adc_module->WINLT.reg =
     3d6:	8bb3      	ldrh	r3, [r6, #28]
     3d8:	4642      	mov	r2, r8
     3da:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     3dc:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3de:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3e0:	b25b      	sxtb	r3, r3
     3e2:	2b00      	cmp	r3, #0
     3e4:	dbfb      	blt.n	3de <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     3e6:	8c33      	ldrh	r3, [r6, #32]
     3e8:	4642      	mov	r2, r8
     3ea:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     3ec:	232c      	movs	r3, #44	; 0x2c
     3ee:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     3f0:	2b00      	cmp	r3, #0
     3f2:	d005      	beq.n	400 <adc_init+0x2a4>
		inputs_to_scan--;
     3f4:	3b01      	subs	r3, #1
     3f6:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     3f8:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3fa:	2b0f      	cmp	r3, #15
     3fc:	d900      	bls.n	400 <adc_init+0x2a4>
     3fe:	e6c0      	b.n	182 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     400:	222b      	movs	r2, #43	; 0x2b
     402:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     404:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     406:	290f      	cmp	r1, #15
     408:	d900      	bls.n	40c <adc_init+0x2b0>
     40a:	e6ba      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     40c:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     40e:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     410:	b252      	sxtb	r2, r2
     412:	2a00      	cmp	r2, #0
     414:	dbfb      	blt.n	40e <adc_init+0x2b2>
			config->negative_input |
     416:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     418:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     41a:	4302      	orrs	r2, r0
     41c:	68b0      	ldr	r0, [r6, #8]
     41e:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     420:	0509      	lsls	r1, r1, #20
			config->negative_input |
     422:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     424:	041b      	lsls	r3, r3, #16
			config->negative_input |
     426:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     428:	4642      	mov	r2, r8
     42a:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     42c:	232a      	movs	r3, #42	; 0x2a
     42e:	5cf3      	ldrb	r3, [r6, r3]
     430:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     432:	230f      	movs	r3, #15
     434:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     436:	3315      	adds	r3, #21
     438:	5cf3      	ldrb	r3, [r6, r3]
     43a:	2b00      	cmp	r3, #0
     43c:	d012      	beq.n	464 <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     43e:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     440:	4a1a      	ldr	r2, [pc, #104]	; (4ac <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     442:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     444:	4293      	cmp	r3, r2
     446:	d900      	bls.n	44a <adc_init+0x2ee>
     448:	e69b      	b.n	182 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     44a:	4642      	mov	r2, r8
     44c:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     44e:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     450:	2380      	movs	r3, #128	; 0x80
     452:	011b      	lsls	r3, r3, #4
     454:	18d3      	adds	r3, r2, r3
     456:	4915      	ldr	r1, [pc, #84]	; (4ac <adc_init+0x350>)
     458:	b29b      	uxth	r3, r3
     45a:	428b      	cmp	r3, r1
     45c:	d900      	bls.n	460 <adc_init+0x304>
     45e:	e690      	b.n	182 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     460:	4643      	mov	r3, r8
     462:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     464:	4b12      	ldr	r3, [pc, #72]	; (4b0 <adc_init+0x354>)
     466:	681b      	ldr	r3, [r3, #0]
     468:	015b      	lsls	r3, r3, #5
     46a:	22e0      	movs	r2, #224	; 0xe0
     46c:	00d2      	lsls	r2, r2, #3
     46e:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     470:	4a10      	ldr	r2, [pc, #64]	; (4b4 <adc_init+0x358>)
     472:	6851      	ldr	r1, [r2, #4]
     474:	0149      	lsls	r1, r1, #5
     476:	6812      	ldr	r2, [r2, #0]
     478:	0ed2      	lsrs	r2, r2, #27
     47a:	430a      	orrs	r2, r1
     47c:	b2d2      	uxtb	r2, r2
			) |
     47e:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     480:	4642      	mov	r2, r8
     482:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     484:	2000      	movs	r0, #0
     486:	e67c      	b.n	182 <adc_init+0x26>
     488:	40000400 	.word	0x40000400
     48c:	40000800 	.word	0x40000800
     490:	200052d0 	.word	0x200052d0
     494:	000046b5 	.word	0x000046b5
     498:	00004629 	.word	0x00004629
     49c:	00007715 	.word	0x00007715
     4a0:	000080a0 	.word	0x000080a0
     4a4:	000047dd 	.word	0x000047dd
     4a8:	00007fcc 	.word	0x00007fcc
     4ac:	00000fff 	.word	0x00000fff
     4b0:	00806024 	.word	0x00806024
     4b4:	00806020 	.word	0x00806020
		switch (resolution) {
     4b8:	2c00      	cmp	r4, #0
     4ba:	d000      	beq.n	4be <adc_init+0x362>
     4bc:	e77f      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     4be:	7cf2      	ldrb	r2, [r6, #19]
     4c0:	2a00      	cmp	r2, #0
     4c2:	d00f      	beq.n	4e4 <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     4c4:	69f2      	ldr	r2, [r6, #28]
     4c6:	2180      	movs	r1, #128	; 0x80
     4c8:	0109      	lsls	r1, r1, #4
     4ca:	468c      	mov	ip, r1
     4cc:	4462      	add	r2, ip
			if (config->differential_mode &&
     4ce:	492a      	ldr	r1, [pc, #168]	; (578 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     4d0:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4d2:	428a      	cmp	r2, r1
     4d4:	d900      	bls.n	4d8 <adc_init+0x37c>
     4d6:	e654      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     4d8:	6a32      	ldr	r2, [r6, #32]
     4da:	4462      	add	r2, ip
     4dc:	4926      	ldr	r1, [pc, #152]	; (578 <adc_init+0x41c>)
     4de:	428a      	cmp	r2, r1
     4e0:	d900      	bls.n	4e4 <adc_init+0x388>
     4e2:	e64e      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     4e4:	4a24      	ldr	r2, [pc, #144]	; (578 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     4e6:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     4e8:	69f1      	ldr	r1, [r6, #28]
     4ea:	4291      	cmp	r1, r2
     4ec:	dd00      	ble.n	4f0 <adc_init+0x394>
     4ee:	e648      	b.n	182 <adc_init+0x26>
     4f0:	6a31      	ldr	r1, [r6, #32]
     4f2:	4291      	cmp	r1, r2
     4f4:	dd00      	ble.n	4f8 <adc_init+0x39c>
     4f6:	e644      	b.n	182 <adc_init+0x26>
     4f8:	e761      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     4fa:	7cf2      	ldrb	r2, [r6, #19]
     4fc:	2a00      	cmp	r2, #0
     4fe:	d00f      	beq.n	520 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     500:	69f2      	ldr	r2, [r6, #28]
     502:	2180      	movs	r1, #128	; 0x80
     504:	0089      	lsls	r1, r1, #2
     506:	468c      	mov	ip, r1
     508:	4462      	add	r2, ip
			if (config->differential_mode &&
     50a:	491c      	ldr	r1, [pc, #112]	; (57c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     50c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     50e:	428a      	cmp	r2, r1
     510:	d900      	bls.n	514 <adc_init+0x3b8>
     512:	e636      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     514:	6a32      	ldr	r2, [r6, #32]
     516:	4462      	add	r2, ip
     518:	4918      	ldr	r1, [pc, #96]	; (57c <adc_init+0x420>)
     51a:	428a      	cmp	r2, r1
     51c:	d900      	bls.n	520 <adc_init+0x3c4>
     51e:	e630      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     520:	4a16      	ldr	r2, [pc, #88]	; (57c <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     522:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     524:	69f1      	ldr	r1, [r6, #28]
     526:	4291      	cmp	r1, r2
     528:	dd00      	ble.n	52c <adc_init+0x3d0>
     52a:	e62a      	b.n	182 <adc_init+0x26>
     52c:	6a31      	ldr	r1, [r6, #32]
     52e:	4291      	cmp	r1, r2
     530:	dd00      	ble.n	534 <adc_init+0x3d8>
     532:	e626      	b.n	182 <adc_init+0x26>
     534:	e743      	b.n	3be <adc_init+0x262>
			if (config->differential_mode &&
     536:	7cf2      	ldrb	r2, [r6, #19]
     538:	2a00      	cmp	r2, #0
     53a:	d00f      	beq.n	55c <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     53c:	69f2      	ldr	r2, [r6, #28]
     53e:	2180      	movs	r1, #128	; 0x80
     540:	0209      	lsls	r1, r1, #8
     542:	468c      	mov	ip, r1
     544:	4462      	add	r2, ip
			if (config->differential_mode &&
     546:	490e      	ldr	r1, [pc, #56]	; (580 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     548:	2017      	movs	r0, #23
			if (config->differential_mode &&
     54a:	428a      	cmp	r2, r1
     54c:	d900      	bls.n	550 <adc_init+0x3f4>
     54e:	e618      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     550:	6a32      	ldr	r2, [r6, #32]
     552:	4462      	add	r2, ip
     554:	490a      	ldr	r1, [pc, #40]	; (580 <adc_init+0x424>)
     556:	428a      	cmp	r2, r1
     558:	d900      	bls.n	55c <adc_init+0x400>
     55a:	e612      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     55c:	4a08      	ldr	r2, [pc, #32]	; (580 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     55e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     560:	69f1      	ldr	r1, [r6, #28]
     562:	4291      	cmp	r1, r2
     564:	dd00      	ble.n	568 <adc_init+0x40c>
     566:	e60c      	b.n	182 <adc_init+0x26>
     568:	6a31      	ldr	r1, [r6, #32]
     56a:	4291      	cmp	r1, r2
     56c:	dd00      	ble.n	570 <adc_init+0x414>
     56e:	e608      	b.n	182 <adc_init+0x26>
     570:	e725      	b.n	3be <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     572:	2017      	movs	r0, #23
     574:	e605      	b.n	182 <adc_init+0x26>
     576:	46c0      	nop			; (mov r8, r8)
     578:	00000fff 	.word	0x00000fff
     57c:	000003ff 	.word	0x000003ff
     580:	0000ffff 	.word	0x0000ffff

00000584 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     584:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     586:	4b2f      	ldr	r3, [pc, #188]	; (644 <ADC_Handler+0xc0>)
     588:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     58a:	682b      	ldr	r3, [r5, #0]
     58c:	7e1a      	ldrb	r2, [r3, #24]
     58e:	7ddc      	ldrb	r4, [r3, #23]
     590:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     592:	07e2      	lsls	r2, r4, #31
     594:	d416      	bmi.n	5c4 <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
     596:	0763      	lsls	r3, r4, #29
     598:	d508      	bpl.n	5ac <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     59a:	2304      	movs	r3, #4
     59c:	682a      	ldr	r2, [r5, #0]
     59e:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     5a0:	7eeb      	ldrb	r3, [r5, #27]
     5a2:	079b      	lsls	r3, r3, #30
     5a4:	d502      	bpl.n	5ac <ADC_Handler+0x28>
     5a6:	7eab      	ldrb	r3, [r5, #26]
     5a8:	079b      	lsls	r3, r3, #30
     5aa:	d442      	bmi.n	632 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     5ac:	07a3      	lsls	r3, r4, #30
     5ae:	d508      	bpl.n	5c2 <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     5b0:	2302      	movs	r3, #2
     5b2:	682a      	ldr	r2, [r5, #0]
     5b4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     5b6:	7eeb      	ldrb	r3, [r5, #27]
     5b8:	075b      	lsls	r3, r3, #29
     5ba:	d502      	bpl.n	5c2 <ADC_Handler+0x3e>
     5bc:	7eab      	ldrb	r3, [r5, #26]
     5be:	075b      	lsls	r3, r3, #29
     5c0:	d43b      	bmi.n	63a <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     5c2:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     5c4:	2201      	movs	r2, #1
     5c6:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     5c8:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5ca:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
     5cc:	b25b      	sxtb	r3, r3
     5ce:	2b00      	cmp	r3, #0
     5d0:	dbfb      	blt.n	5ca <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
     5d2:	6969      	ldr	r1, [r5, #20]
     5d4:	1c8b      	adds	r3, r1, #2
     5d6:	616b      	str	r3, [r5, #20]
     5d8:	8b53      	ldrh	r3, [r2, #26]
     5da:	b29b      	uxth	r3, r3
     5dc:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
     5de:	8b2b      	ldrh	r3, [r5, #24]
     5e0:	3b01      	subs	r3, #1
     5e2:	b29b      	uxth	r3, r3
     5e4:	832b      	strh	r3, [r5, #24]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d011      	beq.n	60e <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
     5ea:	7f6b      	ldrb	r3, [r5, #29]
     5ec:	2b00      	cmp	r3, #0
     5ee:	d0d2      	beq.n	596 <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5f0:	682a      	ldr	r2, [r5, #0]
     5f2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     5f4:	b25b      	sxtb	r3, r3
     5f6:	2b00      	cmp	r3, #0
     5f8:	dbfb      	blt.n	5f2 <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     5fa:	7b13      	ldrb	r3, [r2, #12]
     5fc:	2102      	movs	r1, #2
     5fe:	430b      	orrs	r3, r1
     600:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     602:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     604:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     606:	b25b      	sxtb	r3, r3
     608:	2b00      	cmp	r3, #0
     60a:	dbfb      	blt.n	604 <ADC_Handler+0x80>
     60c:	e7c3      	b.n	596 <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     60e:	2301      	movs	r3, #1
     610:	682a      	ldr	r2, [r5, #0]
     612:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
     614:	7f2b      	ldrb	r3, [r5, #28]
     616:	2b05      	cmp	r3, #5
     618:	d1bd      	bne.n	596 <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
     61a:	2300      	movs	r3, #0
     61c:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
     61e:	7eeb      	ldrb	r3, [r5, #27]
     620:	07db      	lsls	r3, r3, #31
     622:	d5b8      	bpl.n	596 <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     624:	7eab      	ldrb	r3, [r5, #26]
     626:	07db      	lsls	r3, r3, #31
     628:	d5b5      	bpl.n	596 <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     62a:	0028      	movs	r0, r5
     62c:	68ab      	ldr	r3, [r5, #8]
     62e:	4798      	blx	r3
     630:	e7b1      	b.n	596 <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     632:	0028      	movs	r0, r5
     634:	68eb      	ldr	r3, [r5, #12]
     636:	4798      	blx	r3
     638:	e7b8      	b.n	5ac <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     63a:	692b      	ldr	r3, [r5, #16]
     63c:	0028      	movs	r0, r5
     63e:	4798      	blx	r3
}
     640:	e7bf      	b.n	5c2 <ADC_Handler+0x3e>
     642:	46c0      	nop			; (mov r8, r8)
     644:	200052d0 	.word	0x200052d0

00000648 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     648:	1c93      	adds	r3, r2, #2
     64a:	009b      	lsls	r3, r3, #2
     64c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
     64e:	2301      	movs	r3, #1
     650:	4093      	lsls	r3, r2
     652:	001a      	movs	r2, r3
     654:	7e83      	ldrb	r3, [r0, #26]
     656:	4313      	orrs	r3, r2
     658:	7683      	strb	r3, [r0, #26]
}
     65a:	4770      	bx	lr

0000065c <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
     65c:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
     65e:	8b03      	ldrh	r3, [r0, #24]
     660:	b29b      	uxth	r3, r3
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
     662:	2405      	movs	r4, #5
	if(module_inst->remaining_conversions != 0 ||
     664:	2b00      	cmp	r3, #0
     666:	d001      	beq.n	66c <adc_read_buffer_job+0x10>
	if(module_inst->software_trigger == true) {
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
}
     668:	0020      	movs	r0, r4
     66a:	bd10      	pop	{r4, pc}
			module_inst->job_status == STATUS_BUSY){
     66c:	7f03      	ldrb	r3, [r0, #28]
	if(module_inst->remaining_conversions != 0 ||
     66e:	2b05      	cmp	r3, #5
     670:	d0fa      	beq.n	668 <adc_read_buffer_job+0xc>
	module_inst->job_status = STATUS_BUSY;
     672:	2305      	movs	r3, #5
     674:	7703      	strb	r3, [r0, #28]
	module_inst->remaining_conversions = samples;
     676:	8302      	strh	r2, [r0, #24]
	module_inst->job_buffer = buffer;
     678:	6141      	str	r1, [r0, #20]
	adc_module->INTENSET.reg = interrupt;
     67a:	3b04      	subs	r3, #4
     67c:	6802      	ldr	r2, [r0, #0]
     67e:	75d3      	strb	r3, [r2, #23]
	if(module_inst->software_trigger == true) {
     680:	7f43      	ldrb	r3, [r0, #29]
	return STATUS_OK;
     682:	2400      	movs	r4, #0
	if(module_inst->software_trigger == true) {
     684:	2b00      	cmp	r3, #0
     686:	d0ef      	beq.n	668 <adc_read_buffer_job+0xc>
	Adc *const adc_module = module_inst->hw;
     688:	6802      	ldr	r2, [r0, #0]
     68a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     68c:	b25b      	sxtb	r3, r3
     68e:	2b00      	cmp	r3, #0
     690:	dbfb      	blt.n	68a <adc_read_buffer_job+0x2e>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     692:	7b13      	ldrb	r3, [r2, #12]
     694:	2102      	movs	r1, #2
     696:	430b      	orrs	r3, r1
     698:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     69a:	6802      	ldr	r2, [r0, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     69c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     69e:	b25b      	sxtb	r3, r3
     6a0:	2b00      	cmp	r3, #0
     6a2:	dbfb      	blt.n	69c <adc_read_buffer_job+0x40>
	return STATUS_OK;
     6a4:	2400      	movs	r4, #0
     6a6:	e7df      	b.n	668 <adc_read_buffer_job+0xc>

000006a8 <adc_get_job_status>:
	Assert(module_inst);

	if (type == ADC_JOB_READ_BUFFER ) {
		return module_inst->job_status;
	} else {
		return STATUS_ERR_INVALID_ARG;
     6a8:	2317      	movs	r3, #23
	if (type == ADC_JOB_READ_BUFFER ) {
     6aa:	2900      	cmp	r1, #0
     6ac:	d001      	beq.n	6b2 <adc_get_job_status+0xa>
	}
}
     6ae:	0018      	movs	r0, r3
     6b0:	4770      	bx	lr
		return module_inst->job_status;
     6b2:	7f03      	ldrb	r3, [r0, #28]
     6b4:	b2db      	uxtb	r3, r3
     6b6:	e7fa      	b.n	6ae <adc_get_job_status+0x6>

000006b8 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
     6b8:	b570      	push	{r4, r5, r6, lr}
	struct dac_module *module = _dac_instances[instance];
     6ba:	4b27      	ldr	r3, [pc, #156]	; (758 <DAC_Handler+0xa0>)
     6bc:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
     6be:	6825      	ldr	r5, [r4, #0]
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
     6c0:	79ab      	ldrb	r3, [r5, #6]
     6c2:	07db      	lsls	r3, r3, #31
     6c4:	d507      	bpl.n	6d6 <DAC_Handler+0x1e>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
     6c6:	2301      	movs	r3, #1
     6c8:	71ab      	strb	r3, [r5, #6]
		if ((module->callback) &&
     6ca:	0023      	movs	r3, r4
     6cc:	3314      	adds	r3, #20
     6ce:	d002      	beq.n	6d6 <DAC_Handler+0x1e>
     6d0:	7c63      	ldrb	r3, [r4, #17]
     6d2:	2b00      	cmp	r3, #0
     6d4:	d131      	bne.n	73a <DAC_Handler+0x82>
	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
     6d6:	79ab      	ldrb	r3, [r5, #6]
     6d8:	079b      	lsls	r3, r3, #30
     6da:	d538      	bpl.n	74e <DAC_Handler+0x96>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     6dc:	2302      	movs	r3, #2
     6de:	71ab      	strb	r3, [r5, #6]
		if (module->remaining_conversions) {
     6e0:	89a3      	ldrh	r3, [r4, #12]
     6e2:	b29b      	uxth	r3, r3
     6e4:	2b00      	cmp	r3, #0
     6e6:	d02c      	beq.n	742 <DAC_Handler+0x8a>
				module->job_buffer[module->transferred_conversions++];
     6e8:	89e3      	ldrh	r3, [r4, #14]
     6ea:	b29b      	uxth	r3, r3
     6ec:	1c5a      	adds	r2, r3, #1
     6ee:	b292      	uxth	r2, r2
     6f0:	81e2      	strh	r2, [r4, #14]
     6f2:	005b      	lsls	r3, r3, #1
     6f4:	68a2      	ldr	r2, [r4, #8]
     6f6:	4694      	mov	ip, r2
     6f8:	4463      	add	r3, ip
     6fa:	881b      	ldrh	r3, [r3, #0]
     6fc:	b29b      	uxth	r3, r3
			dac_hw->DATABUF.reg =
     6fe:	81ab      	strh	r3, [r5, #12]
			module->remaining_conversions --;
     700:	89a3      	ldrh	r3, [r4, #12]
     702:	3b01      	subs	r3, #1
     704:	b29b      	uxth	r3, r3
     706:	81a3      	strh	r3, [r4, #12]
			if (module->remaining_conversions == 0) {
     708:	89a3      	ldrh	r3, [r4, #12]
     70a:	b29b      	uxth	r3, r3
     70c:	2b00      	cmp	r3, #0
     70e:	d118      	bne.n	742 <DAC_Handler+0x8a>
				module->job_status = STATUS_OK;
     710:	2200      	movs	r2, #0
     712:	3320      	adds	r3, #32
     714:	54e2      	strb	r2, [r4, r3]
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
     716:	3b1e      	subs	r3, #30
     718:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     71a:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     71c:	2180      	movs	r1, #128	; 0x80
     71e:	0489      	lsls	r1, r1, #18
     720:	337e      	adds	r3, #126	; 0x7e
     722:	4a0e      	ldr	r2, [pc, #56]	; (75c <DAC_Handler+0xa4>)
     724:	50d1      	str	r1, [r2, r3]
				if ((module->callback) &&
     726:	0023      	movs	r3, r4
     728:	3314      	adds	r3, #20
     72a:	d010      	beq.n	74e <DAC_Handler+0x96>
     72c:	7ca3      	ldrb	r3, [r4, #18]
     72e:	2b00      	cmp	r3, #0
     730:	d00a      	beq.n	748 <DAC_Handler+0x90>
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
     732:	2000      	movs	r0, #0
     734:	69e3      	ldr	r3, [r4, #28]
     736:	4798      	blx	r3
     738:	e006      	b.n	748 <DAC_Handler+0x90>
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
     73a:	2000      	movs	r0, #0
     73c:	69a3      	ldr	r3, [r4, #24]
     73e:	4798      	blx	r3
     740:	e7c9      	b.n	6d6 <DAC_Handler+0x1e>
		if ((module->callback) &&
     742:	0023      	movs	r3, r4
     744:	3314      	adds	r3, #20
     746:	d002      	beq.n	74e <DAC_Handler+0x96>
     748:	7c23      	ldrb	r3, [r4, #16]
     74a:	2b00      	cmp	r3, #0
     74c:	d100      	bne.n	750 <DAC_Handler+0x98>
	_dac_interrupt_handler(0);
}
     74e:	bd70      	pop	{r4, r5, r6, pc}
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
     750:	6963      	ldr	r3, [r4, #20]
     752:	2000      	movs	r0, #0
     754:	4798      	blx	r3
}
     756:	e7fa      	b.n	74e <DAC_Handler+0x96>
     758:	200052d4 	.word	0x200052d4
     75c:	e000e100 	.word	0xe000e100

00000760 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     760:	b5f0      	push	{r4, r5, r6, r7, lr}
     762:	46d6      	mov	lr, sl
     764:	464f      	mov	r7, r9
     766:	4646      	mov	r6, r8
     768:	b5c0      	push	{r6, r7, lr}
     76a:	b08a      	sub	sp, #40	; 0x28
     76c:	0006      	movs	r6, r0
     76e:	000f      	movs	r7, r1
     770:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     772:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     774:	0008      	movs	r0, r1
     776:	4ba0      	ldr	r3, [pc, #640]	; (9f8 <i2c_master_init+0x298>)
     778:	4798      	blx	r3
     77a:	4aa0      	ldr	r2, [pc, #640]	; (9fc <i2c_master_init+0x29c>)
     77c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     77e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     780:	2301      	movs	r3, #1
     782:	40ab      	lsls	r3, r5
     784:	430b      	orrs	r3, r1
     786:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     788:	a909      	add	r1, sp, #36	; 0x24
     78a:	7b23      	ldrb	r3, [r4, #12]
     78c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     78e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     790:	b2c5      	uxtb	r5, r0
     792:	0028      	movs	r0, r5
     794:	4b9a      	ldr	r3, [pc, #616]	; (a00 <i2c_master_init+0x2a0>)
     796:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     798:	0028      	movs	r0, r5
     79a:	4b9a      	ldr	r3, [pc, #616]	; (a04 <i2c_master_init+0x2a4>)
     79c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     79e:	7b20      	ldrb	r0, [r4, #12]
     7a0:	2100      	movs	r1, #0
     7a2:	4b99      	ldr	r3, [pc, #612]	; (a08 <i2c_master_init+0x2a8>)
     7a4:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     7a6:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     7a8:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     7aa:	079b      	lsls	r3, r3, #30
     7ac:	d505      	bpl.n	7ba <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     7ae:	b00a      	add	sp, #40	; 0x28
     7b0:	bc1c      	pop	{r2, r3, r4}
     7b2:	4690      	mov	r8, r2
     7b4:	4699      	mov	r9, r3
     7b6:	46a2      	mov	sl, r4
     7b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     7ba:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     7bc:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     7be:	07db      	lsls	r3, r3, #31
     7c0:	d4f5      	bmi.n	7ae <i2c_master_init+0x4e>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     7c2:	6830      	ldr	r0, [r6, #0]
     7c4:	4b8c      	ldr	r3, [pc, #560]	; (9f8 <i2c_master_init+0x298>)
     7c6:	4699      	mov	r9, r3
     7c8:	4798      	blx	r3
     7ca:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     7cc:	498f      	ldr	r1, [pc, #572]	; (a0c <i2c_master_init+0x2ac>)
     7ce:	4b90      	ldr	r3, [pc, #576]	; (a10 <i2c_master_init+0x2b0>)
     7d0:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     7d2:	00ad      	lsls	r5, r5, #2
     7d4:	4b8f      	ldr	r3, [pc, #572]	; (a14 <i2c_master_init+0x2b4>)
     7d6:	50ee      	str	r6, [r5, r3]
	module->registered_callback = 0;
     7d8:	2300      	movs	r3, #0
     7da:	7633      	strb	r3, [r6, #24]
	module->enabled_callback = 0;
     7dc:	7673      	strb	r3, [r6, #25]
	module->buffer_length = 0;
     7de:	2500      	movs	r5, #0
     7e0:	8373      	strh	r3, [r6, #26]
	module->buffer_remaining = 0;
     7e2:	83b3      	strh	r3, [r6, #28]
	module->status = STATUS_OK;
     7e4:	2225      	movs	r2, #37	; 0x25
     7e6:	54b5      	strb	r5, [r6, r2]
	module->buffer = NULL;
     7e8:	6233      	str	r3, [r6, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     7ea:	3314      	adds	r3, #20
     7ec:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7ee:	6833      	ldr	r3, [r6, #0]
     7f0:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     7f2:	0018      	movs	r0, r3
     7f4:	47c8      	blx	r9
     7f6:	4681      	mov	r9, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     7f8:	2380      	movs	r3, #128	; 0x80
     7fa:	aa08      	add	r2, sp, #32
     7fc:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     7fe:	7055      	strb	r5, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     800:	2301      	movs	r3, #1
     802:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     804:	70d5      	strb	r5, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     806:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     808:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     80a:	2800      	cmp	r0, #0
     80c:	d100      	bne.n	810 <i2c_master_init+0xb0>
     80e:	e0af      	b.n	970 <i2c_master_init+0x210>
	pin_conf.mux_position = pad0 & 0xFFFF;
     810:	ab08      	add	r3, sp, #32
     812:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     814:	2302      	movs	r3, #2
     816:	aa08      	add	r2, sp, #32
     818:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     81a:	0c00      	lsrs	r0, r0, #16
     81c:	b2c0      	uxtb	r0, r0
     81e:	0011      	movs	r1, r2
     820:	4b7d      	ldr	r3, [pc, #500]	; (a18 <i2c_master_init+0x2b8>)
     822:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     824:	2f00      	cmp	r7, #0
     826:	d100      	bne.n	82a <i2c_master_init+0xca>
     828:	e0a7      	b.n	97a <i2c_master_init+0x21a>
	pin_conf.mux_position = pad1 & 0xFFFF;
     82a:	ab08      	add	r3, sp, #32
     82c:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     82e:	2302      	movs	r3, #2
     830:	aa08      	add	r2, sp, #32
     832:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     834:	0c3f      	lsrs	r7, r7, #16
     836:	b2f8      	uxtb	r0, r7
     838:	0011      	movs	r1, r2
     83a:	4b77      	ldr	r3, [pc, #476]	; (a18 <i2c_master_init+0x2b8>)
     83c:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     83e:	8aa3      	ldrh	r3, [r4, #20]
     840:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     842:	8ae3      	ldrh	r3, [r4, #22]
     844:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     846:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     848:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     84a:	2b00      	cmp	r3, #0
     84c:	d104      	bne.n	858 <i2c_master_init+0xf8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     84e:	4b73      	ldr	r3, [pc, #460]	; (a1c <i2c_master_init+0x2bc>)
     850:	789b      	ldrb	r3, [r3, #2]
     852:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     854:	0fdb      	lsrs	r3, r3, #31
     856:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     858:	68a1      	ldr	r1, [r4, #8]
     85a:	6923      	ldr	r3, [r4, #16]
     85c:	430b      	orrs	r3, r1
     85e:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     860:	2224      	movs	r2, #36	; 0x24
     862:	5ca2      	ldrb	r2, [r4, r2]
     864:	2a00      	cmp	r2, #0
     866:	d002      	beq.n	86e <i2c_master_init+0x10e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     868:	2280      	movs	r2, #128	; 0x80
     86a:	05d2      	lsls	r2, r2, #23
     86c:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     86e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     870:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     872:	222c      	movs	r2, #44	; 0x2c
     874:	5ca2      	ldrb	r2, [r4, r2]
     876:	2a00      	cmp	r2, #0
     878:	d103      	bne.n	882 <i2c_master_init+0x122>
     87a:	2280      	movs	r2, #128	; 0x80
     87c:	0492      	lsls	r2, r2, #18
     87e:	4291      	cmp	r1, r2
     880:	d102      	bne.n	888 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     882:	2280      	movs	r2, #128	; 0x80
     884:	0512      	lsls	r2, r2, #20
     886:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     888:	222d      	movs	r2, #45	; 0x2d
     88a:	5ca2      	ldrb	r2, [r4, r2]
     88c:	2a00      	cmp	r2, #0
     88e:	d002      	beq.n	896 <i2c_master_init+0x136>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     890:	2280      	movs	r2, #128	; 0x80
     892:	0412      	lsls	r2, r2, #16
     894:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     896:	222e      	movs	r2, #46	; 0x2e
     898:	5ca2      	ldrb	r2, [r4, r2]
     89a:	2a00      	cmp	r2, #0
     89c:	d002      	beq.n	8a4 <i2c_master_init+0x144>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     89e:	2280      	movs	r2, #128	; 0x80
     8a0:	03d2      	lsls	r2, r2, #15
     8a2:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     8a4:	4642      	mov	r2, r8
     8a6:	6812      	ldr	r2, [r2, #0]
     8a8:	4313      	orrs	r3, r2
     8aa:	4642      	mov	r2, r8
     8ac:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     8ae:	2380      	movs	r3, #128	; 0x80
     8b0:	005b      	lsls	r3, r3, #1
     8b2:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     8b4:	4648      	mov	r0, r9
     8b6:	3014      	adds	r0, #20
     8b8:	b2c0      	uxtb	r0, r0
     8ba:	4b59      	ldr	r3, [pc, #356]	; (a20 <i2c_master_init+0x2c0>)
     8bc:	4798      	blx	r3
     8be:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     8c0:	23fa      	movs	r3, #250	; 0xfa
     8c2:	009b      	lsls	r3, r3, #2
     8c4:	6822      	ldr	r2, [r4, #0]
     8c6:	435a      	muls	r2, r3
     8c8:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     8ca:	6863      	ldr	r3, [r4, #4]
     8cc:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     8ce:	4d55      	ldr	r5, [pc, #340]	; (a24 <i2c_master_init+0x2c4>)
     8d0:	47a8      	blx	r5
     8d2:	9000      	str	r0, [sp, #0]
     8d4:	9101      	str	r1, [sp, #4]
     8d6:	464b      	mov	r3, r9
     8d8:	0058      	lsls	r0, r3, #1
     8da:	47a8      	blx	r5
     8dc:	9002      	str	r0, [sp, #8]
     8de:	9103      	str	r1, [sp, #12]
     8e0:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     8e2:	47a8      	blx	r5
     8e4:	9004      	str	r0, [sp, #16]
     8e6:	9105      	str	r1, [sp, #20]
     8e8:	4f4f      	ldr	r7, [pc, #316]	; (a28 <i2c_master_init+0x2c8>)
     8ea:	4a50      	ldr	r2, [pc, #320]	; (a2c <i2c_master_init+0x2cc>)
     8ec:	4b50      	ldr	r3, [pc, #320]	; (a30 <i2c_master_init+0x2d0>)
     8ee:	9800      	ldr	r0, [sp, #0]
     8f0:	9901      	ldr	r1, [sp, #4]
     8f2:	47b8      	blx	r7
     8f4:	0002      	movs	r2, r0
     8f6:	000b      	movs	r3, r1
     8f8:	9804      	ldr	r0, [sp, #16]
     8fa:	9905      	ldr	r1, [sp, #20]
     8fc:	47b8      	blx	r7
     8fe:	4e4d      	ldr	r6, [pc, #308]	; (a34 <i2c_master_init+0x2d4>)
     900:	2200      	movs	r2, #0
     902:	4b4d      	ldr	r3, [pc, #308]	; (a38 <i2c_master_init+0x2d8>)
     904:	47b0      	blx	r6
     906:	9004      	str	r0, [sp, #16]
     908:	9105      	str	r1, [sp, #20]
     90a:	4648      	mov	r0, r9
     90c:	47a8      	blx	r5
     90e:	0002      	movs	r2, r0
     910:	000b      	movs	r3, r1
     912:	9804      	ldr	r0, [sp, #16]
     914:	9905      	ldr	r1, [sp, #20]
     916:	47b8      	blx	r7
     918:	0002      	movs	r2, r0
     91a:	000b      	movs	r3, r1
     91c:	4d47      	ldr	r5, [pc, #284]	; (a3c <i2c_master_init+0x2dc>)
     91e:	9800      	ldr	r0, [sp, #0]
     920:	9901      	ldr	r1, [sp, #4]
     922:	47a8      	blx	r5
     924:	9a02      	ldr	r2, [sp, #8]
     926:	9b03      	ldr	r3, [sp, #12]
     928:	47b0      	blx	r6
     92a:	2200      	movs	r2, #0
     92c:	4b44      	ldr	r3, [pc, #272]	; (a40 <i2c_master_init+0x2e0>)
     92e:	47a8      	blx	r5
     930:	9a02      	ldr	r2, [sp, #8]
     932:	9b03      	ldr	r3, [sp, #12]
     934:	4d43      	ldr	r5, [pc, #268]	; (a44 <i2c_master_init+0x2e4>)
     936:	47a8      	blx	r5
     938:	4b43      	ldr	r3, [pc, #268]	; (a48 <i2c_master_init+0x2e8>)
     93a:	4798      	blx	r3
     93c:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     93e:	2380      	movs	r3, #128	; 0x80
     940:	049b      	lsls	r3, r3, #18
     942:	68a2      	ldr	r2, [r4, #8]
     944:	429a      	cmp	r2, r3
     946:	d01e      	beq.n	986 <i2c_master_init+0x226>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     948:	0003      	movs	r3, r0
     94a:	2040      	movs	r0, #64	; 0x40
     94c:	2dff      	cmp	r5, #255	; 0xff
     94e:	d900      	bls.n	952 <i2c_master_init+0x1f2>
     950:	e72d      	b.n	7ae <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     952:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     954:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     956:	25ff      	movs	r5, #255	; 0xff
     958:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     95a:	0624      	lsls	r4, r4, #24
     95c:	4325      	orrs	r5, r4
     95e:	0400      	lsls	r0, r0, #16
     960:	23ff      	movs	r3, #255	; 0xff
     962:	041b      	lsls	r3, r3, #16
     964:	4018      	ands	r0, r3
     966:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     968:	4643      	mov	r3, r8
     96a:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     96c:	2000      	movs	r0, #0
     96e:	e71e      	b.n	7ae <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     970:	2100      	movs	r1, #0
     972:	4640      	mov	r0, r8
     974:	4b35      	ldr	r3, [pc, #212]	; (a4c <i2c_master_init+0x2ec>)
     976:	4798      	blx	r3
     978:	e74a      	b.n	810 <i2c_master_init+0xb0>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     97a:	2101      	movs	r1, #1
     97c:	4640      	mov	r0, r8
     97e:	4b33      	ldr	r3, [pc, #204]	; (a4c <i2c_master_init+0x2ec>)
     980:	4798      	blx	r3
     982:	0007      	movs	r7, r0
     984:	e751      	b.n	82a <i2c_master_init+0xca>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     986:	26fa      	movs	r6, #250	; 0xfa
     988:	00b6      	lsls	r6, r6, #2
     98a:	4653      	mov	r3, sl
     98c:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     98e:	9800      	ldr	r0, [sp, #0]
     990:	9901      	ldr	r1, [sp, #4]
     992:	0002      	movs	r2, r0
     994:	000b      	movs	r3, r1
     996:	4c27      	ldr	r4, [pc, #156]	; (a34 <i2c_master_init+0x2d4>)
     998:	47a0      	blx	r4
     99a:	9000      	str	r0, [sp, #0]
     99c:	9101      	str	r1, [sp, #4]
     99e:	0030      	movs	r0, r6
     9a0:	4b20      	ldr	r3, [pc, #128]	; (a24 <i2c_master_init+0x2c4>)
     9a2:	4798      	blx	r3
     9a4:	2200      	movs	r2, #0
     9a6:	4b2a      	ldr	r3, [pc, #168]	; (a50 <i2c_master_init+0x2f0>)
     9a8:	47b8      	blx	r7
     9aa:	0002      	movs	r2, r0
     9ac:	000b      	movs	r3, r1
     9ae:	9800      	ldr	r0, [sp, #0]
     9b0:	9901      	ldr	r1, [sp, #4]
     9b2:	4c24      	ldr	r4, [pc, #144]	; (a44 <i2c_master_init+0x2e4>)
     9b4:	47a0      	blx	r4
     9b6:	2200      	movs	r2, #0
     9b8:	4b21      	ldr	r3, [pc, #132]	; (a40 <i2c_master_init+0x2e0>)
     9ba:	4c20      	ldr	r4, [pc, #128]	; (a3c <i2c_master_init+0x2dc>)
     9bc:	47a0      	blx	r4
     9be:	4b22      	ldr	r3, [pc, #136]	; (a48 <i2c_master_init+0x2e8>)
     9c0:	4798      	blx	r3
     9c2:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     9c4:	d00c      	beq.n	9e0 <i2c_master_init+0x280>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     9c6:	0031      	movs	r1, r6
     9c8:	9807      	ldr	r0, [sp, #28]
     9ca:	4b22      	ldr	r3, [pc, #136]	; (a54 <i2c_master_init+0x2f4>)
     9cc:	4798      	blx	r3
     9ce:	3802      	subs	r0, #2
     9d0:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     9d2:	002b      	movs	r3, r5
     9d4:	2dff      	cmp	r5, #255	; 0xff
     9d6:	d80c      	bhi.n	9f2 <i2c_master_init+0x292>
     9d8:	28ff      	cmp	r0, #255	; 0xff
     9da:	d9bc      	bls.n	956 <i2c_master_init+0x1f6>
     9dc:	2040      	movs	r0, #64	; 0x40
     9de:	e6e6      	b.n	7ae <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     9e0:	0071      	lsls	r1, r6, #1
     9e2:	1e48      	subs	r0, r1, #1
     9e4:	9b07      	ldr	r3, [sp, #28]
     9e6:	469c      	mov	ip, r3
     9e8:	4460      	add	r0, ip
     9ea:	4b1a      	ldr	r3, [pc, #104]	; (a54 <i2c_master_init+0x2f4>)
     9ec:	4798      	blx	r3
     9ee:	3801      	subs	r0, #1
     9f0:	e7ef      	b.n	9d2 <i2c_master_init+0x272>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     9f2:	2040      	movs	r0, #64	; 0x40
     9f4:	e6db      	b.n	7ae <i2c_master_init+0x4e>
     9f6:	46c0      	nop			; (mov r8, r8)
     9f8:	00003bf1 	.word	0x00003bf1
     9fc:	40000400 	.word	0x40000400
     a00:	000046b5 	.word	0x000046b5
     a04:	00004629 	.word	0x00004629
     a08:	00003a2d 	.word	0x00003a2d
     a0c:	00000d35 	.word	0x00000d35
     a10:	00003c2d 	.word	0x00003c2d
     a14:	2000531c 	.word	0x2000531c
     a18:	000047dd 	.word	0x000047dd
     a1c:	41002000 	.word	0x41002000
     a20:	00004701 	.word	0x00004701
     a24:	00007469 	.word	0x00007469
     a28:	00006851 	.word	0x00006851
     a2c:	e826d695 	.word	0xe826d695
     a30:	3e112e0b 	.word	0x3e112e0b
     a34:	000059c9 	.word	0x000059c9
     a38:	40240000 	.word	0x40240000
     a3c:	00006d51 	.word	0x00006d51
     a40:	3ff00000 	.word	0x3ff00000
     a44:	00005fe9 	.word	0x00005fe9
     a48:	0000737d 	.word	0x0000737d
     a4c:	00003a79 	.word	0x00003a79
     a50:	40080000 	.word	0x40080000
     a54:	000049d9 	.word	0x000049d9

00000a58 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a58:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     a5a:	7e1a      	ldrb	r2, [r3, #24]
     a5c:	0792      	lsls	r2, r2, #30
     a5e:	d507      	bpl.n	a70 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     a60:	2202      	movs	r2, #2
     a62:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     a64:	8b5b      	ldrh	r3, [r3, #26]
     a66:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     a68:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     a6a:	17db      	asrs	r3, r3, #31
     a6c:	4018      	ands	r0, r3
}
     a6e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a70:	8b5a      	ldrh	r2, [r3, #26]
     a72:	0752      	lsls	r2, r2, #29
     a74:	d506      	bpl.n	a84 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a76:	6859      	ldr	r1, [r3, #4]
     a78:	22c0      	movs	r2, #192	; 0xc0
     a7a:	0292      	lsls	r2, r2, #10
     a7c:	430a      	orrs	r2, r1
     a7e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     a80:	2018      	movs	r0, #24
     a82:	e7f4      	b.n	a6e <_i2c_master_address_response+0x16>
	return STATUS_OK;
     a84:	2000      	movs	r0, #0
     a86:	e7f2      	b.n	a6e <_i2c_master_address_response+0x16>

00000a88 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     a88:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a8a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     a8c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     a8e:	2401      	movs	r4, #1
     a90:	2502      	movs	r5, #2
     a92:	7e11      	ldrb	r1, [r2, #24]
     a94:	4221      	tst	r1, r4
     a96:	d10b      	bne.n	ab0 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     a98:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     a9a:	4229      	tst	r1, r5
     a9c:	d106      	bne.n	aac <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     a9e:	3301      	adds	r3, #1
     aa0:	b29b      	uxth	r3, r3
     aa2:	8901      	ldrh	r1, [r0, #8]
     aa4:	4299      	cmp	r1, r3
     aa6:	d8f4      	bhi.n	a92 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     aa8:	2012      	movs	r0, #18
     aaa:	e002      	b.n	ab2 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     aac:	2000      	movs	r0, #0
     aae:	e000      	b.n	ab2 <_i2c_master_wait_for_bus+0x2a>
     ab0:	2000      	movs	r0, #0
}
     ab2:	bd30      	pop	{r4, r5, pc}

00000ab4 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     ab4:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ab6:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     ab8:	6862      	ldr	r2, [r4, #4]
     aba:	2380      	movs	r3, #128	; 0x80
     abc:	02db      	lsls	r3, r3, #11
     abe:	4313      	orrs	r3, r2
     ac0:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     ac2:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     ac4:	4b02      	ldr	r3, [pc, #8]	; (ad0 <_i2c_master_send_hs_master_code+0x1c>)
     ac6:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     ac8:	2301      	movs	r3, #1
     aca:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     acc:	bd10      	pop	{r4, pc}
     ace:	46c0      	nop			; (mov r8, r8)
     ad0:	00000a89 	.word	0x00000a89

00000ad4 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     ad4:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     ad6:	2207      	movs	r2, #7
     ad8:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     ada:	421a      	tst	r2, r3
     adc:	d1fc      	bne.n	ad8 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     ade:	4770      	bx	lr

00000ae0 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     ae0:	b570      	push	{r4, r5, r6, lr}
     ae2:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     ae4:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     ae6:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     ae8:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     aea:	8b83      	ldrh	r3, [r0, #28]
     aec:	1aed      	subs	r5, r5, r3
     aee:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     af0:	8b83      	ldrh	r3, [r0, #28]
     af2:	3b01      	subs	r3, #1
     af4:	b29b      	uxth	r3, r3
     af6:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     af8:	0113      	lsls	r3, r2, #4
     afa:	d51d      	bpl.n	b38 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     afc:	7ac3      	ldrb	r3, [r0, #11]
     afe:	2b00      	cmp	r3, #0
     b00:	d003      	beq.n	b0a <_i2c_master_read+0x2a>
     b02:	8b83      	ldrh	r3, [r0, #28]
     b04:	b29b      	uxth	r3, r3
     b06:	2b01      	cmp	r3, #1
     b08:	d010      	beq.n	b2c <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     b0a:	8ba3      	ldrh	r3, [r4, #28]
     b0c:	b29b      	uxth	r3, r3
     b0e:	2b00      	cmp	r3, #0
     b10:	d102      	bne.n	b18 <_i2c_master_read+0x38>
		if (module->send_stop) {
     b12:	7aa3      	ldrb	r3, [r4, #10]
     b14:	2b00      	cmp	r3, #0
     b16:	d11c      	bne.n	b52 <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     b18:	0020      	movs	r0, r4
     b1a:	4b12      	ldr	r3, [pc, #72]	; (b64 <_i2c_master_read+0x84>)
     b1c:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     b1e:	6a23      	ldr	r3, [r4, #32]
     b20:	195d      	adds	r5, r3, r5
     b22:	2328      	movs	r3, #40	; 0x28
     b24:	5cf3      	ldrb	r3, [r6, r3]
     b26:	b2db      	uxtb	r3, r3
     b28:	702b      	strb	r3, [r5, #0]
}
     b2a:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     b2c:	6872      	ldr	r2, [r6, #4]
     b2e:	2380      	movs	r3, #128	; 0x80
     b30:	02db      	lsls	r3, r3, #11
     b32:	4313      	orrs	r3, r2
     b34:	6073      	str	r3, [r6, #4]
     b36:	e7e8      	b.n	b0a <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     b38:	7ac3      	ldrb	r3, [r0, #11]
     b3a:	2b00      	cmp	r3, #0
     b3c:	d0e5      	beq.n	b0a <_i2c_master_read+0x2a>
     b3e:	8b83      	ldrh	r3, [r0, #28]
     b40:	b29b      	uxth	r3, r3
     b42:	2b00      	cmp	r3, #0
     b44:	d1e1      	bne.n	b0a <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     b46:	6872      	ldr	r2, [r6, #4]
     b48:	2380      	movs	r3, #128	; 0x80
     b4a:	02db      	lsls	r3, r3, #11
     b4c:	4313      	orrs	r3, r2
     b4e:	6073      	str	r3, [r6, #4]
     b50:	e7db      	b.n	b0a <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     b52:	0020      	movs	r0, r4
     b54:	4b03      	ldr	r3, [pc, #12]	; (b64 <_i2c_master_read+0x84>)
     b56:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     b58:	6872      	ldr	r2, [r6, #4]
     b5a:	23c0      	movs	r3, #192	; 0xc0
     b5c:	029b      	lsls	r3, r3, #10
     b5e:	4313      	orrs	r3, r2
     b60:	6073      	str	r3, [r6, #4]
     b62:	e7d9      	b.n	b18 <_i2c_master_read+0x38>
     b64:	00000ad5 	.word	0x00000ad5

00000b68 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     b68:	b570      	push	{r4, r5, r6, lr}
     b6a:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b6c:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     b6e:	8b6b      	ldrh	r3, [r5, #26]
     b70:	075b      	lsls	r3, r3, #29
     b72:	d503      	bpl.n	b7c <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     b74:	221e      	movs	r2, #30
     b76:	2325      	movs	r3, #37	; 0x25
     b78:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     b7a:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     b7c:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     b7e:	8b83      	ldrh	r3, [r0, #28]
     b80:	1af6      	subs	r6, r6, r3
     b82:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     b84:	8b83      	ldrh	r3, [r0, #28]
     b86:	3b01      	subs	r3, #1
     b88:	b29b      	uxth	r3, r3
     b8a:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     b8c:	4b04      	ldr	r3, [pc, #16]	; (ba0 <_i2c_master_write+0x38>)
     b8e:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     b90:	6a23      	ldr	r3, [r4, #32]
     b92:	199e      	adds	r6, r3, r6
     b94:	7833      	ldrb	r3, [r6, #0]
     b96:	b2db      	uxtb	r3, r3
     b98:	2228      	movs	r2, #40	; 0x28
     b9a:	54ab      	strb	r3, [r5, r2]
     b9c:	e7ed      	b.n	b7a <_i2c_master_write+0x12>
     b9e:	46c0      	nop			; (mov r8, r8)
     ba0:	00000ad5 	.word	0x00000ad5

00000ba4 <_i2c_master_write_packet>:
 * \retval STATUS_BUSY If module is currently busy with another transfer
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     ba4:	b570      	push	{r4, r5, r6, lr}
     ba6:	0005      	movs	r5, r0
     ba8:	000c      	movs	r4, r1
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     baa:	6806      	ldr	r6, [r0, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
     bac:	7a4b      	ldrb	r3, [r1, #9]
     bae:	2b00      	cmp	r3, #0
     bb0:	d11a      	bne.n	be8 <_i2c_master_write_packet+0x44>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     bb2:	6873      	ldr	r3, [r6, #4]
     bb4:	4a13      	ldr	r2, [pc, #76]	; (c04 <_i2c_master_write_packet+0x60>)
     bb6:	4013      	ands	r3, r2
     bb8:	6073      	str	r3, [r6, #4]

	/* Save packet to software module */
	module->buffer             = packet->data;
     bba:	6863      	ldr	r3, [r4, #4]
     bbc:	622b      	str	r3, [r5, #32]
	module->buffer_remaining   = packet->data_length;
     bbe:	8863      	ldrh	r3, [r4, #2]
     bc0:	83ab      	strh	r3, [r5, #28]
	module->transfer_direction = I2C_TRANSFER_WRITE;
     bc2:	2200      	movs	r2, #0
     bc4:	2324      	movs	r3, #36	; 0x24
     bc6:	54ea      	strb	r2, [r5, r3]
	module->status             = STATUS_BUSY;
     bc8:	3205      	adds	r2, #5
     bca:	3301      	adds	r3, #1
     bcc:	54ea      	strb	r2, [r5, r3]

	/* Enable interrupts */
	i2c_module->INTENSET.reg =
     bce:	3b22      	subs	r3, #34	; 0x22
     bd0:	75b3      	strb	r3, [r6, #22]
			SERCOM_I2CM_INTENSET_MB | SERCOM_I2CM_INTENSET_SB;

	/* Set address and direction bit, will send start command on bus */
	if (packet->ten_bit_address) {
     bd2:	7a23      	ldrb	r3, [r4, #8]
     bd4:	2b00      	cmp	r3, #0
     bd6:	d10b      	bne.n	bf0 <_i2c_master_write_packet+0x4c>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bd8:	8823      	ldrh	r3, [r4, #0]
     bda:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     bdc:	7a62      	ldrb	r2, [r4, #9]
     bde:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     be0:	4313      	orrs	r3, r2
     be2:	6273      	str	r3, [r6, #36]	; 0x24
	}

	return STATUS_OK;
}
     be4:	2000      	movs	r0, #0
     be6:	bd70      	pop	{r4, r5, r6, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     be8:	7a89      	ldrb	r1, [r1, #10]
     bea:	4b07      	ldr	r3, [pc, #28]	; (c08 <_i2c_master_write_packet+0x64>)
     bec:	4798      	blx	r3
     bee:	e7e0      	b.n	bb2 <_i2c_master_write_packet+0xe>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bf0:	8823      	ldrh	r3, [r4, #0]
     bf2:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     bf4:	7a62      	ldrb	r2, [r4, #9]
     bf6:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     bf8:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     bfa:	2280      	movs	r2, #128	; 0x80
     bfc:	0212      	lsls	r2, r2, #8
     bfe:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     c00:	6273      	str	r3, [r6, #36]	; 0x24
     c02:	e7ef      	b.n	be4 <_i2c_master_write_packet+0x40>
     c04:	fffbffff 	.word	0xfffbffff
     c08:	00000ab5 	.word	0x00000ab5

00000c0c <_i2c_master_read_packet>:
{
     c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     c0e:	0005      	movs	r5, r0
     c10:	000c      	movs	r4, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c12:	6806      	ldr	r6, [r0, #0]
	module->buffer             = packet->data;
     c14:	684b      	ldr	r3, [r1, #4]
     c16:	6203      	str	r3, [r0, #32]
	module->buffer_remaining   = packet->data_length;
     c18:	884b      	ldrh	r3, [r1, #2]
     c1a:	8383      	strh	r3, [r0, #28]
	module->transfer_direction = I2C_TRANSFER_READ;
     c1c:	2201      	movs	r2, #1
     c1e:	2324      	movs	r3, #36	; 0x24
     c20:	54c2      	strb	r2, [r0, r3]
	module->status             = STATUS_BUSY;
     c22:	3204      	adds	r2, #4
     c24:	3301      	adds	r3, #1
     c26:	54c2      	strb	r2, [r0, r3]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     c28:	6837      	ldr	r7, [r6, #0]
     c2a:	013f      	lsls	r7, r7, #4
     c2c:	0fff      	lsrs	r7, r7, #31
	if (packet->high_speed) {
     c2e:	7a4b      	ldrb	r3, [r1, #9]
     c30:	2b00      	cmp	r3, #0
     c32:	d117      	bne.n	c64 <_i2c_master_read_packet+0x58>
	if ((sclsm_flag) && (packet->data_length == 1)) {
     c34:	2f00      	cmp	r7, #0
     c36:	d002      	beq.n	c3e <_i2c_master_read_packet+0x32>
     c38:	8863      	ldrh	r3, [r4, #2]
     c3a:	2b01      	cmp	r3, #1
     c3c:	d016      	beq.n	c6c <_i2c_master_read_packet+0x60>
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     c3e:	6873      	ldr	r3, [r6, #4]
     c40:	4a20      	ldr	r2, [pc, #128]	; (cc4 <_i2c_master_read_packet+0xb8>)
     c42:	4013      	ands	r3, r2
     c44:	6073      	str	r3, [r6, #4]
	if (packet->ten_bit_address) {
     c46:	7a23      	ldrb	r3, [r4, #8]
     c48:	2b00      	cmp	r3, #0
     c4a:	d115      	bne.n	c78 <_i2c_master_read_packet+0x6c>
		i2c_module->INTENSET.reg =
     c4c:	2303      	movs	r3, #3
     c4e:	75b3      	strb	r3, [r6, #22]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     c50:	8823      	ldrh	r3, [r4, #0]
     c52:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     c54:	7a62      	ldrb	r2, [r4, #9]
     c56:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     c58:	4313      	orrs	r3, r2
     c5a:	2201      	movs	r2, #1
     c5c:	4313      	orrs	r3, r2
     c5e:	6273      	str	r3, [r6, #36]	; 0x24
	return STATUS_OK;
     c60:	2000      	movs	r0, #0
}
     c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     c64:	7a89      	ldrb	r1, [r1, #10]
     c66:	4b18      	ldr	r3, [pc, #96]	; (cc8 <_i2c_master_read_packet+0xbc>)
     c68:	4798      	blx	r3
     c6a:	e7e3      	b.n	c34 <_i2c_master_read_packet+0x28>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c6c:	6872      	ldr	r2, [r6, #4]
     c6e:	2380      	movs	r3, #128	; 0x80
     c70:	02db      	lsls	r3, r3, #11
     c72:	4313      	orrs	r3, r2
     c74:	6073      	str	r3, [r6, #4]
     c76:	e7e6      	b.n	c46 <_i2c_master_read_packet+0x3a>
		i2c_module->ADDR.reg = (packet->address << 1) |
     c78:	8823      	ldrh	r3, [r4, #0]
     c7a:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     c7c:	7a62      	ldrb	r2, [r4, #9]
     c7e:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     c80:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     c82:	2280      	movs	r2, #128	; 0x80
     c84:	0212      	lsls	r2, r2, #8
     c86:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     c88:	6273      	str	r3, [r6, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     c8a:	0028      	movs	r0, r5
     c8c:	4b0f      	ldr	r3, [pc, #60]	; (ccc <_i2c_master_read_packet+0xc0>)
     c8e:	4798      	blx	r3
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     c90:	6873      	ldr	r3, [r6, #4]
     c92:	4a0c      	ldr	r2, [pc, #48]	; (cc4 <_i2c_master_read_packet+0xb8>)
     c94:	4013      	ands	r3, r2
     c96:	6073      	str	r3, [r6, #4]
		if (tmp_status == STATUS_OK) {
     c98:	2800      	cmp	r0, #0
     c9a:	d1e2      	bne.n	c62 <_i2c_master_read_packet+0x56>
			tmp_status = _i2c_master_address_response(module);
     c9c:	0028      	movs	r0, r5
     c9e:	4b0c      	ldr	r3, [pc, #48]	; (cd0 <_i2c_master_read_packet+0xc4>)
     ca0:	4798      	blx	r3
		if (tmp_status == STATUS_OK) {
     ca2:	2800      	cmp	r0, #0
     ca4:	d1dd      	bne.n	c62 <_i2c_master_read_packet+0x56>
			i2c_module->INTENSET.reg =
     ca6:	2303      	movs	r3, #3
     ca8:	75b3      	strb	r3, [r6, #22]
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     caa:	8823      	ldrh	r3, [r4, #0]
     cac:	0a1b      	lsrs	r3, r3, #8
     cae:	2278      	movs	r2, #120	; 0x78
     cb0:	4313      	orrs	r3, r2
     cb2:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     cb4:	7a62      	ldrb	r2, [r4, #9]
     cb6:	0392      	lsls	r2, r2, #14
     cb8:	2101      	movs	r1, #1
     cba:	430a      	orrs	r2, r1
     cbc:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     cbe:	6273      	str	r3, [r6, #36]	; 0x24
     cc0:	e7cf      	b.n	c62 <_i2c_master_read_packet+0x56>
     cc2:	46c0      	nop			; (mov r8, r8)
     cc4:	fffbffff 	.word	0xfffbffff
     cc8:	00000ab5 	.word	0x00000ab5
     ccc:	00000a89 	.word	0x00000a89
     cd0:	00000a59 	.word	0x00000a59

00000cd4 <i2c_master_register_callback>:
	module->callbacks[callback_type] = callback;
     cd4:	1c93      	adds	r3, r2, #2
     cd6:	009b      	lsls	r3, r3, #2
     cd8:	18c3      	adds	r3, r0, r3
     cda:	6059      	str	r1, [r3, #4]
	module->registered_callback |= (1 << callback_type);
     cdc:	7e03      	ldrb	r3, [r0, #24]
     cde:	2101      	movs	r1, #1
     ce0:	4091      	lsls	r1, r2
     ce2:	430b      	orrs	r3, r1
     ce4:	b2db      	uxtb	r3, r3
     ce6:	7603      	strb	r3, [r0, #24]
}
     ce8:	4770      	bx	lr
	...

00000cec <i2c_master_read_packet_job>:
{
     cec:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     cee:	8b83      	ldrh	r3, [r0, #28]
     cf0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     cf2:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     cf4:	2b00      	cmp	r3, #0
     cf6:	d001      	beq.n	cfc <i2c_master_read_packet_job+0x10>
}
     cf8:	0010      	movs	r0, r2
     cfa:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     cfc:	3301      	adds	r3, #1
     cfe:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     d00:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     d02:	4b02      	ldr	r3, [pc, #8]	; (d0c <i2c_master_read_packet_job+0x20>)
     d04:	4798      	blx	r3
     d06:	0002      	movs	r2, r0
     d08:	e7f6      	b.n	cf8 <i2c_master_read_packet_job+0xc>
     d0a:	46c0      	nop			; (mov r8, r8)
     d0c:	00000c0d 	.word	0x00000c0d

00000d10 <i2c_master_write_packet_job>:
 * \retval STATUS_BUSY  If module is currently busy with another transfer
 */
enum status_code i2c_master_write_packet_job(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     d10:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	/* Check if the I2C module is busy with another job. */
	if (module->buffer_remaining > 0) {
     d12:	8b83      	ldrh	r3, [r0, #28]
     d14:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     d16:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     d18:	2b00      	cmp	r3, #0
     d1a:	d001      	beq.n	d20 <i2c_master_write_packet_job+0x10>
	/* Make sure we send STOP at end*/
	module->send_stop = true;
	module->send_nack = true;
	/* Start write operation */
	return _i2c_master_write_packet(module, packet);
}
     d1c:	0010      	movs	r0, r2
     d1e:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     d20:	3301      	adds	r3, #1
     d22:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     d24:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     d26:	4b02      	ldr	r3, [pc, #8]	; (d30 <i2c_master_write_packet_job+0x20>)
     d28:	4798      	blx	r3
     d2a:	0002      	movs	r2, r0
     d2c:	e7f6      	b.n	d1c <i2c_master_write_packet_job+0xc>
     d2e:	46c0      	nop			; (mov r8, r8)
     d30:	00000ba5 	.word	0x00000ba5

00000d34 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     d34:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     d36:	0080      	lsls	r0, r0, #2
     d38:	4b75      	ldr	r3, [pc, #468]	; (f10 <_i2c_master_interrupt_handler+0x1dc>)
     d3a:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d3c:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     d3e:	682b      	ldr	r3, [r5, #0]
     d40:	011b      	lsls	r3, r3, #4
     d42:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     d44:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     d46:	7e26      	ldrb	r6, [r4, #24]
     d48:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     d4a:	8b63      	ldrh	r3, [r4, #26]
     d4c:	b29b      	uxth	r3, r3
     d4e:	2b00      	cmp	r3, #0
     d50:	d103      	bne.n	d5a <_i2c_master_interrupt_handler+0x26>
     d52:	8ba3      	ldrh	r3, [r4, #28]
     d54:	b29b      	uxth	r3, r3
     d56:	2b00      	cmp	r3, #0
     d58:	d123      	bne.n	da2 <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     d5a:	8b63      	ldrh	r3, [r4, #26]
     d5c:	b29b      	uxth	r3, r3
     d5e:	2b00      	cmp	r3, #0
     d60:	d008      	beq.n	d74 <_i2c_master_interrupt_handler+0x40>
     d62:	8ba3      	ldrh	r3, [r4, #28]
     d64:	b29b      	uxth	r3, r3
     d66:	2b00      	cmp	r3, #0
     d68:	d104      	bne.n	d74 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     d6a:	3325      	adds	r3, #37	; 0x25
     d6c:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     d6e:	2b05      	cmp	r3, #5
     d70:	d100      	bne.n	d74 <_i2c_master_interrupt_handler+0x40>
     d72:	e06d      	b.n	e50 <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     d74:	8b63      	ldrh	r3, [r4, #26]
     d76:	b29b      	uxth	r3, r3
     d78:	2b00      	cmp	r3, #0
     d7a:	d024      	beq.n	dc6 <_i2c_master_interrupt_handler+0x92>
     d7c:	8ba3      	ldrh	r3, [r4, #28]
     d7e:	b29b      	uxth	r3, r3
     d80:	2b00      	cmp	r3, #0
     d82:	d020      	beq.n	dc6 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     d84:	8b6b      	ldrh	r3, [r5, #26]
     d86:	069b      	lsls	r3, r3, #26
     d88:	d500      	bpl.n	d8c <_i2c_master_interrupt_handler+0x58>
     d8a:	e081      	b.n	e90 <_i2c_master_interrupt_handler+0x15c>
     d8c:	2a00      	cmp	r2, #0
     d8e:	d004      	beq.n	d9a <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     d90:	8ba3      	ldrh	r3, [r4, #28]
     d92:	b29b      	uxth	r3, r3
     d94:	2b01      	cmp	r3, #1
     d96:	d100      	bne.n	d9a <_i2c_master_interrupt_handler+0x66>
     d98:	e07a      	b.n	e90 <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     d9a:	2241      	movs	r2, #65	; 0x41
     d9c:	2325      	movs	r3, #37	; 0x25
     d9e:	54e2      	strb	r2, [r4, r3]
     da0:	e011      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     da2:	7e2b      	ldrb	r3, [r5, #24]
     da4:	07db      	lsls	r3, r3, #31
     da6:	d507      	bpl.n	db8 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     da8:	2301      	movs	r3, #1
     daa:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     dac:	8b6b      	ldrh	r3, [r5, #26]
     dae:	079b      	lsls	r3, r3, #30
     db0:	d52e      	bpl.n	e10 <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     db2:	2241      	movs	r2, #65	; 0x41
     db4:	2325      	movs	r3, #37	; 0x25
     db6:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     db8:	8ba3      	ldrh	r3, [r4, #28]
     dba:	b29b      	uxth	r3, r3
     dbc:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     dbe:	2325      	movs	r3, #37	; 0x25
     dc0:	5ce3      	ldrb	r3, [r4, r3]
     dc2:	2b05      	cmp	r3, #5
     dc4:	d038      	beq.n	e38 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     dc6:	8b63      	ldrh	r3, [r4, #26]
     dc8:	b29b      	uxth	r3, r3
     dca:	2b00      	cmp	r3, #0
     dcc:	d007      	beq.n	dde <_i2c_master_interrupt_handler+0xaa>
     dce:	8ba3      	ldrh	r3, [r4, #28]
     dd0:	b29b      	uxth	r3, r3
     dd2:	2b00      	cmp	r3, #0
     dd4:	d103      	bne.n	dde <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     dd6:	3325      	adds	r3, #37	; 0x25
     dd8:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     dda:	2b05      	cmp	r3, #5
     ddc:	d064      	beq.n	ea8 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     dde:	2325      	movs	r3, #37	; 0x25
     de0:	5ce3      	ldrb	r3, [r4, r3]
     de2:	2b05      	cmp	r3, #5
     de4:	d013      	beq.n	e0e <_i2c_master_interrupt_handler+0xda>
     de6:	2325      	movs	r3, #37	; 0x25
     de8:	5ce3      	ldrb	r3, [r4, r3]
     dea:	2b00      	cmp	r3, #0
     dec:	d00f      	beq.n	e0e <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     dee:	2303      	movs	r3, #3
     df0:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     df2:	2300      	movs	r3, #0
     df4:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     df6:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     df8:	3325      	adds	r3, #37	; 0x25
     dfa:	5ce3      	ldrb	r3, [r4, r3]
     dfc:	2b41      	cmp	r3, #65	; 0x41
     dfe:	d003      	beq.n	e08 <_i2c_master_interrupt_handler+0xd4>
     e00:	7aa3      	ldrb	r3, [r4, #10]
     e02:	2b00      	cmp	r3, #0
     e04:	d000      	beq.n	e08 <_i2c_master_interrupt_handler+0xd4>
     e06:	e075      	b.n	ef4 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     e08:	0773      	lsls	r3, r6, #29
     e0a:	d500      	bpl.n	e0e <_i2c_master_interrupt_handler+0xda>
     e0c:	e07b      	b.n	f06 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     e0e:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     e10:	8b6b      	ldrh	r3, [r5, #26]
     e12:	075b      	lsls	r3, r3, #29
     e14:	d5d0      	bpl.n	db8 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     e16:	2218      	movs	r2, #24
     e18:	2325      	movs	r3, #37	; 0x25
     e1a:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     e1c:	2300      	movs	r3, #0
     e1e:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     e20:	7aa3      	ldrb	r3, [r4, #10]
     e22:	2b00      	cmp	r3, #0
     e24:	d0c8      	beq.n	db8 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     e26:	0020      	movs	r0, r4
     e28:	4b3a      	ldr	r3, [pc, #232]	; (f14 <_i2c_master_interrupt_handler+0x1e0>)
     e2a:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     e2c:	686a      	ldr	r2, [r5, #4]
     e2e:	23c0      	movs	r3, #192	; 0xc0
     e30:	029b      	lsls	r3, r3, #10
     e32:	4313      	orrs	r3, r2
     e34:	606b      	str	r3, [r5, #4]
     e36:	e7bf      	b.n	db8 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e38:	331f      	adds	r3, #31
     e3a:	5ce3      	ldrb	r3, [r4, r3]
     e3c:	2b00      	cmp	r3, #0
     e3e:	d003      	beq.n	e48 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     e40:	0020      	movs	r0, r4
     e42:	4b35      	ldr	r3, [pc, #212]	; (f18 <_i2c_master_interrupt_handler+0x1e4>)
     e44:	4798      	blx	r3
     e46:	e7be      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     e48:	0020      	movs	r0, r4
     e4a:	4b34      	ldr	r3, [pc, #208]	; (f1c <_i2c_master_interrupt_handler+0x1e8>)
     e4c:	4798      	blx	r3
     e4e:	e7ba      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     e50:	331f      	adds	r3, #31
     e52:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     e54:	2b00      	cmp	r3, #0
     e56:	d000      	beq.n	e5a <_i2c_master_interrupt_handler+0x126>
     e58:	e78c      	b.n	d74 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     e5a:	3303      	adds	r3, #3
     e5c:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     e5e:	2300      	movs	r3, #0
     e60:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     e62:	3325      	adds	r3, #37	; 0x25
     e64:	2200      	movs	r2, #0
     e66:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     e68:	7aa3      	ldrb	r3, [r4, #10]
     e6a:	2b00      	cmp	r3, #0
     e6c:	d107      	bne.n	e7e <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     e6e:	2301      	movs	r3, #1
     e70:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     e72:	07f3      	lsls	r3, r6, #31
     e74:	d5a7      	bpl.n	dc6 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     e76:	68e3      	ldr	r3, [r4, #12]
     e78:	0020      	movs	r0, r4
     e7a:	4798      	blx	r3
     e7c:	e7a3      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     e7e:	0020      	movs	r0, r4
     e80:	4b24      	ldr	r3, [pc, #144]	; (f14 <_i2c_master_interrupt_handler+0x1e0>)
     e82:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     e84:	686a      	ldr	r2, [r5, #4]
     e86:	23c0      	movs	r3, #192	; 0xc0
     e88:	029b      	lsls	r3, r3, #10
     e8a:	4313      	orrs	r3, r2
     e8c:	606b      	str	r3, [r5, #4]
     e8e:	e7f0      	b.n	e72 <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e90:	2324      	movs	r3, #36	; 0x24
     e92:	5ce3      	ldrb	r3, [r4, r3]
     e94:	2b00      	cmp	r3, #0
     e96:	d103      	bne.n	ea0 <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     e98:	0020      	movs	r0, r4
     e9a:	4b20      	ldr	r3, [pc, #128]	; (f1c <_i2c_master_interrupt_handler+0x1e8>)
     e9c:	4798      	blx	r3
     e9e:	e792      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     ea0:	0020      	movs	r0, r4
     ea2:	4b1d      	ldr	r3, [pc, #116]	; (f18 <_i2c_master_interrupt_handler+0x1e4>)
     ea4:	4798      	blx	r3
     ea6:	e78e      	b.n	dc6 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     ea8:	331f      	adds	r3, #31
     eaa:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     eac:	2b01      	cmp	r3, #1
     eae:	d196      	bne.n	dde <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     eb0:	7e2b      	ldrb	r3, [r5, #24]
     eb2:	079b      	lsls	r3, r3, #30
     eb4:	d501      	bpl.n	eba <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     eb6:	2302      	movs	r3, #2
     eb8:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     eba:	2303      	movs	r3, #3
     ebc:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     ebe:	2300      	movs	r3, #0
     ec0:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     ec2:	3325      	adds	r3, #37	; 0x25
     ec4:	2200      	movs	r2, #0
     ec6:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     ec8:	07b3      	lsls	r3, r6, #30
     eca:	d503      	bpl.n	ed4 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     ecc:	2324      	movs	r3, #36	; 0x24
     ece:	5ce3      	ldrb	r3, [r4, r3]
     ed0:	2b01      	cmp	r3, #1
     ed2:	d00b      	beq.n	eec <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     ed4:	07f3      	lsls	r3, r6, #31
     ed6:	d400      	bmi.n	eda <_i2c_master_interrupt_handler+0x1a6>
     ed8:	e781      	b.n	dde <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     eda:	2324      	movs	r3, #36	; 0x24
     edc:	5ce3      	ldrb	r3, [r4, r3]
     ede:	2b00      	cmp	r3, #0
     ee0:	d000      	beq.n	ee4 <_i2c_master_interrupt_handler+0x1b0>
     ee2:	e77c      	b.n	dde <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     ee4:	68e3      	ldr	r3, [r4, #12]
     ee6:	0020      	movs	r0, r4
     ee8:	4798      	blx	r3
     eea:	e778      	b.n	dde <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     eec:	6923      	ldr	r3, [r4, #16]
     eee:	0020      	movs	r0, r4
     ef0:	4798      	blx	r3
     ef2:	e774      	b.n	dde <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     ef4:	0020      	movs	r0, r4
     ef6:	4b07      	ldr	r3, [pc, #28]	; (f14 <_i2c_master_interrupt_handler+0x1e0>)
     ef8:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     efa:	686a      	ldr	r2, [r5, #4]
     efc:	23e0      	movs	r3, #224	; 0xe0
     efe:	02db      	lsls	r3, r3, #11
     f00:	4313      	orrs	r3, r2
     f02:	606b      	str	r3, [r5, #4]
     f04:	e780      	b.n	e08 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     f06:	6963      	ldr	r3, [r4, #20]
     f08:	0020      	movs	r0, r4
     f0a:	4798      	blx	r3
}
     f0c:	e77f      	b.n	e0e <_i2c_master_interrupt_handler+0xda>
     f0e:	46c0      	nop			; (mov r8, r8)
     f10:	2000531c 	.word	0x2000531c
     f14:	00000ad5 	.word	0x00000ad5
     f18:	00000ae1 	.word	0x00000ae1
     f1c:	00000b69 	.word	0x00000b69

00000f20 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
     f20:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
     f22:	2300      	movs	r3, #0
     f24:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
     f26:	4b06      	ldr	r3, [pc, #24]	; (f40 <prvTaskExitError+0x20>)
     f28:	681b      	ldr	r3, [r3, #0]
     f2a:	3301      	adds	r3, #1
     f2c:	d001      	beq.n	f32 <prvTaskExitError+0x12>
     f2e:	b672      	cpsid	i
     f30:	e7fe      	b.n	f30 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
     f32:	b672      	cpsid	i
	while( ulDummy == 0 )
     f34:	9b01      	ldr	r3, [sp, #4]
     f36:	2b00      	cmp	r3, #0
     f38:	d0fc      	beq.n	f34 <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
     f3a:	b002      	add	sp, #8
     f3c:	4770      	bx	lr
     f3e:	46c0      	nop			; (mov r8, r8)
     f40:	20000000 	.word	0x20000000
	...

00000f50 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
     f50:	4a0b      	ldr	r2, [pc, #44]	; (f80 <pxCurrentTCBConst2>)
     f52:	6813      	ldr	r3, [r2, #0]
     f54:	6818      	ldr	r0, [r3, #0]
     f56:	3020      	adds	r0, #32
     f58:	f380 8809 	msr	PSP, r0
     f5c:	2002      	movs	r0, #2
     f5e:	f380 8814 	msr	CONTROL, r0
     f62:	f3bf 8f6f 	isb	sy
     f66:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
     f68:	46ae      	mov	lr, r5
     f6a:	bc08      	pop	{r3}
     f6c:	bc04      	pop	{r2}
     f6e:	b662      	cpsie	i
     f70:	4718      	bx	r3
     f72:	46c0      	nop			; (mov r8, r8)
     f74:	46c0      	nop			; (mov r8, r8)
     f76:	46c0      	nop			; (mov r8, r8)
     f78:	46c0      	nop			; (mov r8, r8)
     f7a:	46c0      	nop			; (mov r8, r8)
     f7c:	46c0      	nop			; (mov r8, r8)
     f7e:	46c0      	nop			; (mov r8, r8)

00000f80 <pxCurrentTCBConst2>:
     f80:	20005148 	.word	0x20005148

00000f84 <pxPortInitialiseStack>:
{
     f84:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
     f86:	1f03      	subs	r3, r0, #4
     f88:	2480      	movs	r4, #128	; 0x80
     f8a:	0464      	lsls	r4, r4, #17
     f8c:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
     f8e:	3b04      	subs	r3, #4
     f90:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
     f92:	3b04      	subs	r3, #4
     f94:	4902      	ldr	r1, [pc, #8]	; (fa0 <pxPortInitialiseStack+0x1c>)
     f96:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
     f98:	3b14      	subs	r3, #20
     f9a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
     f9c:	3840      	subs	r0, #64	; 0x40
}
     f9e:	bd10      	pop	{r4, pc}
     fa0:	00000f21 	.word	0x00000f21

00000fa4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
     fa4:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
     fa6:	4b0f      	ldr	r3, [pc, #60]	; (fe4 <xPortStartScheduler+0x40>)
     fa8:	6819      	ldr	r1, [r3, #0]
     faa:	22ff      	movs	r2, #255	; 0xff
     fac:	0412      	lsls	r2, r2, #16
     fae:	430a      	orrs	r2, r1
     fb0:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
     fb2:	6819      	ldr	r1, [r3, #0]
     fb4:	22ff      	movs	r2, #255	; 0xff
     fb6:	0612      	lsls	r2, r2, #24
     fb8:	430a      	orrs	r2, r1
     fba:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
	/* Stop and reset the SysTick. */
	*(portNVIC_SYSTICK_CTRL) = 0UL;
     fbc:	4a0a      	ldr	r2, [pc, #40]	; (fe8 <xPortStartScheduler+0x44>)
     fbe:	2300      	movs	r3, #0
     fc0:	6013      	str	r3, [r2, #0]
	*(portNVIC_SYSTICK_CURRENT_VALUE) = 0UL;
     fc2:	490a      	ldr	r1, [pc, #40]	; (fec <xPortStartScheduler+0x48>)
     fc4:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
     fc6:	480a      	ldr	r0, [pc, #40]	; (ff0 <xPortStartScheduler+0x4c>)
     fc8:	490a      	ldr	r1, [pc, #40]	; (ff4 <xPortStartScheduler+0x50>)
     fca:	6008      	str	r0, [r1, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
     fcc:	2107      	movs	r1, #7
     fce:	6011      	str	r1, [r2, #0]
	uxCriticalNesting = 0;
     fd0:	4a09      	ldr	r2, [pc, #36]	; (ff8 <xPortStartScheduler+0x54>)
     fd2:	6013      	str	r3, [r2, #0]
	vPortStartFirstTask();
     fd4:	4b09      	ldr	r3, [pc, #36]	; (ffc <xPortStartScheduler+0x58>)
     fd6:	4798      	blx	r3
	vTaskSwitchContext();
     fd8:	4b09      	ldr	r3, [pc, #36]	; (1000 <xPortStartScheduler+0x5c>)
     fda:	4798      	blx	r3
	prvTaskExitError();
     fdc:	4b09      	ldr	r3, [pc, #36]	; (1004 <xPortStartScheduler+0x60>)
     fde:	4798      	blx	r3
}
     fe0:	2000      	movs	r0, #0
     fe2:	bd10      	pop	{r4, pc}
     fe4:	e000ed20 	.word	0xe000ed20
     fe8:	e000e010 	.word	0xe000e010
     fec:	e000e018 	.word	0xe000e018
     ff0:	0000bb7f 	.word	0x0000bb7f
     ff4:	e000e014 	.word	0xe000e014
     ff8:	20000000 	.word	0x20000000
     ffc:	00000f51 	.word	0x00000f51
    1000:	000031f1 	.word	0x000031f1
    1004:	00000f21 	.word	0x00000f21

00001008 <vPortYield>:
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    1008:	2280      	movs	r2, #128	; 0x80
    100a:	0552      	lsls	r2, r2, #21
    100c:	4b03      	ldr	r3, [pc, #12]	; (101c <vPortYield+0x14>)
    100e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
    1010:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    1014:	f3bf 8f6f 	isb	sy
}
    1018:	4770      	bx	lr
    101a:	46c0      	nop			; (mov r8, r8)
    101c:	e000ed04 	.word	0xe000ed04

00001020 <vPortEnterCritical>:
    portDISABLE_INTERRUPTS();
    1020:	b672      	cpsid	i
    uxCriticalNesting++;
    1022:	4a04      	ldr	r2, [pc, #16]	; (1034 <vPortEnterCritical+0x14>)
    1024:	6813      	ldr	r3, [r2, #0]
    1026:	3301      	adds	r3, #1
    1028:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
    102a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    102e:	f3bf 8f6f 	isb	sy
}
    1032:	4770      	bx	lr
    1034:	20000000 	.word	0x20000000

00001038 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
    1038:	4b06      	ldr	r3, [pc, #24]	; (1054 <vPortExitCritical+0x1c>)
    103a:	681b      	ldr	r3, [r3, #0]
    103c:	2b00      	cmp	r3, #0
    103e:	d101      	bne.n	1044 <vPortExitCritical+0xc>
    1040:	b672      	cpsid	i
    1042:	e7fe      	b.n	1042 <vPortExitCritical+0xa>
    uxCriticalNesting--;
    1044:	3b01      	subs	r3, #1
    1046:	4a03      	ldr	r2, [pc, #12]	; (1054 <vPortExitCritical+0x1c>)
    1048:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
    104a:	2b00      	cmp	r3, #0
    104c:	d100      	bne.n	1050 <vPortExitCritical+0x18>
        portENABLE_INTERRUPTS();
    104e:	b662      	cpsie	i
}
    1050:	4770      	bx	lr
    1052:	46c0      	nop			; (mov r8, r8)
    1054:	20000000 	.word	0x20000000

00001058 <ulSetInterruptMaskFromISR>:
	__asm volatile(
    1058:	f3ef 8010 	mrs	r0, PRIMASK
    105c:	b672      	cpsid	i
    105e:	4770      	bx	lr

00001060 <vClearInterruptMaskFromISR>:
	__asm volatile(
    1060:	f380 8810 	msr	PRIMASK, r0
    1064:	4770      	bx	lr
	...

00001068 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
    1068:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    106a:	4b12      	ldr	r3, [pc, #72]	; (10b4 <prvInsertBlockIntoFreeList+0x4c>)
    106c:	681a      	ldr	r2, [r3, #0]
    106e:	4282      	cmp	r2, r0
    1070:	d319      	bcc.n	10a6 <prvInsertBlockIntoFreeList+0x3e>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
    1072:	685c      	ldr	r4, [r3, #4]
    1074:	1919      	adds	r1, r3, r4
    1076:	4288      	cmp	r0, r1
    1078:	d103      	bne.n	1082 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    107a:	6841      	ldr	r1, [r0, #4]
    107c:	1909      	adds	r1, r1, r4
    107e:	6059      	str	r1, [r3, #4]
    1080:	0018      	movs	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
    1082:	6841      	ldr	r1, [r0, #4]
    1084:	1844      	adds	r4, r0, r1
    1086:	42a2      	cmp	r2, r4
    1088:	d111      	bne.n	10ae <prvInsertBlockIntoFreeList+0x46>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
    108a:	4c0b      	ldr	r4, [pc, #44]	; (10b8 <prvInsertBlockIntoFreeList+0x50>)
    108c:	6824      	ldr	r4, [r4, #0]
    108e:	42a2      	cmp	r2, r4
    1090:	d00b      	beq.n	10aa <prvInsertBlockIntoFreeList+0x42>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1092:	6852      	ldr	r2, [r2, #4]
    1094:	1852      	adds	r2, r2, r1
    1096:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    1098:	681a      	ldr	r2, [r3, #0]
    109a:	6812      	ldr	r2, [r2, #0]
    109c:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
    109e:	4298      	cmp	r0, r3
    10a0:	d000      	beq.n	10a4 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
    10a2:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    10a4:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    10a6:	0013      	movs	r3, r2
    10a8:	e7e0      	b.n	106c <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
    10aa:	6002      	str	r2, [r0, #0]
    10ac:	e7f7      	b.n	109e <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    10ae:	6002      	str	r2, [r0, #0]
    10b0:	e7f5      	b.n	109e <prvInsertBlockIntoFreeList+0x36>
    10b2:	46c0      	nop			; (mov r8, r8)
    10b4:	20004ec0 	.word	0x20004ec0
    10b8:	20000090 	.word	0x20000090

000010bc <pvPortMalloc>:
{
    10bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    10be:	0004      	movs	r4, r0
	vTaskSuspendAll();
    10c0:	4b3e      	ldr	r3, [pc, #248]	; (11bc <pvPortMalloc+0x100>)
    10c2:	4798      	blx	r3
		if( pxEnd == NULL )
    10c4:	4b3e      	ldr	r3, [pc, #248]	; (11c0 <pvPortMalloc+0x104>)
    10c6:	681b      	ldr	r3, [r3, #0]
    10c8:	2b00      	cmp	r3, #0
    10ca:	d015      	beq.n	10f8 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
    10cc:	4b3d      	ldr	r3, [pc, #244]	; (11c4 <pvPortMalloc+0x108>)
    10ce:	681f      	ldr	r7, [r3, #0]
    10d0:	423c      	tst	r4, r7
    10d2:	d168      	bne.n	11a6 <pvPortMalloc+0xea>
			if( xWantedSize > 0 )
    10d4:	2c00      	cmp	r4, #0
    10d6:	d069      	beq.n	11ac <pvPortMalloc+0xf0>
				xWantedSize += xHeapStructSize;
    10d8:	0023      	movs	r3, r4
    10da:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
    10dc:	075a      	lsls	r2, r3, #29
    10de:	d002      	beq.n	10e6 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    10e0:	2207      	movs	r2, #7
    10e2:	4393      	bics	r3, r2
    10e4:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
    10e6:	2b00      	cmp	r3, #0
    10e8:	d05d      	beq.n	11a6 <pvPortMalloc+0xea>
    10ea:	4a37      	ldr	r2, [pc, #220]	; (11c8 <pvPortMalloc+0x10c>)
    10ec:	6816      	ldr	r6, [r2, #0]
    10ee:	42b3      	cmp	r3, r6
    10f0:	d859      	bhi.n	11a6 <pvPortMalloc+0xea>
				pxBlock = xStart.pxNextFreeBlock;
    10f2:	4a36      	ldr	r2, [pc, #216]	; (11cc <pvPortMalloc+0x110>)
    10f4:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    10f6:	e025      	b.n	1144 <pvPortMalloc+0x88>
	uxAddress = ( size_t ) ucHeap;
    10f8:	4a35      	ldr	r2, [pc, #212]	; (11d0 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
    10fa:	0753      	lsls	r3, r2, #29
    10fc:	d01e      	beq.n	113c <pvPortMalloc+0x80>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
    10fe:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    1100:	2307      	movs	r3, #7
    1102:	4399      	bics	r1, r3
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
    1104:	4b33      	ldr	r3, [pc, #204]	; (11d4 <pvPortMalloc+0x118>)
    1106:	18d3      	adds	r3, r2, r3
    1108:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    110a:	000a      	movs	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
    110c:	482f      	ldr	r0, [pc, #188]	; (11cc <pvPortMalloc+0x110>)
    110e:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
    1110:	2100      	movs	r1, #0
    1112:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
    1114:	18d3      	adds	r3, r2, r3
	uxAddress -= xHeapStructSize;
    1116:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
    1118:	2007      	movs	r0, #7
    111a:	4383      	bics	r3, r0
	pxEnd = ( void * ) uxAddress;
    111c:	4828      	ldr	r0, [pc, #160]	; (11c0 <pvPortMalloc+0x104>)
    111e:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
    1120:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
    1122:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
    1124:	1a99      	subs	r1, r3, r2
    1126:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    1128:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    112a:	4b2b      	ldr	r3, [pc, #172]	; (11d8 <pvPortMalloc+0x11c>)
    112c:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
    112e:	4b26      	ldr	r3, [pc, #152]	; (11c8 <pvPortMalloc+0x10c>)
    1130:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
    1132:	2280      	movs	r2, #128	; 0x80
    1134:	0612      	lsls	r2, r2, #24
    1136:	4b23      	ldr	r3, [pc, #140]	; (11c4 <pvPortMalloc+0x108>)
    1138:	601a      	str	r2, [r3, #0]
    113a:	e7c7      	b.n	10cc <pvPortMalloc+0x10>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
    113c:	4b25      	ldr	r3, [pc, #148]	; (11d4 <pvPortMalloc+0x118>)
    113e:	e7e5      	b.n	110c <pvPortMalloc+0x50>
    1140:	0022      	movs	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
    1142:	000c      	movs	r4, r1
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1144:	6861      	ldr	r1, [r4, #4]
    1146:	428b      	cmp	r3, r1
    1148:	d902      	bls.n	1150 <pvPortMalloc+0x94>
    114a:	6821      	ldr	r1, [r4, #0]
    114c:	2900      	cmp	r1, #0
    114e:	d1f7      	bne.n	1140 <pvPortMalloc+0x84>
				if( pxBlock != pxEnd )
    1150:	491b      	ldr	r1, [pc, #108]	; (11c0 <pvPortMalloc+0x104>)
    1152:	6809      	ldr	r1, [r1, #0]
    1154:	428c      	cmp	r4, r1
    1156:	d026      	beq.n	11a6 <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
    1158:	6815      	ldr	r5, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    115a:	6821      	ldr	r1, [r4, #0]
    115c:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    115e:	6862      	ldr	r2, [r4, #4]
    1160:	1ad2      	subs	r2, r2, r3
    1162:	2a10      	cmp	r2, #16
    1164:	d908      	bls.n	1178 <pvPortMalloc+0xbc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
    1166:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
    1168:	0741      	lsls	r1, r0, #29
    116a:	d001      	beq.n	1170 <pvPortMalloc+0xb4>
    116c:	b672      	cpsid	i
    116e:	e7fe      	b.n	116e <pvPortMalloc+0xb2>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    1170:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
    1172:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
    1174:	4b19      	ldr	r3, [pc, #100]	; (11dc <pvPortMalloc+0x120>)
    1176:	4798      	blx	r3
					xFreeBytesRemaining -= pxBlock->xBlockSize;
    1178:	6862      	ldr	r2, [r4, #4]
    117a:	1ab6      	subs	r6, r6, r2
    117c:	4912      	ldr	r1, [pc, #72]	; (11c8 <pvPortMalloc+0x10c>)
    117e:	600e      	str	r6, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
    1180:	4915      	ldr	r1, [pc, #84]	; (11d8 <pvPortMalloc+0x11c>)
    1182:	6809      	ldr	r1, [r1, #0]
    1184:	428e      	cmp	r6, r1
    1186:	d201      	bcs.n	118c <pvPortMalloc+0xd0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
    1188:	4913      	ldr	r1, [pc, #76]	; (11d8 <pvPortMalloc+0x11c>)
    118a:	600e      	str	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
    118c:	3508      	adds	r5, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
    118e:	4317      	orrs	r7, r2
    1190:	6067      	str	r7, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
    1192:	2300      	movs	r3, #0
    1194:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
    1196:	4b12      	ldr	r3, [pc, #72]	; (11e0 <pvPortMalloc+0x124>)
    1198:	4798      	blx	r3
		if( pvReturn == NULL )
    119a:	2d00      	cmp	r5, #0
    119c:	d008      	beq.n	11b0 <pvPortMalloc+0xf4>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    119e:	076b      	lsls	r3, r5, #29
    11a0:	d009      	beq.n	11b6 <pvPortMalloc+0xfa>
    11a2:	b672      	cpsid	i
    11a4:	e7fe      	b.n	11a4 <pvPortMalloc+0xe8>
	( void ) xTaskResumeAll();
    11a6:	4b0e      	ldr	r3, [pc, #56]	; (11e0 <pvPortMalloc+0x124>)
    11a8:	4798      	blx	r3
    11aa:	e001      	b.n	11b0 <pvPortMalloc+0xf4>
    11ac:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <pvPortMalloc+0x124>)
    11ae:	4798      	blx	r3
			vApplicationMallocFailedHook();
    11b0:	4b0c      	ldr	r3, [pc, #48]	; (11e4 <pvPortMalloc+0x128>)
    11b2:	4798      	blx	r3
    11b4:	2500      	movs	r5, #0
}
    11b6:	0028      	movs	r0, r5
    11b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11ba:	46c0      	nop			; (mov r8, r8)
    11bc:	00002ee1 	.word	0x00002ee1
    11c0:	20000090 	.word	0x20000090
    11c4:	20004eb4 	.word	0x20004eb4
    11c8:	20004eb8 	.word	0x20004eb8
    11cc:	20004ec0 	.word	0x20004ec0
    11d0:	20000094 	.word	0x20000094
    11d4:	00004e20 	.word	0x00004e20
    11d8:	20004ebc 	.word	0x20004ebc
    11dc:	00001069 	.word	0x00001069
    11e0:	00003035 	.word	0x00003035
    11e4:	000049c1 	.word	0x000049c1

000011e8 <vPortFree>:
{
    11e8:	b510      	push	{r4, lr}
	if( pv != NULL )
    11ea:	2800      	cmp	r0, #0
    11ec:	d020      	beq.n	1230 <vPortFree+0x48>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
    11ee:	0003      	movs	r3, r0
    11f0:	3b08      	subs	r3, #8
    11f2:	685b      	ldr	r3, [r3, #4]
    11f4:	4a0f      	ldr	r2, [pc, #60]	; (1234 <vPortFree+0x4c>)
    11f6:	6812      	ldr	r2, [r2, #0]
    11f8:	421a      	tst	r2, r3
    11fa:	d101      	bne.n	1200 <vPortFree+0x18>
    11fc:	b672      	cpsid	i
    11fe:	e7fe      	b.n	11fe <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
    1200:	0001      	movs	r1, r0
    1202:	3908      	subs	r1, #8
    1204:	6809      	ldr	r1, [r1, #0]
    1206:	2900      	cmp	r1, #0
    1208:	d001      	beq.n	120e <vPortFree+0x26>
    120a:	b672      	cpsid	i
    120c:	e7fe      	b.n	120c <vPortFree+0x24>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
    120e:	3808      	subs	r0, #8
    1210:	0004      	movs	r4, r0
    1212:	4393      	bics	r3, r2
    1214:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
    1216:	4b08      	ldr	r3, [pc, #32]	; (1238 <vPortFree+0x50>)
    1218:	4798      	blx	r3
					xFreeBytesRemaining += pxLink->xBlockSize;
    121a:	4a08      	ldr	r2, [pc, #32]	; (123c <vPortFree+0x54>)
    121c:	6863      	ldr	r3, [r4, #4]
    121e:	6811      	ldr	r1, [r2, #0]
    1220:	468c      	mov	ip, r1
    1222:	4463      	add	r3, ip
    1224:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
    1226:	0020      	movs	r0, r4
    1228:	4b05      	ldr	r3, [pc, #20]	; (1240 <vPortFree+0x58>)
    122a:	4798      	blx	r3
				( void ) xTaskResumeAll();
    122c:	4b05      	ldr	r3, [pc, #20]	; (1244 <vPortFree+0x5c>)
    122e:	4798      	blx	r3
}
    1230:	bd10      	pop	{r4, pc}
    1232:	46c0      	nop			; (mov r8, r8)
    1234:	20004eb4 	.word	0x20004eb4
    1238:	00002ee1 	.word	0x00002ee1
    123c:	20004eb8 	.word	0x20004eb8
    1240:	00001069 	.word	0x00001069
    1244:	00003035 	.word	0x00003035

00001248 <adc_cb>:
 static volatile uint16_t potentiometer_meas_raw;
 static volatile uint16_t motor_temp_meas_raw;
 static volatile uint16_t flow_meas_raw;

 static void adc_cb(struct adc_module *const module)
 {
    1248:	b510      	push	{r4, lr}
	if(adc_get_job_status(module, ADC_JOB_READ_BUFFER) == STATUS_OK)
    124a:	2100      	movs	r1, #0
    124c:	4b10      	ldr	r3, [pc, #64]	; (1290 <adc_cb+0x48>)
    124e:	4798      	blx	r3
    1250:	2800      	cmp	r0, #0
    1252:	d116      	bne.n	1282 <adc_cb+0x3a>
	{
		// Motor first
		memcpy(&motor_temp_meas_raw, &adc_buffer[0], 2);
    1254:	4b0f      	ldr	r3, [pc, #60]	; (1294 <adc_cb+0x4c>)
    1256:	881a      	ldrh	r2, [r3, #0]
    1258:	b292      	uxth	r2, r2
    125a:	490f      	ldr	r1, [pc, #60]	; (1298 <adc_cb+0x50>)
    125c:	800a      	strh	r2, [r1, #0]
		// Control potentiometer
		memcpy(&potentiometer_meas_raw, &adc_buffer[2], 2);
    125e:	889a      	ldrh	r2, [r3, #4]
    1260:	b292      	uxth	r2, r2
    1262:	490e      	ldr	r1, [pc, #56]	; (129c <adc_cb+0x54>)
    1264:	800a      	strh	r2, [r1, #0]
		// Three pressure sensors in a raw
		// TODO be sure indexing is correct
		memcpy(&pressure_raw_int[0], &adc_buffer[4], 2);
    1266:	8919      	ldrh	r1, [r3, #8]
    1268:	b289      	uxth	r1, r1
    126a:	4a0d      	ldr	r2, [pc, #52]	; (12a0 <adc_cb+0x58>)
    126c:	8011      	strh	r1, [r2, #0]
		memcpy(&pressure_raw_int[1], &adc_buffer[6], 2);
    126e:	8999      	ldrh	r1, [r3, #12]
    1270:	b289      	uxth	r1, r1
    1272:	8051      	strh	r1, [r2, #2]
		memcpy(&pressure_raw_int[2], &adc_buffer[8], 2);
    1274:	8a19      	ldrh	r1, [r3, #16]
    1276:	b289      	uxth	r1, r1
    1278:	8091      	strh	r1, [r2, #4]
		// Flow sensor at ain[10]
		memcpy(&flow_meas_raw, &adc_buffer[16], 2);
    127a:	8c1b      	ldrh	r3, [r3, #32]
    127c:	b29b      	uxth	r3, r3
    127e:	4a09      	ldr	r2, [pc, #36]	; (12a4 <adc_cb+0x5c>)
    1280:	8013      	strh	r3, [r2, #0]
	}
	// Trigger new measurement
	adc_read_buffer_job(&adc_module_instance, adc_buffer, ADC_BUFFER_SIZE);
    1282:	2212      	movs	r2, #18
    1284:	4903      	ldr	r1, [pc, #12]	; (1294 <adc_cb+0x4c>)
    1286:	4808      	ldr	r0, [pc, #32]	; (12a8 <adc_cb+0x60>)
    1288:	4b08      	ldr	r3, [pc, #32]	; (12ac <adc_cb+0x64>)
    128a:	4798      	blx	r3
 }
    128c:	bd10      	pop	{r4, pc}
    128e:	46c0      	nop			; (mov r8, r8)
    1290:	000006a9 	.word	0x000006a9
    1294:	20004ec8 	.word	0x20004ec8
    1298:	20004f0e 	.word	0x20004f0e
    129c:	20004f10 	.word	0x20004f10
    12a0:	20004f14 	.word	0x20004f14
    12a4:	20004f0c 	.word	0x20004f0c
    12a8:	20004eec 	.word	0x20004eec
    12ac:	0000065d 	.word	0x0000065d

000012b0 <adc_interface_init>:

 /*
 *	\brief Sets up ADC interface
 */
 void adc_interface_init(void)
 {
    12b0:	b510      	push	{r4, lr}
    12b2:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config;

	adc_module_instance.reference = ADC_REFERENCE_AREFA; // 3.3V
    12b4:	4c22      	ldr	r4, [pc, #136]	; (1340 <adc_interface_init+0x90>)
    12b6:	2303      	movs	r3, #3
    12b8:	7123      	strb	r3, [r4, #4]

	adc_get_config_defaults(&config);
    12ba:	4668      	mov	r0, sp
    12bc:	4b21      	ldr	r3, [pc, #132]	; (1344 <adc_interface_init+0x94>)
    12be:	4798      	blx	r3
	config.positive_input = ADC_POSITIVE_INPUT_PIN2;
    12c0:	2202      	movs	r2, #2
    12c2:	466b      	mov	r3, sp
    12c4:	731a      	strb	r2, [r3, #12]
	config.negative_input = ADC_NEGATIVE_INPUT_GND;
    12c6:	23c0      	movs	r3, #192	; 0xc0
    12c8:	015b      	lsls	r3, r3, #5
    12ca:	4669      	mov	r1, sp
    12cc:	81cb      	strh	r3, [r1, #14]
	config.differential_mode = false;
    12ce:	2300      	movs	r3, #0
    12d0:	74cb      	strb	r3, [r1, #19]
	config.clock_source = GCLK_GENERATOR_1; // 8Mhz clock TODO is this fast enough?
    12d2:	2101      	movs	r1, #1
    12d4:	4668      	mov	r0, sp
    12d6:	7001      	strb	r1, [r0, #0]
	config.clock_prescaler = ADC_CLOCK_PRESCALER_DIV4;
    12d8:	8043      	strh	r3, [r0, #2]
	config.gain_factor = ADC_GAIN_FACTOR_1X;
    12da:	9302      	str	r3, [sp, #8]
	config.resolution = ADC_RESOLUTION_12BIT;
    12dc:	7103      	strb	r3, [r0, #4]

	// Scan from 2 through 10
	config.pin_scan.offset_start_scan = 2;
    12de:	232b      	movs	r3, #43	; 0x2b
    12e0:	54c2      	strb	r2, [r0, r3]
	config.pin_scan.inputs_to_scan = 9;
    12e2:	3207      	adds	r2, #7
    12e4:	3301      	adds	r3, #1
    12e6:	54c2      	strb	r2, [r0, r3]

	adc_init(&adc_module_instance, ADC, &config);
    12e8:	466a      	mov	r2, sp
    12ea:	4917      	ldr	r1, [pc, #92]	; (1348 <adc_interface_init+0x98>)
    12ec:	0020      	movs	r0, r4
    12ee:	4b17      	ldr	r3, [pc, #92]	; (134c <adc_interface_init+0x9c>)
    12f0:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    12f2:	6822      	ldr	r2, [r4, #0]
    12f4:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    12f6:	b25b      	sxtb	r3, r3
    12f8:	2b00      	cmp	r3, #0
    12fa:	dbfb      	blt.n	12f4 <adc_interface_init+0x44>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    12fc:	2180      	movs	r1, #128	; 0x80
    12fe:	0409      	lsls	r1, r1, #16
    1300:	4b13      	ldr	r3, [pc, #76]	; (1350 <adc_interface_init+0xa0>)
    1302:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    1304:	230f      	movs	r3, #15
    1306:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    1308:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    130a:	7813      	ldrb	r3, [r2, #0]
    130c:	2102      	movs	r1, #2
    130e:	430b      	orrs	r3, r1
    1310:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    1312:	4b0b      	ldr	r3, [pc, #44]	; (1340 <adc_interface_init+0x90>)
    1314:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1316:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    1318:	b25b      	sxtb	r3, r3
    131a:	2b00      	cmp	r3, #0
    131c:	dbfb      	blt.n	1316 <adc_interface_init+0x66>
	adc_enable(&adc_module_instance);

	// Handle all conversions in callbacks
	adc_register_callback(&adc_module_instance, adc_cb, ADC_CALLBACK_READ_BUFFER);
    131e:	4c08      	ldr	r4, [pc, #32]	; (1340 <adc_interface_init+0x90>)
    1320:	2200      	movs	r2, #0
    1322:	490c      	ldr	r1, [pc, #48]	; (1354 <adc_interface_init+0xa4>)
    1324:	0020      	movs	r0, r4
    1326:	4b0c      	ldr	r3, [pc, #48]	; (1358 <adc_interface_init+0xa8>)
    1328:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
    132a:	7ee3      	ldrb	r3, [r4, #27]
    132c:	2201      	movs	r2, #1
    132e:	4313      	orrs	r3, r2
    1330:	76e3      	strb	r3, [r4, #27]
	adc_enable_callback(&adc_module_instance, ADC_CALLBACK_READ_BUFFER);

	// Start the conversion
	adc_read_buffer_job(&adc_module_instance, adc_buffer, ADC_BUFFER_SIZE);
    1332:	2212      	movs	r2, #18
    1334:	4909      	ldr	r1, [pc, #36]	; (135c <adc_interface_init+0xac>)
    1336:	0020      	movs	r0, r4
    1338:	4b09      	ldr	r3, [pc, #36]	; (1360 <adc_interface_init+0xb0>)
    133a:	4798      	blx	r3
 }
    133c:	b00c      	add	sp, #48	; 0x30
    133e:	bd10      	pop	{r4, pc}
    1340:	20004eec 	.word	0x20004eec
    1344:	00000115 	.word	0x00000115
    1348:	42004000 	.word	0x42004000
    134c:	0000015d 	.word	0x0000015d
    1350:	e000e100 	.word	0xe000e100
    1354:	00001249 	.word	0x00001249
    1358:	00000649 	.word	0x00000649
    135c:	20004ec8 	.word	0x20004ec8
    1360:	0000065d 	.word	0x0000065d

00001364 <get_pressure_sensor_cmH2O>:
 *	\param channel The sensor channel
 *	
 *	\return The pressure from the channel in cm-H2O if channel valid or 0 otherwise
 */
 float get_pressure_sensor_cmH2O(uint8_t channel)
 {
    1364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// Pressure sensors output 0.5-4.5V corresponding to 0-5psig
	// Scaled down to 3.3V range with 3.3K/(2.2K+3.3K) divider
	if(channel >= NUM_PRESSURE_SENSOR_CHANNELS)
    1366:	2802      	cmp	r0, #2
    1368:	d825      	bhi.n	13b6 <get_pressure_sensor_cmH2O+0x52>
	{
		return 0.0;
	}
	uint16_t raw_adc =  pressure_raw_int[channel];
    136a:	0040      	lsls	r0, r0, #1
    136c:	4b13      	ldr	r3, [pc, #76]	; (13bc <get_pressure_sensor_cmH2O+0x58>)
    136e:	5ac0      	ldrh	r0, [r0, r3]
    1370:	b280      	uxth	r0, r0

	float pressure_voltage_scaled_up = ((raw_adc / ADC_MAX) * 3.3) * (5.5/3.3);
    1372:	4b13      	ldr	r3, [pc, #76]	; (13c0 <get_pressure_sensor_cmH2O+0x5c>)
    1374:	4798      	blx	r3
    1376:	2200      	movs	r2, #0
    1378:	4b12      	ldr	r3, [pc, #72]	; (13c4 <get_pressure_sensor_cmH2O+0x60>)
    137a:	4c13      	ldr	r4, [pc, #76]	; (13c8 <get_pressure_sensor_cmH2O+0x64>)
    137c:	47a0      	blx	r4
    137e:	4c13      	ldr	r4, [pc, #76]	; (13cc <get_pressure_sensor_cmH2O+0x68>)
    1380:	4a13      	ldr	r2, [pc, #76]	; (13d0 <get_pressure_sensor_cmH2O+0x6c>)
    1382:	4b14      	ldr	r3, [pc, #80]	; (13d4 <get_pressure_sensor_cmH2O+0x70>)
    1384:	47a0      	blx	r4
    1386:	4a14      	ldr	r2, [pc, #80]	; (13d8 <get_pressure_sensor_cmH2O+0x74>)
    1388:	4b14      	ldr	r3, [pc, #80]	; (13dc <get_pressure_sensor_cmH2O+0x78>)
    138a:	47a0      	blx	r4
    138c:	4d14      	ldr	r5, [pc, #80]	; (13e0 <get_pressure_sensor_cmH2O+0x7c>)
    138e:	47a8      	blx	r5

	float pressure_psi = 5.0 * (pressure_voltage_scaled_up - 0.5) / 4.0;
    1390:	4e14      	ldr	r6, [pc, #80]	; (13e4 <get_pressure_sensor_cmH2O+0x80>)
    1392:	47b0      	blx	r6
    1394:	2200      	movs	r2, #0
    1396:	4b14      	ldr	r3, [pc, #80]	; (13e8 <get_pressure_sensor_cmH2O+0x84>)
    1398:	4f14      	ldr	r7, [pc, #80]	; (13ec <get_pressure_sensor_cmH2O+0x88>)
    139a:	47b8      	blx	r7
    139c:	2200      	movs	r2, #0
    139e:	4b14      	ldr	r3, [pc, #80]	; (13f0 <get_pressure_sensor_cmH2O+0x8c>)
    13a0:	47a0      	blx	r4
    13a2:	2200      	movs	r2, #0
    13a4:	4b13      	ldr	r3, [pc, #76]	; (13f4 <get_pressure_sensor_cmH2O+0x90>)
    13a6:	47a0      	blx	r4
    13a8:	47a8      	blx	r5

	float pressure_cmH2O = (70.307) * pressure_psi;
    13aa:	47b0      	blx	r6
    13ac:	4a12      	ldr	r2, [pc, #72]	; (13f8 <get_pressure_sensor_cmH2O+0x94>)
    13ae:	4b13      	ldr	r3, [pc, #76]	; (13fc <get_pressure_sensor_cmH2O+0x98>)
    13b0:	47a0      	blx	r4
    13b2:	47a8      	blx	r5
	return pressure_cmH2O;
 }
    13b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 0.0;
    13b6:	2000      	movs	r0, #0
    13b8:	e7fc      	b.n	13b4 <get_pressure_sensor_cmH2O+0x50>
    13ba:	46c0      	nop			; (mov r8, r8)
    13bc:	20004f14 	.word	0x20004f14
    13c0:	000073e5 	.word	0x000073e5
    13c4:	40affe00 	.word	0x40affe00
    13c8:	00005fe9 	.word	0x00005fe9
    13cc:	00006851 	.word	0x00006851
    13d0:	66666666 	.word	0x66666666
    13d4:	400a6666 	.word	0x400a6666
    13d8:	aaaaaaab 	.word	0xaaaaaaab
    13dc:	3ffaaaaa 	.word	0x3ffaaaaa
    13e0:	0000757d 	.word	0x0000757d
    13e4:	000074d9 	.word	0x000074d9
    13e8:	3fe00000 	.word	0x3fe00000
    13ec:	00006d51 	.word	0x00006d51
    13f0:	40140000 	.word	0x40140000
    13f4:	3fd00000 	.word	0x3fd00000
    13f8:	e353f7cf 	.word	0xe353f7cf
    13fc:	405193a5 	.word	0x405193a5

00001400 <get_pressure_sensor_cmH2O_voted>:
 *	\brief Gets pressure sensor data best estimate and checks for errors
 *
 *	\return The voted pressure in cm-H2O 
 */
 float get_pressure_sensor_cmH2O_voted(void)
 {
    1400:	b5f0      	push	{r4, r5, r6, r7, lr}
    1402:	46de      	mov	lr, fp
    1404:	4657      	mov	r7, sl
    1406:	464e      	mov	r6, r9
    1408:	4645      	mov	r5, r8
    140a:	b5e0      	push	{r5, r6, r7, lr}
    140c:	b08b      	sub	sp, #44	; 0x2c
	int32_t i;
	// Get pressure
	float pressure_values[3];
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    140e:	2400      	movs	r4, #0
	{
		pressure_values[i] = get_pressure_sensor_cmH2O(i);
    1410:	4e56      	ldr	r6, [pc, #344]	; (156c <get_pressure_sensor_cmH2O_voted+0x16c>)
    1412:	ad07      	add	r5, sp, #28
    1414:	b2e0      	uxtb	r0, r4
    1416:	47b0      	blx	r6
    1418:	00a3      	lsls	r3, r4, #2
    141a:	5158      	str	r0, [r3, r5]
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    141c:	3401      	adds	r4, #1
    141e:	2c03      	cmp	r4, #3
    1420:	d1f8      	bne.n	1414 <get_pressure_sensor_cmH2O_voted+0x14>
	}
	// Average, eliminate the furthest outlier, and average again to get actual, then check for sensor failure
	float avg_pressure = 0.0;
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
	{
		avg_pressure += 0.33333 *pressure_values[i];
    1422:	4d53      	ldr	r5, [pc, #332]	; (1570 <get_pressure_sensor_cmH2O_voted+0x170>)
    1424:	9807      	ldr	r0, [sp, #28]
    1426:	47a8      	blx	r5
    1428:	4e52      	ldr	r6, [pc, #328]	; (1574 <get_pressure_sensor_cmH2O_voted+0x174>)
    142a:	4a53      	ldr	r2, [pc, #332]	; (1578 <get_pressure_sensor_cmH2O_voted+0x178>)
    142c:	4b53      	ldr	r3, [pc, #332]	; (157c <get_pressure_sensor_cmH2O_voted+0x17c>)
    142e:	47b0      	blx	r6
    1430:	4c53      	ldr	r4, [pc, #332]	; (1580 <get_pressure_sensor_cmH2O_voted+0x180>)
    1432:	2200      	movs	r2, #0
    1434:	2300      	movs	r3, #0
    1436:	47a0      	blx	r4
    1438:	4f52      	ldr	r7, [pc, #328]	; (1584 <get_pressure_sensor_cmH2O_voted+0x184>)
    143a:	47b8      	blx	r7
    143c:	47a8      	blx	r5
    143e:	9000      	str	r0, [sp, #0]
    1440:	9101      	str	r1, [sp, #4]
    1442:	9808      	ldr	r0, [sp, #32]
    1444:	47a8      	blx	r5
    1446:	4a4c      	ldr	r2, [pc, #304]	; (1578 <get_pressure_sensor_cmH2O_voted+0x178>)
    1448:	4b4c      	ldr	r3, [pc, #304]	; (157c <get_pressure_sensor_cmH2O_voted+0x17c>)
    144a:	47b0      	blx	r6
    144c:	0002      	movs	r2, r0
    144e:	000b      	movs	r3, r1
    1450:	9800      	ldr	r0, [sp, #0]
    1452:	9901      	ldr	r1, [sp, #4]
    1454:	47a0      	blx	r4
    1456:	9000      	str	r0, [sp, #0]
    1458:	9101      	str	r1, [sp, #4]
    145a:	9809      	ldr	r0, [sp, #36]	; 0x24
    145c:	47a8      	blx	r5
    145e:	4a46      	ldr	r2, [pc, #280]	; (1578 <get_pressure_sensor_cmH2O_voted+0x178>)
    1460:	4b46      	ldr	r3, [pc, #280]	; (157c <get_pressure_sensor_cmH2O_voted+0x17c>)
    1462:	47b0      	blx	r6
    1464:	9002      	str	r0, [sp, #8]
    1466:	9103      	str	r1, [sp, #12]
    1468:	9800      	ldr	r0, [sp, #0]
    146a:	9901      	ldr	r1, [sp, #4]
    146c:	47b8      	blx	r7
    146e:	47a8      	blx	r5
    1470:	0002      	movs	r2, r0
    1472:	000b      	movs	r3, r1
    1474:	9802      	ldr	r0, [sp, #8]
    1476:	9903      	ldr	r1, [sp, #12]
    1478:	47a0      	blx	r4
    147a:	47b8      	blx	r7
    147c:	9002      	str	r0, [sp, #8]
    147e:	2300      	movs	r3, #0
    1480:	9300      	str	r3, [sp, #0]
    1482:	2600      	movs	r6, #0
    1484:	2400      	movs	r4, #0
	// Eliminate the furthest outlier of average
	uint8_t biggest_error_index = 0;
	float biggest_error = 0.0;
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
	{
		float this_error = abs(avg_pressure - pressure_values[i]);
    1486:	af07      	add	r7, sp, #28
    1488:	4b3f      	ldr	r3, [pc, #252]	; (1588 <get_pressure_sensor_cmH2O_voted+0x188>)
    148a:	469b      	mov	fp, r3
    148c:	4b3f      	ldr	r3, [pc, #252]	; (158c <get_pressure_sensor_cmH2O_voted+0x18c>)
    148e:	469a      	mov	sl, r3
    1490:	4b3f      	ldr	r3, [pc, #252]	; (1590 <get_pressure_sensor_cmH2O_voted+0x190>)
    1492:	4699      	mov	r9, r3
		if(this_error > biggest_error)
    1494:	4d3f      	ldr	r5, [pc, #252]	; (1594 <get_pressure_sensor_cmH2O_voted+0x194>)
    1496:	46b0      	mov	r8, r6
    1498:	e002      	b.n	14a0 <get_pressure_sensor_cmH2O_voted+0xa0>
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    149a:	3401      	adds	r4, #1
    149c:	2c03      	cmp	r4, #3
    149e:	d011      	beq.n	14c4 <get_pressure_sensor_cmH2O_voted+0xc4>
		float this_error = abs(avg_pressure - pressure_values[i]);
    14a0:	00a3      	lsls	r3, r4, #2
    14a2:	59d9      	ldr	r1, [r3, r7]
    14a4:	9802      	ldr	r0, [sp, #8]
    14a6:	47d8      	blx	fp
    14a8:	47d0      	blx	sl
    14aa:	17c3      	asrs	r3, r0, #31
    14ac:	18c0      	adds	r0, r0, r3
    14ae:	4058      	eors	r0, r3
    14b0:	47c8      	blx	r9
    14b2:	1c06      	adds	r6, r0, #0
		if(this_error > biggest_error)
    14b4:	9900      	ldr	r1, [sp, #0]
    14b6:	47a8      	blx	r5
    14b8:	2800      	cmp	r0, #0
    14ba:	d0ee      	beq.n	149a <get_pressure_sensor_cmH2O_voted+0x9a>
		{
			biggest_error = this_error;
			biggest_error_index = i;
    14bc:	b2e3      	uxtb	r3, r4
    14be:	4698      	mov	r8, r3
			biggest_error = this_error;
    14c0:	9600      	str	r6, [sp, #0]
    14c2:	e7ea      	b.n	149a <get_pressure_sensor_cmH2O_voted+0x9a>
    14c4:	4646      	mov	r6, r8
    14c6:	2300      	movs	r3, #0
    14c8:	9300      	str	r3, [sp, #0]
    14ca:	2400      	movs	r4, #0
	avg_pressure = 0.0;
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
	{
		if(i != biggest_error_index)
		{
			avg_pressure += 0.5 * pressure_values[i];
    14cc:	ab07      	add	r3, sp, #28
    14ce:	9305      	str	r3, [sp, #20]
    14d0:	4d27      	ldr	r5, [pc, #156]	; (1570 <get_pressure_sensor_cmH2O_voted+0x170>)
    14d2:	e002      	b.n	14da <get_pressure_sensor_cmH2O_voted+0xda>
	for(i=0; i<NUM_PRESSURE_SENSOR_CHANNELS; i++)
    14d4:	3401      	adds	r4, #1
    14d6:	2c03      	cmp	r4, #3
    14d8:	d017      	beq.n	150a <get_pressure_sensor_cmH2O_voted+0x10a>
		if(i != biggest_error_index)
    14da:	42a6      	cmp	r6, r4
    14dc:	d0fa      	beq.n	14d4 <get_pressure_sensor_cmH2O_voted+0xd4>
			avg_pressure += 0.5 * pressure_values[i];
    14de:	00a3      	lsls	r3, r4, #2
    14e0:	9a05      	ldr	r2, [sp, #20]
    14e2:	5898      	ldr	r0, [r3, r2]
    14e4:	47a8      	blx	r5
    14e6:	2200      	movs	r2, #0
    14e8:	4b2b      	ldr	r3, [pc, #172]	; (1598 <get_pressure_sensor_cmH2O_voted+0x198>)
    14ea:	4f22      	ldr	r7, [pc, #136]	; (1574 <get_pressure_sensor_cmH2O_voted+0x174>)
    14ec:	47b8      	blx	r7
    14ee:	9002      	str	r0, [sp, #8]
    14f0:	9103      	str	r1, [sp, #12]
    14f2:	9800      	ldr	r0, [sp, #0]
    14f4:	47a8      	blx	r5
    14f6:	0002      	movs	r2, r0
    14f8:	000b      	movs	r3, r1
    14fa:	9802      	ldr	r0, [sp, #8]
    14fc:	9903      	ldr	r1, [sp, #12]
    14fe:	4f20      	ldr	r7, [pc, #128]	; (1580 <get_pressure_sensor_cmH2O_voted+0x180>)
    1500:	47b8      	blx	r7
    1502:	4b20      	ldr	r3, [pc, #128]	; (1584 <get_pressure_sensor_cmH2O_voted+0x184>)
    1504:	4798      	blx	r3
    1506:	9000      	str	r0, [sp, #0]
    1508:	e7e4      	b.n	14d4 <get_pressure_sensor_cmH2O_voted+0xd4>
		}
	}
	// Check for sensor failure
	// TODO what is threshold?
	if(abs(pressure_values[biggest_error_index] - avg_pressure) > 0.1*avg_pressure)
    150a:	4643      	mov	r3, r8
    150c:	009b      	lsls	r3, r3, #2
    150e:	9e00      	ldr	r6, [sp, #0]
    1510:	1c31      	adds	r1, r6, #0
    1512:	aa07      	add	r2, sp, #28
    1514:	5898      	ldr	r0, [r3, r2]
    1516:	4b1c      	ldr	r3, [pc, #112]	; (1588 <get_pressure_sensor_cmH2O_voted+0x188>)
    1518:	4798      	blx	r3
    151a:	4b1c      	ldr	r3, [pc, #112]	; (158c <get_pressure_sensor_cmH2O_voted+0x18c>)
    151c:	4798      	blx	r3
    151e:	17c3      	asrs	r3, r0, #31
    1520:	18c0      	adds	r0, r0, r3
    1522:	4058      	eors	r0, r3
    1524:	4b1d      	ldr	r3, [pc, #116]	; (159c <get_pressure_sensor_cmH2O_voted+0x19c>)
    1526:	4798      	blx	r3
    1528:	0004      	movs	r4, r0
    152a:	000d      	movs	r5, r1
    152c:	1c30      	adds	r0, r6, #0
    152e:	4b10      	ldr	r3, [pc, #64]	; (1570 <get_pressure_sensor_cmH2O_voted+0x170>)
    1530:	4798      	blx	r3
    1532:	4a1b      	ldr	r2, [pc, #108]	; (15a0 <get_pressure_sensor_cmH2O_voted+0x1a0>)
    1534:	4b1b      	ldr	r3, [pc, #108]	; (15a4 <get_pressure_sensor_cmH2O_voted+0x1a4>)
    1536:	4f0f      	ldr	r7, [pc, #60]	; (1574 <get_pressure_sensor_cmH2O_voted+0x174>)
    1538:	47b8      	blx	r7
    153a:	0002      	movs	r2, r0
    153c:	000b      	movs	r3, r1
    153e:	0020      	movs	r0, r4
    1540:	0029      	movs	r1, r5
    1542:	4c19      	ldr	r4, [pc, #100]	; (15a8 <get_pressure_sensor_cmH2O_voted+0x1a8>)
    1544:	47a0      	blx	r4
    1546:	2800      	cmp	r0, #0
    1548:	d10b      	bne.n	1562 <get_pressure_sensor_cmH2O_voted+0x162>
	{
		set_alarm(ALARM_PRESSURE_SENSOR, true);
	}
	else
	{
		set_alarm(ALARM_PRESSURE_SENSOR, false);
    154a:	2100      	movs	r1, #0
    154c:	2002      	movs	r0, #2
    154e:	4b17      	ldr	r3, [pc, #92]	; (15ac <get_pressure_sensor_cmH2O_voted+0x1ac>)
    1550:	4798      	blx	r3
	}
	return avg_pressure;
 }
    1552:	9800      	ldr	r0, [sp, #0]
    1554:	b00b      	add	sp, #44	; 0x2c
    1556:	bc3c      	pop	{r2, r3, r4, r5}
    1558:	4690      	mov	r8, r2
    155a:	4699      	mov	r9, r3
    155c:	46a2      	mov	sl, r4
    155e:	46ab      	mov	fp, r5
    1560:	bdf0      	pop	{r4, r5, r6, r7, pc}
		set_alarm(ALARM_PRESSURE_SENSOR, true);
    1562:	2101      	movs	r1, #1
    1564:	2002      	movs	r0, #2
    1566:	4b11      	ldr	r3, [pc, #68]	; (15ac <get_pressure_sensor_cmH2O_voted+0x1ac>)
    1568:	4798      	blx	r3
    156a:	e7f2      	b.n	1552 <get_pressure_sensor_cmH2O_voted+0x152>
    156c:	00001365 	.word	0x00001365
    1570:	000074d9 	.word	0x000074d9
    1574:	00006851 	.word	0x00006851
    1578:	5a31a4be 	.word	0x5a31a4be
    157c:	3fd55547 	.word	0x3fd55547
    1580:	000059c9 	.word	0x000059c9
    1584:	0000757d 	.word	0x0000757d
    1588:	00005525 	.word	0x00005525
    158c:	0000585d 	.word	0x0000585d
    1590:	0000589d 	.word	0x0000589d
    1594:	00004bb9 	.word	0x00004bb9
    1598:	3fe00000 	.word	0x3fe00000
    159c:	000073e5 	.word	0x000073e5
    15a0:	9999999a 	.word	0x9999999a
    15a4:	3fb99999 	.word	0x3fb99999
    15a8:	00004b45 	.word	0x00004b45
    15ac:	000015e1 	.word	0x000015e1

000015b0 <get_input_potentiometer_portion>:
 *	\brief Gets portion of full scale from potentiometer input
 *
 *	\return The portion from 0.0 to 1.0
 */
 float get_input_potentiometer_portion(void)
 {
    15b0:	b510      	push	{r4, lr}
	return (potentiometer_meas_raw / ADC_MAX);
    15b2:	4b06      	ldr	r3, [pc, #24]	; (15cc <get_input_potentiometer_portion+0x1c>)
    15b4:	8818      	ldrh	r0, [r3, #0]
    15b6:	b280      	uxth	r0, r0
    15b8:	4b05      	ldr	r3, [pc, #20]	; (15d0 <get_input_potentiometer_portion+0x20>)
    15ba:	4798      	blx	r3
    15bc:	2200      	movs	r2, #0
    15be:	4b05      	ldr	r3, [pc, #20]	; (15d4 <get_input_potentiometer_portion+0x24>)
    15c0:	4c05      	ldr	r4, [pc, #20]	; (15d8 <get_input_potentiometer_portion+0x28>)
    15c2:	47a0      	blx	r4
    15c4:	4b05      	ldr	r3, [pc, #20]	; (15dc <get_input_potentiometer_portion+0x2c>)
    15c6:	4798      	blx	r3
 }
    15c8:	bd10      	pop	{r4, pc}
    15ca:	46c0      	nop			; (mov r8, r8)
    15cc:	20004f10 	.word	0x20004f10
    15d0:	000073e5 	.word	0x000073e5
    15d4:	40affe00 	.word	0x40affe00
    15d8:	00005fe9 	.word	0x00005fe9
    15dc:	0000757d 	.word	0x0000757d

000015e0 <set_alarm>:
*	\param alarm_type The alarm to set
*	\param set If true, alarm is set; if false, alarm is cleared
*/
void set_alarm(ALARM_TYPE_INDEX alarm_type, bool set)
{
	if((uint32_t) alarm_type > 31)
    15e0:	281f      	cmp	r0, #31
    15e2:	d807      	bhi.n	15f4 <set_alarm+0x14>
	{
		return;
	}

	if(set)
    15e4:	2900      	cmp	r1, #0
    15e6:	d106      	bne.n	15f6 <set_alarm+0x16>
	{
		alarm_bitfield |= (1 << (uint32_t) alarm_type);
	}
	else
	{
		alarm_bitfield &= ~(1 << (uint32_t) alarm_type);
    15e8:	4906      	ldr	r1, [pc, #24]	; (1604 <set_alarm+0x24>)
    15ea:	680b      	ldr	r3, [r1, #0]
    15ec:	2201      	movs	r2, #1
    15ee:	4082      	lsls	r2, r0
    15f0:	4393      	bics	r3, r2
    15f2:	600b      	str	r3, [r1, #0]
	}
	
}
    15f4:	4770      	bx	lr
		alarm_bitfield |= (1 << (uint32_t) alarm_type);
    15f6:	4a03      	ldr	r2, [pc, #12]	; (1604 <set_alarm+0x24>)
    15f8:	6811      	ldr	r1, [r2, #0]
    15fa:	2301      	movs	r3, #1
    15fc:	4083      	lsls	r3, r0
    15fe:	430b      	orrs	r3, r1
    1600:	6013      	str	r3, [r2, #0]
    1602:	e7f7      	b.n	15f4 <set_alarm+0x14>
    1604:	20004f1c 	.word	0x20004f1c

00001608 <check_alarm>:
*/
bool check_alarm(ALARM_TYPE_INDEX alarm_type)
{
	if((uint32_t) alarm_type > 31)
	{
		return false;
    1608:	2300      	movs	r3, #0
	if((uint32_t) alarm_type > 31)
    160a:	281f      	cmp	r0, #31
    160c:	d807      	bhi.n	161e <check_alarm+0x16>
	}

	return (alarm_bitfield & (1 << (uint32_t) alarm_type));
    160e:	4b05      	ldr	r3, [pc, #20]	; (1624 <check_alarm+0x1c>)
    1610:	681b      	ldr	r3, [r3, #0]
    1612:	2201      	movs	r2, #1
    1614:	4082      	lsls	r2, r0
    1616:	4013      	ands	r3, r2
    1618:	1e58      	subs	r0, r3, #1
    161a:	4183      	sbcs	r3, r0
    161c:	b2db      	uxtb	r3, r3
}
    161e:	0018      	movs	r0, r3
    1620:	4770      	bx	lr
    1622:	46c0      	nop			; (mov r8, r8)
    1624:	20004f1c 	.word	0x20004f1c

00001628 <any_alarms_set>:
*
*	\return True if any alarm is set
*/
bool any_alarms_set(void)
{
	return (alarm_bitfield != 0);
    1628:	4b02      	ldr	r3, [pc, #8]	; (1634 <any_alarms_set+0xc>)
    162a:	6818      	ldr	r0, [r3, #0]
    162c:	1e43      	subs	r3, r0, #1
    162e:	4198      	sbcs	r0, r3
    1630:	b2c0      	uxtb	r0, r0
    1632:	4770      	bx	lr
    1634:	20004f1c 	.word	0x20004f1c

00001638 <calculate_lcv_control_params>:
 *
 *	\param state Pointer to the state structure holding current and set parameters
 *	\param control Pointer to the control structure defining the pressure profile
 */
 void calculate_lcv_control_params(lcv_state_t * state, lcv_control_t * control)
 {
    1638:	b5f0      	push	{r4, r5, r6, r7, lr}
    163a:	b085      	sub	sp, #20
    163c:	0005      	movs	r5, r0
    163e:	000f      	movs	r7, r1
	*	PIP	         ________
	*			   /		  \
	*			 /			    \
	*	PEEP   /				  \____________
	*/
	float breath_cycle_total_time_ms = (60000.0) / state->setting_state.breath_per_min;
    1640:	6900      	ldr	r0, [r0, #16]
    1642:	4b3e      	ldr	r3, [pc, #248]	; (173c <calculate_lcv_control_params+0x104>)
    1644:	4798      	blx	r3
    1646:	0002      	movs	r2, r0
    1648:	000b      	movs	r3, r1
    164a:	2000      	movs	r0, #0
    164c:	493c      	ldr	r1, [pc, #240]	; (1740 <calculate_lcv_control_params+0x108>)
    164e:	4c3d      	ldr	r4, [pc, #244]	; (1744 <calculate_lcv_control_params+0x10c>)
    1650:	47a0      	blx	r4
    1652:	4b3d      	ldr	r3, [pc, #244]	; (1748 <calculate_lcv_control_params+0x110>)
    1654:	4798      	blx	r3
    1656:	1c04      	adds	r4, r0, #0
	float breath_cycle_total_time_ms_minus_ramps = breath_cycle_total_time_ms - (control->pip_to_peep_rampdown_ms + control->peep_to_pip_rampup_ms);
    1658:	68bb      	ldr	r3, [r7, #8]
    165a:	683a      	ldr	r2, [r7, #0]
    165c:	4694      	mov	ip, r2
    165e:	4463      	add	r3, ip
    1660:	0018      	movs	r0, r3
    1662:	4b3a      	ldr	r3, [pc, #232]	; (174c <calculate_lcv_control_params+0x114>)
    1664:	4798      	blx	r3
    1666:	1c01      	adds	r1, r0, #0
    1668:	1c20      	adds	r0, r4, #0
    166a:	4b39      	ldr	r3, [pc, #228]	; (1750 <calculate_lcv_control_params+0x118>)
    166c:	4798      	blx	r3
    166e:	9000      	str	r0, [sp, #0]

	if(breath_cycle_total_time_ms_minus_ramps < 0)
    1670:	2100      	movs	r1, #0
    1672:	4b38      	ldr	r3, [pc, #224]	; (1754 <calculate_lcv_control_params+0x11c>)
    1674:	4798      	blx	r3
    1676:	2800      	cmp	r0, #0
    1678:	d133      	bne.n	16e2 <calculate_lcv_control_params+0xaa>
		set_alarm(ALARM_P_RAMP_SETTINGS_INVALID, true);
		// TODO pick something reasonable?
	}
	else
	{
		set_alarm(ALARM_P_RAMP_SETTINGS_INVALID, false);
    167a:	2100      	movs	r1, #0
    167c:	2006      	movs	r0, #6
    167e:	4b36      	ldr	r3, [pc, #216]	; (1758 <calculate_lcv_control_params+0x120>)
    1680:	4798      	blx	r3
	}

	// I:E is a ratio, so 3:1 implies 4 parts needed. Split up what is left according to the I:E ratio
	float section_size_ms;
	if(state->setting_state.ie_ratio_tenths > 10)
    1682:	7868      	ldrb	r0, [r5, #1]
    1684:	280a      	cmp	r0, #10
    1686:	d831      	bhi.n	16ec <calculate_lcv_control_params+0xb4>
		control->pip_hold_ms = section_size_ms; // 1 section by definition
	}
	else
	{
		// Atypical inverse ratios with more inspiratory time
		float ratio_to_use = 1.0 / (state->setting_state.ie_ratio_tenths * 0.1);	// Ratio of 0.5:1 means 1:2, which has 3 sections
    1688:	4b2c      	ldr	r3, [pc, #176]	; (173c <calculate_lcv_control_params+0x104>)
    168a:	4798      	blx	r3
    168c:	4a33      	ldr	r2, [pc, #204]	; (175c <calculate_lcv_control_params+0x124>)
    168e:	4b34      	ldr	r3, [pc, #208]	; (1760 <calculate_lcv_control_params+0x128>)
    1690:	4d34      	ldr	r5, [pc, #208]	; (1764 <calculate_lcv_control_params+0x12c>)
    1692:	47a8      	blx	r5
    1694:	0002      	movs	r2, r0
    1696:	000b      	movs	r3, r1
    1698:	4d2a      	ldr	r5, [pc, #168]	; (1744 <calculate_lcv_control_params+0x10c>)
    169a:	2000      	movs	r0, #0
    169c:	4932      	ldr	r1, [pc, #200]	; (1768 <calculate_lcv_control_params+0x130>)
    169e:	47a8      	blx	r5
    16a0:	4e29      	ldr	r6, [pc, #164]	; (1748 <calculate_lcv_control_params+0x110>)
    16a2:	47b0      	blx	r6
    16a4:	9002      	str	r0, [sp, #8]
		section_size_ms = breath_cycle_total_time_ms_minus_ramps / (ratio_to_use + 1.0);
    16a6:	4c31      	ldr	r4, [pc, #196]	; (176c <calculate_lcv_control_params+0x134>)
    16a8:	9800      	ldr	r0, [sp, #0]
    16aa:	47a0      	blx	r4
    16ac:	9000      	str	r0, [sp, #0]
    16ae:	9101      	str	r1, [sp, #4]
    16b0:	9802      	ldr	r0, [sp, #8]
    16b2:	47a0      	blx	r4
    16b4:	2200      	movs	r2, #0
    16b6:	4b2c      	ldr	r3, [pc, #176]	; (1768 <calculate_lcv_control_params+0x130>)
    16b8:	4c2d      	ldr	r4, [pc, #180]	; (1770 <calculate_lcv_control_params+0x138>)
    16ba:	47a0      	blx	r4
    16bc:	0002      	movs	r2, r0
    16be:	000b      	movs	r3, r1
    16c0:	9800      	ldr	r0, [sp, #0]
    16c2:	9901      	ldr	r1, [sp, #4]
    16c4:	47a8      	blx	r5
    16c6:	47b0      	blx	r6
    16c8:	1c06      	adds	r6, r0, #0

		control->pip_hold_ms =	section_size_ms * ratio_to_use;
    16ca:	1c01      	adds	r1, r0, #0
    16cc:	9802      	ldr	r0, [sp, #8]
    16ce:	4b29      	ldr	r3, [pc, #164]	; (1774 <calculate_lcv_control_params+0x13c>)
    16d0:	4798      	blx	r3
    16d2:	4c29      	ldr	r4, [pc, #164]	; (1778 <calculate_lcv_control_params+0x140>)
    16d4:	47a0      	blx	r4
    16d6:	6078      	str	r0, [r7, #4]
		control->peep_hold_ms = section_size_ms; // 1 section by definition
    16d8:	1c30      	adds	r0, r6, #0
    16da:	47a0      	blx	r4
    16dc:	60f8      	str	r0, [r7, #12]
	}
 }
    16de:	b005      	add	sp, #20
    16e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		set_alarm(ALARM_P_RAMP_SETTINGS_INVALID, true);
    16e2:	2101      	movs	r1, #1
    16e4:	2006      	movs	r0, #6
    16e6:	4b1c      	ldr	r3, [pc, #112]	; (1758 <calculate_lcv_control_params+0x120>)
    16e8:	4798      	blx	r3
    16ea:	e7ca      	b.n	1682 <calculate_lcv_control_params+0x4a>
		section_size_ms = breath_cycle_total_time_ms_minus_ramps / ((state->setting_state.ie_ratio_tenths * 0.1) + 1.0);
    16ec:	4b13      	ldr	r3, [pc, #76]	; (173c <calculate_lcv_control_params+0x104>)
    16ee:	4798      	blx	r3
    16f0:	4e1c      	ldr	r6, [pc, #112]	; (1764 <calculate_lcv_control_params+0x12c>)
    16f2:	4a1a      	ldr	r2, [pc, #104]	; (175c <calculate_lcv_control_params+0x124>)
    16f4:	4b1a      	ldr	r3, [pc, #104]	; (1760 <calculate_lcv_control_params+0x128>)
    16f6:	47b0      	blx	r6
    16f8:	9002      	str	r0, [sp, #8]
    16fa:	9103      	str	r1, [sp, #12]
    16fc:	4d1b      	ldr	r5, [pc, #108]	; (176c <calculate_lcv_control_params+0x134>)
    16fe:	9800      	ldr	r0, [sp, #0]
    1700:	47a8      	blx	r5
    1702:	9000      	str	r0, [sp, #0]
    1704:	9101      	str	r1, [sp, #4]
    1706:	2200      	movs	r2, #0
    1708:	4b17      	ldr	r3, [pc, #92]	; (1768 <calculate_lcv_control_params+0x130>)
    170a:	9802      	ldr	r0, [sp, #8]
    170c:	9903      	ldr	r1, [sp, #12]
    170e:	4c18      	ldr	r4, [pc, #96]	; (1770 <calculate_lcv_control_params+0x138>)
    1710:	47a0      	blx	r4
    1712:	0002      	movs	r2, r0
    1714:	000b      	movs	r3, r1
    1716:	9800      	ldr	r0, [sp, #0]
    1718:	9901      	ldr	r1, [sp, #4]
    171a:	4c0a      	ldr	r4, [pc, #40]	; (1744 <calculate_lcv_control_params+0x10c>)
    171c:	47a0      	blx	r4
    171e:	4b0a      	ldr	r3, [pc, #40]	; (1748 <calculate_lcv_control_params+0x110>)
    1720:	4798      	blx	r3
    1722:	1c04      	adds	r4, r0, #0
		control->peep_hold_ms =	section_size_ms * (state->setting_state.ie_ratio_tenths * 0.1);
    1724:	47a8      	blx	r5
    1726:	9a02      	ldr	r2, [sp, #8]
    1728:	9b03      	ldr	r3, [sp, #12]
    172a:	47b0      	blx	r6
    172c:	4b13      	ldr	r3, [pc, #76]	; (177c <calculate_lcv_control_params+0x144>)
    172e:	4798      	blx	r3
    1730:	60f8      	str	r0, [r7, #12]
		control->pip_hold_ms = section_size_ms; // 1 section by definition
    1732:	1c20      	adds	r0, r4, #0
    1734:	4b10      	ldr	r3, [pc, #64]	; (1778 <calculate_lcv_control_params+0x140>)
    1736:	4798      	blx	r3
    1738:	6078      	str	r0, [r7, #4]
    173a:	e7d0      	b.n	16de <calculate_lcv_control_params+0xa6>
    173c:	000073e5 	.word	0x000073e5
    1740:	40ed4c00 	.word	0x40ed4c00
    1744:	00005fe9 	.word	0x00005fe9
    1748:	0000757d 	.word	0x0000757d
    174c:	0000589d 	.word	0x0000589d
    1750:	00005525 	.word	0x00005525
    1754:	00004b91 	.word	0x00004b91
    1758:	000015e1 	.word	0x000015e1
    175c:	9999999a 	.word	0x9999999a
    1760:	3fb99999 	.word	0x3fb99999
    1764:	00006851 	.word	0x00006851
    1768:	3ff00000 	.word	0x3ff00000
    176c:	000074d9 	.word	0x000074d9
    1770:	000059c9 	.word	0x000059c9
    1774:	000052e5 	.word	0x000052e5
    1778:	0000585d 	.word	0x0000585d
    177c:	0000737d 	.word	0x0000737d

00001780 <run_controller>:
 *	\param state Pointer to the state structure holding current and set parameters
 *	\param control Pointer to the control structure defining the pressure profile
 *	\param params Pointer to the structure holding controller tuning parameters
 */
 float run_controller(lcv_state_t * state, lcv_control_t * control, controller_param_t * params)
 {
    1780:	b5f0      	push	{r4, r5, r6, r7, lr}
    1782:	46de      	mov	lr, fp
    1784:	4657      	mov	r7, sl
    1786:	464e      	mov	r6, r9
    1788:	b5c0      	push	{r6, r7, lr}
    178a:	b084      	sub	sp, #16
    178c:	0007      	movs	r7, r0
    178e:	000c      	movs	r4, r1
    1790:	0016      	movs	r6, r2
	static uint32_t last_time_ms = 0;
	static start_of_current_profile_time_ms = 0;
	uint32_t current_time_ms = xTaskGetTickCount() * portTICK_PERIOD_MS;
    1792:	4b7c      	ldr	r3, [pc, #496]	; (1984 <run_controller+0x204>)
    1794:	4798      	blx	r3
    1796:	0005      	movs	r5, r0

	// TODO make sure at enable transition, pressure setpoint starts at PEEP always!

	// First, determine what the new setpoint should be
	// Updates profile if enters a new profile
	start_of_current_profile_time_ms = calculate_new_setpoint(current_time_ms, start_of_current_profile_time_ms, state, control);
    1798:	4b7b      	ldr	r3, [pc, #492]	; (1988 <run_controller+0x208>)
	uint32_t time_into_profile = current_time_ms - stage_start_time_ms;
    179a:	6818      	ldr	r0, [r3, #0]
    179c:	1b40      	subs	r0, r0, r5
	if(time_into_profile < control->peep_to_pip_rampup_ms)
    179e:	6823      	ldr	r3, [r4, #0]
    17a0:	4699      	mov	r9, r3
    17a2:	4298      	cmp	r0, r3
    17a4:	d314      	bcc.n	17d0 <run_controller+0x50>
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms))
    17a6:	6863      	ldr	r3, [r4, #4]
    17a8:	444b      	add	r3, r9
    17aa:	4298      	cmp	r0, r3
    17ac:	d200      	bcs.n	17b0 <run_controller+0x30>
    17ae:	e086      	b.n	18be <run_controller+0x13e>
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms))
    17b0:	68a2      	ldr	r2, [r4, #8]
    17b2:	4693      	mov	fp, r2
    17b4:	189a      	adds	r2, r3, r2
    17b6:	4290      	cmp	r0, r2
    17b8:	d200      	bcs.n	17bc <run_controller+0x3c>
    17ba:	e083      	b.n	18c4 <run_controller+0x144>
	else if(time_into_profile < (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms + control->peep_hold_ms))
    17bc:	68e3      	ldr	r3, [r4, #12]
    17be:	469c      	mov	ip, r3
    17c0:	4462      	add	r2, ip
    17c2:	4290      	cmp	r0, r2
    17c4:	d200      	bcs.n	17c8 <run_controller+0x48>
    17c6:	e0a0      	b.n	190a <run_controller+0x18a>
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    17c8:	68bb      	ldr	r3, [r7, #8]
    17ca:	6123      	str	r3, [r4, #16]
		new_state_start = stage_start_time_ms + (control->peep_to_pip_rampup_ms + control->pip_hold_ms + control->pip_to_peep_rampdown_ms + control->peep_hold_ms);
    17cc:	18ad      	adds	r5, r5, r2
    17ce:	e014      	b.n	17fa <run_controller+0x7a>
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    17d0:	68bb      	ldr	r3, [r7, #8]
    17d2:	469a      	mov	sl, r3
    17d4:	6123      	str	r3, [r4, #16]
		control->pressure_set_point_cm_h20 += (int32_t) ((float) (time_into_profile) / (float) control->peep_to_pip_rampup_ms) * 
    17d6:	4b6d      	ldr	r3, [pc, #436]	; (198c <run_controller+0x20c>)
    17d8:	4798      	blx	r3
    17da:	9000      	str	r0, [sp, #0]
    17dc:	4648      	mov	r0, r9
    17de:	4b6c      	ldr	r3, [pc, #432]	; (1990 <run_controller+0x210>)
    17e0:	4798      	blx	r3
    17e2:	1c01      	adds	r1, r0, #0
    17e4:	9800      	ldr	r0, [sp, #0]
    17e6:	4b6b      	ldr	r3, [pc, #428]	; (1994 <run_controller+0x214>)
    17e8:	4798      	blx	r3
    17ea:	4b6b      	ldr	r3, [pc, #428]	; (1998 <run_controller+0x218>)
    17ec:	4798      	blx	r3
												(state->setting_state.pip_cm_h20 - state->setting_state.peep_cm_h20);
    17ee:	68fb      	ldr	r3, [r7, #12]
    17f0:	68ba      	ldr	r2, [r7, #8]
    17f2:	1a9b      	subs	r3, r3, r2
		control->pressure_set_point_cm_h20 += (int32_t) ((float) (time_into_profile) / (float) control->peep_to_pip_rampup_ms) * 
    17f4:	4358      	muls	r0, r3
    17f6:	4450      	add	r0, sl
    17f8:	6120      	str	r0, [r4, #16]
	start_of_current_profile_time_ms = calculate_new_setpoint(current_time_ms, start_of_current_profile_time_ms, state, control);
    17fa:	4b63      	ldr	r3, [pc, #396]	; (1988 <run_controller+0x208>)
    17fc:	601d      	str	r5, [r3, #0]
	float error = control->pressure_set_point_cm_h20 - control->pressure_current_cm_h20;
    17fe:	6923      	ldr	r3, [r4, #16]
    1800:	4699      	mov	r9, r3
    1802:	6960      	ldr	r0, [r4, #20]
    1804:	1a18      	subs	r0, r3, r0
    1806:	4f62      	ldr	r7, [pc, #392]	; (1990 <run_controller+0x210>)
    1808:	47b8      	blx	r7
    180a:	1c04      	adds	r4, r0, #0
	error_derivative = alpha*(error-last_error) + (1.0 - alpha)*error_derivative;
    180c:	4b63      	ldr	r3, [pc, #396]	; (199c <run_controller+0x21c>)
    180e:	6819      	ldr	r1, [r3, #0]
    1810:	4b63      	ldr	r3, [pc, #396]	; (19a0 <run_controller+0x220>)
    1812:	4798      	blx	r3
    1814:	4963      	ldr	r1, [pc, #396]	; (19a4 <run_controller+0x224>)
    1816:	4b64      	ldr	r3, [pc, #400]	; (19a8 <run_controller+0x228>)
    1818:	4798      	blx	r3
    181a:	4d64      	ldr	r5, [pc, #400]	; (19ac <run_controller+0x22c>)
    181c:	47a8      	blx	r5
    181e:	9000      	str	r0, [sp, #0]
    1820:	9101      	str	r1, [sp, #4]
    1822:	4b63      	ldr	r3, [pc, #396]	; (19b0 <run_controller+0x230>)
    1824:	469b      	mov	fp, r3
    1826:	6818      	ldr	r0, [r3, #0]
    1828:	47a8      	blx	r5
    182a:	2280      	movs	r2, #128	; 0x80
    182c:	05d2      	lsls	r2, r2, #23
    182e:	4b61      	ldr	r3, [pc, #388]	; (19b4 <run_controller+0x234>)
    1830:	4d61      	ldr	r5, [pc, #388]	; (19b8 <run_controller+0x238>)
    1832:	47a8      	blx	r5
    1834:	0002      	movs	r2, r0
    1836:	000b      	movs	r3, r1
    1838:	9800      	ldr	r0, [sp, #0]
    183a:	9901      	ldr	r1, [sp, #4]
    183c:	4d5f      	ldr	r5, [pc, #380]	; (19bc <run_controller+0x23c>)
    183e:	47a8      	blx	r5
    1840:	4b5f      	ldr	r3, [pc, #380]	; (19c0 <run_controller+0x240>)
    1842:	4798      	blx	r3
    1844:	9000      	str	r0, [sp, #0]
    1846:	465a      	mov	r2, fp
    1848:	6010      	str	r0, [r2, #0]
	if(abs(error) < params->integral_enable_error_range)
    184a:	1c20      	adds	r0, r4, #0
    184c:	4b52      	ldr	r3, [pc, #328]	; (1998 <run_controller+0x218>)
    184e:	4798      	blx	r3
    1850:	17c3      	asrs	r3, r0, #31
    1852:	18c0      	adds	r0, r0, r3
    1854:	4058      	eors	r0, r3
    1856:	47b8      	blx	r7
    1858:	6971      	ldr	r1, [r6, #20]
    185a:	4b5a      	ldr	r3, [pc, #360]	; (19c4 <run_controller+0x244>)
    185c:	4798      	blx	r3
    185e:	2800      	cmp	r0, #0
    1860:	d056      	beq.n	1910 <run_controller+0x190>
		error_integral += error;
    1862:	4f59      	ldr	r7, [pc, #356]	; (19c8 <run_controller+0x248>)
    1864:	6839      	ldr	r1, [r7, #0]
    1866:	1c20      	adds	r0, r4, #0
    1868:	4b58      	ldr	r3, [pc, #352]	; (19cc <run_controller+0x24c>)
    186a:	4798      	blx	r3
    186c:	6038      	str	r0, [r7, #0]
		if(abs(error_integral * params->ki) > params->interal_antiwindup)
    186e:	68b2      	ldr	r2, [r6, #8]
    1870:	6937      	ldr	r7, [r6, #16]
    1872:	9202      	str	r2, [sp, #8]
    1874:	1c11      	adds	r1, r2, #0
    1876:	1c05      	adds	r5, r0, #0
    1878:	4b4b      	ldr	r3, [pc, #300]	; (19a8 <run_controller+0x228>)
    187a:	4798      	blx	r3
    187c:	4b46      	ldr	r3, [pc, #280]	; (1998 <run_controller+0x218>)
    187e:	4798      	blx	r3
    1880:	17c3      	asrs	r3, r0, #31
    1882:	18c0      	adds	r0, r0, r3
    1884:	4058      	eors	r0, r3
    1886:	4b42      	ldr	r3, [pc, #264]	; (1990 <run_controller+0x210>)
    1888:	4798      	blx	r3
    188a:	1c39      	adds	r1, r7, #0
    188c:	4b50      	ldr	r3, [pc, #320]	; (19d0 <run_controller+0x250>)
    188e:	4798      	blx	r3
    1890:	2800      	cmp	r0, #0
    1892:	d040      	beq.n	1916 <run_controller+0x196>
			error_integral	= (error_integral/abs(error_integral)) * (params->interal_antiwindup) / params->ki;
    1894:	9503      	str	r5, [sp, #12]
    1896:	1c28      	adds	r0, r5, #0
    1898:	4b3f      	ldr	r3, [pc, #252]	; (1998 <run_controller+0x218>)
    189a:	4798      	blx	r3
    189c:	17c3      	asrs	r3, r0, #31
    189e:	18c0      	adds	r0, r0, r3
    18a0:	4058      	eors	r0, r3
    18a2:	4b3b      	ldr	r3, [pc, #236]	; (1990 <run_controller+0x210>)
    18a4:	4798      	blx	r3
    18a6:	1c01      	adds	r1, r0, #0
    18a8:	4d3a      	ldr	r5, [pc, #232]	; (1994 <run_controller+0x214>)
    18aa:	9803      	ldr	r0, [sp, #12]
    18ac:	47a8      	blx	r5
    18ae:	1c39      	adds	r1, r7, #0
    18b0:	4b3d      	ldr	r3, [pc, #244]	; (19a8 <run_controller+0x228>)
    18b2:	4798      	blx	r3
    18b4:	9902      	ldr	r1, [sp, #8]
    18b6:	47a8      	blx	r5
    18b8:	4b43      	ldr	r3, [pc, #268]	; (19c8 <run_controller+0x248>)
    18ba:	6018      	str	r0, [r3, #0]
    18bc:	e02b      	b.n	1916 <run_controller+0x196>
		control->pressure_set_point_cm_h20 = state->setting_state.pip_cm_h20;
    18be:	68fb      	ldr	r3, [r7, #12]
    18c0:	6123      	str	r3, [r4, #16]
    18c2:	e79a      	b.n	17fa <run_controller+0x7a>
		control->pressure_set_point_cm_h20 = state->setting_state.pip_cm_h20;
    18c4:	68fa      	ldr	r2, [r7, #12]
    18c6:	4692      	mov	sl, r2
    18c8:	6122      	str	r2, [r4, #16]
		float section_dt = time_into_profile - (control->peep_to_pip_rampup_ms + control->pip_hold_ms);
    18ca:	1ac0      	subs	r0, r0, r3
    18cc:	4b2f      	ldr	r3, [pc, #188]	; (198c <run_controller+0x20c>)
    18ce:	4798      	blx	r3
    18d0:	9000      	str	r0, [sp, #0]
		control->pressure_set_point_cm_h20 += (section_dt / (float) control->pip_to_peep_rampdown_ms) * (state->setting_state.peep_cm_h20 - state->setting_state.pip_cm_h20);
    18d2:	4b2f      	ldr	r3, [pc, #188]	; (1990 <run_controller+0x210>)
    18d4:	4699      	mov	r9, r3
    18d6:	4658      	mov	r0, fp
    18d8:	4798      	blx	r3
    18da:	1c01      	adds	r1, r0, #0
    18dc:	9800      	ldr	r0, [sp, #0]
    18de:	4b2d      	ldr	r3, [pc, #180]	; (1994 <run_controller+0x214>)
    18e0:	4798      	blx	r3
    18e2:	9000      	str	r0, [sp, #0]
    18e4:	68b8      	ldr	r0, [r7, #8]
    18e6:	68fb      	ldr	r3, [r7, #12]
    18e8:	1ac0      	subs	r0, r0, r3
    18ea:	47c8      	blx	r9
    18ec:	1c01      	adds	r1, r0, #0
    18ee:	9800      	ldr	r0, [sp, #0]
    18f0:	4b2d      	ldr	r3, [pc, #180]	; (19a8 <run_controller+0x228>)
    18f2:	4798      	blx	r3
    18f4:	1c07      	adds	r7, r0, #0
    18f6:	4650      	mov	r0, sl
    18f8:	47c8      	blx	r9
    18fa:	1c01      	adds	r1, r0, #0
    18fc:	1c38      	adds	r0, r7, #0
    18fe:	4b33      	ldr	r3, [pc, #204]	; (19cc <run_controller+0x24c>)
    1900:	4798      	blx	r3
    1902:	4b25      	ldr	r3, [pc, #148]	; (1998 <run_controller+0x218>)
    1904:	4798      	blx	r3
    1906:	6120      	str	r0, [r4, #16]
    1908:	e777      	b.n	17fa <run_controller+0x7a>
		control->pressure_set_point_cm_h20 = state->setting_state.peep_cm_h20;
    190a:	68bb      	ldr	r3, [r7, #8]
    190c:	6123      	str	r3, [r4, #16]
    190e:	e774      	b.n	17fa <run_controller+0x7a>
		error_integral = 0.0;
    1910:	2200      	movs	r2, #0
    1912:	4b2d      	ldr	r3, [pc, #180]	; (19c8 <run_controller+0x248>)
    1914:	601a      	str	r2, [r3, #0]
	float output = params->kf * control->pressure_set_point_cm_h20 +
    1916:	4648      	mov	r0, r9
    1918:	4b1d      	ldr	r3, [pc, #116]	; (1990 <run_controller+0x210>)
    191a:	4798      	blx	r3
    191c:	4f22      	ldr	r7, [pc, #136]	; (19a8 <run_controller+0x228>)
    191e:	6831      	ldr	r1, [r6, #0]
    1920:	47b8      	blx	r7
    1922:	9002      	str	r0, [sp, #8]
					params->kp * error +
    1924:	6871      	ldr	r1, [r6, #4]
    1926:	1c20      	adds	r0, r4, #0
    1928:	47b8      	blx	r7
    192a:	1c01      	adds	r1, r0, #0
	float output = params->kf * control->pressure_set_point_cm_h20 +
    192c:	4d27      	ldr	r5, [pc, #156]	; (19cc <run_controller+0x24c>)
    192e:	9802      	ldr	r0, [sp, #8]
    1930:	47a8      	blx	r5
    1932:	9002      	str	r0, [sp, #8]
					params->ki * error_integral +
    1934:	4b24      	ldr	r3, [pc, #144]	; (19c8 <run_controller+0x248>)
    1936:	6819      	ldr	r1, [r3, #0]
    1938:	68b0      	ldr	r0, [r6, #8]
    193a:	47b8      	blx	r7
    193c:	1c01      	adds	r1, r0, #0
					params->kp * error +
    193e:	9802      	ldr	r0, [sp, #8]
    1940:	47a8      	blx	r5
    1942:	9002      	str	r0, [sp, #8]
					params->kd * error_derivative;
    1944:	68f1      	ldr	r1, [r6, #12]
    1946:	9800      	ldr	r0, [sp, #0]
    1948:	47b8      	blx	r7
    194a:	1c01      	adds	r1, r0, #0
	float output = params->kf * control->pressure_set_point_cm_h20 +
    194c:	9802      	ldr	r0, [sp, #8]
    194e:	47a8      	blx	r5
    1950:	1c05      	adds	r5, r0, #0
	if(output > params->max_output)
    1952:	69b7      	ldr	r7, [r6, #24]
    1954:	1c39      	adds	r1, r7, #0
    1956:	4b1e      	ldr	r3, [pc, #120]	; (19d0 <run_controller+0x250>)
    1958:	4798      	blx	r3
    195a:	2800      	cmp	r0, #0
    195c:	d000      	beq.n	1960 <run_controller+0x1e0>
		output = params->max_output;
    195e:	1c3d      	adds	r5, r7, #0
	if(output < params->min_output)
    1960:	69f6      	ldr	r6, [r6, #28]
    1962:	1c29      	adds	r1, r5, #0
    1964:	1c30      	adds	r0, r6, #0
    1966:	4b1a      	ldr	r3, [pc, #104]	; (19d0 <run_controller+0x250>)
    1968:	4798      	blx	r3
    196a:	2800      	cmp	r0, #0
    196c:	d000      	beq.n	1970 <run_controller+0x1f0>
		output = params->min_output;
    196e:	1c35      	adds	r5, r6, #0
	last_error = error;
    1970:	4b0a      	ldr	r3, [pc, #40]	; (199c <run_controller+0x21c>)
    1972:	601c      	str	r4, [r3, #0]

	// Then, run the controller to track this setpoint
	float output = pidf_control(control, params);
	last_time_ms = current_time_ms;
	return output;
    1974:	1c28      	adds	r0, r5, #0
    1976:	b004      	add	sp, #16
    1978:	bc1c      	pop	{r2, r3, r4}
    197a:	4691      	mov	r9, r2
    197c:	469a      	mov	sl, r3
    197e:	46a3      	mov	fp, r4
    1980:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	00002ef1 	.word	0x00002ef1
    1988:	20004f2c 	.word	0x20004f2c
    198c:	0000593d 	.word	0x0000593d
    1990:	0000589d 	.word	0x0000589d
    1994:	00004f05 	.word	0x00004f05
    1998:	0000585d 	.word	0x0000585d
    199c:	20004f28 	.word	0x20004f28
    19a0:	00005525 	.word	0x00005525
    19a4:	3f333333 	.word	0x3f333333
    19a8:	000052e5 	.word	0x000052e5
    19ac:	000074d9 	.word	0x000074d9
    19b0:	20004f20 	.word	0x20004f20
    19b4:	3fd33333 	.word	0x3fd33333
    19b8:	00006851 	.word	0x00006851
    19bc:	000059c9 	.word	0x000059c9
    19c0:	0000757d 	.word	0x0000757d
    19c4:	00004b91 	.word	0x00004b91
    19c8:	20004f24 	.word	0x20004f24
    19cc:	00004be1 	.word	0x00004be1
    19d0:	00004bb9 	.word	0x00004bb9

000019d4 <flow_sensor_slm_callback>:
*	\brief Callback to handle the measurements from the flow sensor
*
*	\param module Pointer to I2C master module
*/
static void flow_sensor_slm_callback(struct i2c_master_module *const module)
{
    19d4:	b510      	push	{r4, lr}
	// WARNING: ISR context
	uint8_t read_crc = read_slm_buffer[2];
    19d6:	4b16      	ldr	r3, [pc, #88]	; (1a30 <flow_sensor_slm_callback+0x5c>)
    19d8:	7899      	ldrb	r1, [r3, #2]
    19da:	b2c9      	uxtb	r1, r1
	 { crc ^= *(data+byteCtr);
    19dc:	781b      	ldrb	r3, [r3, #0]
    19de:	2208      	movs	r2, #8
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
    19e0:	2431      	movs	r4, #49	; 0x31
    19e2:	e006      	b.n	19f2 <flow_sensor_slm_callback+0x1e>
    19e4:	005b      	lsls	r3, r3, #1
    19e6:	4063      	eors	r3, r4
    19e8:	b2db      	uxtb	r3, r3
    19ea:	3a01      	subs	r2, #1
    19ec:	b2d2      	uxtb	r2, r2
		 for (uint8_t bit = 8; bit > 0; --bit)
    19ee:	2a00      	cmp	r2, #0
    19f0:	d005      	beq.n	19fe <flow_sensor_slm_callback+0x2a>
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
    19f2:	b258      	sxtb	r0, r3
    19f4:	2800      	cmp	r0, #0
    19f6:	dbf5      	blt.n	19e4 <flow_sensor_slm_callback+0x10>
			 else crc = (crc << 1);
    19f8:	005b      	lsls	r3, r3, #1
    19fa:	b2db      	uxtb	r3, r3
    19fc:	e7f5      	b.n	19ea <flow_sensor_slm_callback+0x16>
	 { crc ^= *(data+byteCtr);
    19fe:	4a0c      	ldr	r2, [pc, #48]	; (1a30 <flow_sensor_slm_callback+0x5c>)
    1a00:	7852      	ldrb	r2, [r2, #1]
    1a02:	4053      	eors	r3, r2
    1a04:	2208      	movs	r2, #8
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
    1a06:	2431      	movs	r4, #49	; 0x31
    1a08:	e006      	b.n	1a18 <flow_sensor_slm_callback+0x44>
    1a0a:	005b      	lsls	r3, r3, #1
    1a0c:	4063      	eors	r3, r4
    1a0e:	b2db      	uxtb	r3, r3
    1a10:	3a01      	subs	r2, #1
    1a12:	b2d2      	uxtb	r2, r2
		 for (uint8_t bit = 8; bit > 0; --bit)
    1a14:	2a00      	cmp	r2, #0
    1a16:	d005      	beq.n	1a24 <flow_sensor_slm_callback+0x50>
		 { if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
    1a18:	b258      	sxtb	r0, r3
    1a1a:	2800      	cmp	r0, #0
    1a1c:	dbf5      	blt.n	1a0a <flow_sensor_slm_callback+0x36>
			 else crc = (crc << 1);
    1a1e:	005b      	lsls	r3, r3, #1
    1a20:	b2db      	uxtb	r3, r3
    1a22:	e7f5      	b.n	1a10 <flow_sensor_slm_callback+0x3c>
	if(!flow_sensor_crc(read_slm_buffer, 2, read_crc))
    1a24:	4299      	cmp	r1, r3
    1a26:	d102      	bne.n	1a2e <flow_sensor_slm_callback+0x5a>
	{
		return;
	}

	uint32_t raw_rate = read_slm_buffer[1] | (read_slm_buffer[0] << 8);
    1a28:	4b01      	ldr	r3, [pc, #4]	; (1a30 <flow_sensor_slm_callback+0x5c>)
    1a2a:	785a      	ldrb	r2, [r3, #1]
    1a2c:	781b      	ldrb	r3, [r3, #0]
	float flow_rate = (float) ((int32_t) raw_rate - (int32_t) SFM3300_OFFSET_FLOW) / SFM3300_SCALE_FACTOR_FLOW;
	// TODO do something with it
}
    1a2e:	bd10      	pop	{r4, pc}
    1a30:	20004f30 	.word	0x20004f30

00001a34 <flow_sensor_init>:
*	\brief Sets up callback handler for flow sensor measurements
*
*	\param i2c_mod Pointer to I2C master module
*/
void flow_sensor_init(struct i2c_master_module * i2c_mod)
{
    1a34:	b510      	push	{r4, lr}
    1a36:	0004      	movs	r4, r0
	// Set up I2C callback
	i2c_master_register_callback(i2c_mod, flow_sensor_slm_callback, I2C_MASTER_CALLBACK_READ_COMPLETE);
    1a38:	2201      	movs	r2, #1
    1a3a:	4904      	ldr	r1, [pc, #16]	; (1a4c <flow_sensor_init+0x18>)
    1a3c:	4b04      	ldr	r3, [pc, #16]	; (1a50 <flow_sensor_init+0x1c>)
    1a3e:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	/* Mark callback as enabled */
	module->enabled_callback |= (1 << callback_type);
    1a40:	7e63      	ldrb	r3, [r4, #25]
    1a42:	2202      	movs	r2, #2
    1a44:	4313      	orrs	r3, r2
    1a46:	7663      	strb	r3, [r4, #25]
	i2c_master_enable_callback(i2c_mod, I2C_MASTER_CALLBACK_READ_COMPLETE);
	// TODO set priority to be FreeRTOS compatible?
}
    1a48:	bd10      	pop	{r4, pc}
    1a4a:	46c0      	nop			; (mov r8, r8)
    1a4c:	000019d5 	.word	0x000019d5
    1a50:	00000cd5 	.word	0x00000cd5

00001a54 <flow_sensor_power_on>:

inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    1a54:	2280      	movs	r2, #128	; 0x80
    1a56:	0412      	lsls	r2, r2, #16
    1a58:	4b01      	ldr	r3, [pc, #4]	; (1a60 <flow_sensor_power_on+0xc>)
    1a5a:	619a      	str	r2, [r3, #24]
*	\brief Powers on the flow sensor
*/
void flow_sensor_power_on(void)
{
	ioport_set_pin_level(FLOW_SENSOR_POWER_GPIO, FLOW_SENSOR_POWER_ACTIVE_LEVEL);
}
    1a5c:	4770      	bx	lr
    1a5e:	46c0      	nop			; (mov r8, r8)
    1a60:	41004480 	.word	0x41004480

00001a64 <flow_sensor_request_flow_slm>:
*	\brief Requests a measurement from the flow sensor and triggers another measurement
*
*	\param i2c_mod Pointer to I2C master module
*/
void flow_sensor_request_flow_slm(struct i2c_master_module * i2c_mod)
{
    1a64:	b570      	push	{r4, r5, r6, lr}
    1a66:	0005      	movs	r5, r0
	// Note: Delay is inherent between these, so must not call faster than 500Hz

	slm_read_packet.address = SFM3300_I2C_ADDRESS;
    1a68:	490b      	ldr	r1, [pc, #44]	; (1a98 <flow_sensor_request_flow_slm+0x34>)
    1a6a:	2640      	movs	r6, #64	; 0x40
    1a6c:	800e      	strh	r6, [r1, #0]
	slm_read_packet.data = read_slm_buffer;
    1a6e:	4b0b      	ldr	r3, [pc, #44]	; (1a9c <flow_sensor_request_flow_slm+0x38>)
    1a70:	604b      	str	r3, [r1, #4]
	slm_read_packet.data_length = 3;
    1a72:	2303      	movs	r3, #3
    1a74:	804b      	strh	r3, [r1, #2]
	slm_read_packet.high_speed = false;
    1a76:	2400      	movs	r4, #0
    1a78:	724c      	strb	r4, [r1, #9]
	slm_read_packet.ten_bit_address = false;
    1a7a:	720c      	strb	r4, [r1, #8]
	i2c_master_read_packet_job(i2c_mod, &slm_read_packet);
    1a7c:	4b08      	ldr	r3, [pc, #32]	; (1aa0 <flow_sensor_request_flow_slm+0x3c>)
    1a7e:	4798      	blx	r3

	static uint8_t flow_request_to_send[2] = {SFM3300_MEAS_CMD_BYTE_1, SFM3300_MEAS_CMD_BYTE_2};
	// First have to request read, delay 2ms, and then read
	slm_write_packet.address = SFM3300_I2C_ADDRESS;
    1a80:	4908      	ldr	r1, [pc, #32]	; (1aa4 <flow_sensor_request_flow_slm+0x40>)
    1a82:	800e      	strh	r6, [r1, #0]
	slm_write_packet.data = &flow_request_to_send[0];
    1a84:	4b08      	ldr	r3, [pc, #32]	; (1aa8 <flow_sensor_request_flow_slm+0x44>)
    1a86:	604b      	str	r3, [r1, #4]
	slm_write_packet.data_length = 2;
    1a88:	2302      	movs	r3, #2
    1a8a:	804b      	strh	r3, [r1, #2]
	slm_write_packet.high_speed = false;
    1a8c:	724c      	strb	r4, [r1, #9]
	slm_write_packet.ten_bit_address = false;
    1a8e:	720c      	strb	r4, [r1, #8]
	i2c_master_write_packet_job(i2c_mod, &slm_write_packet);
    1a90:	0028      	movs	r0, r5
    1a92:	4b06      	ldr	r3, [pc, #24]	; (1aac <flow_sensor_request_flow_slm+0x48>)
    1a94:	4798      	blx	r3
    1a96:	bd70      	pop	{r4, r5, r6, pc}
    1a98:	20004f34 	.word	0x20004f34
    1a9c:	20004f30 	.word	0x20004f30
    1aa0:	00000ced 	.word	0x00000ced
    1aa4:	20004f40 	.word	0x20004f40
    1aa8:	20000004 	.word	0x20000004
    1aac:	00000d11 	.word	0x00000d11

00001ab0 <send_buffer>:
	}
	return false;
}

bool send_buffer(SCREEN_TYPE screen)
{
    1ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    */
	// reorganize to this format
	static uint8_t lines_1_3_buffer[40];
	static uint8_t lines_2_4_buffer[40];

	if(screen == MAIN_SCREEN)
    1ab2:	2800      	cmp	r0, #0
    1ab4:	d004      	beq.n	1ac0 <send_buffer+0x10>
		memcpy(&lines_2_4_buffer[0], &alarm_screen_buffer[20], 20);
		memcpy(&lines_2_4_buffer[20], &alarm_screen_buffer[60], 20);
	}
	else
	{
		return false;
    1ab6:	2300      	movs	r3, #0
	else if(screen == ALARM_SCREEN)
    1ab8:	2801      	cmp	r0, #1
    1aba:	d026      	beq.n	1b0a <send_buffer+0x5a>
	screen_buffer_second_half_packet.data = lines_2_4_buffer;
	screen_buffer_second_half_packet.data_length = 40;
	screen_buffer_second_half_packet.high_speed = false;
	screen_buffer_second_half_packet.ten_bit_address = false;
	i2c_master_write_packet_job(&i2c_master_instance, &screen_buffer_second_half_packet);
}
    1abc:	0018      	movs	r0, r3
    1abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		memcpy(&lines_1_3_buffer[0], &main_screen_buffer[0], 20);
    1ac0:	4a39      	ldr	r2, [pc, #228]	; (1ba8 <send_buffer+0xf8>)
    1ac2:	4b3a      	ldr	r3, [pc, #232]	; (1bac <send_buffer+0xfc>)
    1ac4:	0011      	movs	r1, r2
    1ac6:	0018      	movs	r0, r3
    1ac8:	c870      	ldmia	r0!, {r4, r5, r6}
    1aca:	c170      	stmia	r1!, {r4, r5, r6}
    1acc:	c830      	ldmia	r0!, {r4, r5}
    1ace:	c130      	stmia	r1!, {r4, r5}
		memcpy(&lines_1_3_buffer[20], &main_screen_buffer[40], 20);
    1ad0:	3214      	adds	r2, #20
    1ad2:	0019      	movs	r1, r3
    1ad4:	3128      	adds	r1, #40	; 0x28
    1ad6:	c931      	ldmia	r1!, {r0, r4, r5}
    1ad8:	c231      	stmia	r2!, {r0, r4, r5}
    1ada:	0010      	movs	r0, r2
    1adc:	c914      	ldmia	r1!, {r2, r4}
    1ade:	c014      	stmia	r0!, {r2, r4}
		memcpy(&lines_2_4_buffer[0], &main_screen_buffer[20], 20);
    1ae0:	4a33      	ldr	r2, [pc, #204]	; (1bb0 <send_buffer+0x100>)
    1ae2:	0019      	movs	r1, r3
    1ae4:	3114      	adds	r1, #20
    1ae6:	0010      	movs	r0, r2
    1ae8:	c970      	ldmia	r1!, {r4, r5, r6}
    1aea:	c070      	stmia	r0!, {r4, r5, r6}
    1aec:	c930      	ldmia	r1!, {r4, r5}
    1aee:	c030      	stmia	r0!, {r4, r5}
		memcpy(&lines_2_4_buffer[20], &main_screen_buffer[60], 20);
    1af0:	3214      	adds	r2, #20
    1af2:	333c      	adds	r3, #60	; 0x3c
    1af4:	cb13      	ldmia	r3!, {r0, r1, r4}
    1af6:	c213      	stmia	r2!, {r0, r1, r4}
    1af8:	0011      	movs	r1, r2
    1afa:	cb05      	ldmia	r3!, {r0, r2}
    1afc:	c105      	stmia	r1!, {r0, r2}
    1afe:	4b2a      	ldr	r3, [pc, #168]	; (1ba8 <send_buffer+0xf8>)
    1b00:	4a2b      	ldr	r2, [pc, #172]	; (1bb0 <send_buffer+0x100>)
    1b02:	0018      	movs	r0, r3
    1b04:	3028      	adds	r0, #40	; 0x28
			lines_1_3_buffer[i] = 0x20; // ASCII space
    1b06:	2420      	movs	r4, #32
    1b08:	e023      	b.n	1b52 <send_buffer+0xa2>
		memcpy(&lines_1_3_buffer[0], &alarm_screen_buffer[0], 20);
    1b0a:	4a27      	ldr	r2, [pc, #156]	; (1ba8 <send_buffer+0xf8>)
    1b0c:	4b29      	ldr	r3, [pc, #164]	; (1bb4 <send_buffer+0x104>)
    1b0e:	0011      	movs	r1, r2
    1b10:	0018      	movs	r0, r3
    1b12:	c870      	ldmia	r0!, {r4, r5, r6}
    1b14:	c170      	stmia	r1!, {r4, r5, r6}
    1b16:	c830      	ldmia	r0!, {r4, r5}
    1b18:	c130      	stmia	r1!, {r4, r5}
		memcpy(&lines_1_3_buffer[20], &alarm_screen_buffer[40], 20);
    1b1a:	3214      	adds	r2, #20
    1b1c:	0019      	movs	r1, r3
    1b1e:	3128      	adds	r1, #40	; 0x28
    1b20:	c931      	ldmia	r1!, {r0, r4, r5}
    1b22:	c231      	stmia	r2!, {r0, r4, r5}
    1b24:	0010      	movs	r0, r2
    1b26:	c914      	ldmia	r1!, {r2, r4}
    1b28:	c014      	stmia	r0!, {r2, r4}
		memcpy(&lines_2_4_buffer[0], &alarm_screen_buffer[20], 20);
    1b2a:	4a21      	ldr	r2, [pc, #132]	; (1bb0 <send_buffer+0x100>)
    1b2c:	0019      	movs	r1, r3
    1b2e:	3114      	adds	r1, #20
    1b30:	0010      	movs	r0, r2
    1b32:	c970      	ldmia	r1!, {r4, r5, r6}
    1b34:	c070      	stmia	r0!, {r4, r5, r6}
    1b36:	c930      	ldmia	r1!, {r4, r5}
    1b38:	c030      	stmia	r0!, {r4, r5}
		memcpy(&lines_2_4_buffer[20], &alarm_screen_buffer[60], 20);
    1b3a:	3214      	adds	r2, #20
    1b3c:	333c      	adds	r3, #60	; 0x3c
    1b3e:	cb13      	ldmia	r3!, {r0, r1, r4}
    1b40:	c213      	stmia	r2!, {r0, r1, r4}
    1b42:	0011      	movs	r1, r2
    1b44:	cb05      	ldmia	r3!, {r0, r2}
    1b46:	c105      	stmia	r1!, {r0, r2}
    1b48:	e7d9      	b.n	1afe <send_buffer+0x4e>
    1b4a:	3301      	adds	r3, #1
    1b4c:	3201      	adds	r2, #1
	for(int32_t i = 0; i < 40; i++)
    1b4e:	4283      	cmp	r3, r0
    1b50:	d008      	beq.n	1b64 <send_buffer+0xb4>
		if(lines_1_3_buffer[i] < 0x07)
    1b52:	7819      	ldrb	r1, [r3, #0]
    1b54:	2906      	cmp	r1, #6
    1b56:	d800      	bhi.n	1b5a <send_buffer+0xaa>
			lines_1_3_buffer[i] = 0x20; // ASCII space
    1b58:	701c      	strb	r4, [r3, #0]
		if(lines_2_4_buffer[i] < 0x07)
    1b5a:	7811      	ldrb	r1, [r2, #0]
    1b5c:	2906      	cmp	r1, #6
    1b5e:	d8f4      	bhi.n	1b4a <send_buffer+0x9a>
			lines_2_4_buffer[i] = 0x20; // ASCII space
    1b60:	7014      	strb	r4, [r2, #0]
    1b62:	e7f2      	b.n	1b4a <send_buffer+0x9a>
	cursor_set_packet.address = LCD_I2C_ADDRESS;
    1b64:	4914      	ldr	r1, [pc, #80]	; (1bb8 <send_buffer+0x108>)
    1b66:	2628      	movs	r6, #40	; 0x28
    1b68:	800e      	strh	r6, [r1, #0]
	cursor_set_packet.data = cursor_set;
    1b6a:	4b14      	ldr	r3, [pc, #80]	; (1bbc <send_buffer+0x10c>)
    1b6c:	604b      	str	r3, [r1, #4]
	cursor_set_packet.data_length = 3;
    1b6e:	2303      	movs	r3, #3
    1b70:	804b      	strh	r3, [r1, #2]
	cursor_set_packet.high_speed = false;
    1b72:	2400      	movs	r4, #0
    1b74:	724c      	strb	r4, [r1, #9]
	cursor_set_packet.ten_bit_address = false;
    1b76:	720c      	strb	r4, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &cursor_set_packet);
    1b78:	4d11      	ldr	r5, [pc, #68]	; (1bc0 <send_buffer+0x110>)
    1b7a:	0028      	movs	r0, r5
    1b7c:	4f11      	ldr	r7, [pc, #68]	; (1bc4 <send_buffer+0x114>)
    1b7e:	47b8      	blx	r7
	screen_buffer_first_half_packet.address = LCD_I2C_ADDRESS;
    1b80:	4911      	ldr	r1, [pc, #68]	; (1bc8 <send_buffer+0x118>)
    1b82:	800e      	strh	r6, [r1, #0]
	screen_buffer_first_half_packet.data = lines_1_3_buffer;
    1b84:	4b08      	ldr	r3, [pc, #32]	; (1ba8 <send_buffer+0xf8>)
    1b86:	604b      	str	r3, [r1, #4]
	screen_buffer_first_half_packet.data_length = 40;
    1b88:	804e      	strh	r6, [r1, #2]
	screen_buffer_first_half_packet.high_speed = false;
    1b8a:	724c      	strb	r4, [r1, #9]
	screen_buffer_first_half_packet.ten_bit_address = false;
    1b8c:	720c      	strb	r4, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &screen_buffer_first_half_packet);
    1b8e:	0028      	movs	r0, r5
    1b90:	47b8      	blx	r7
	screen_buffer_second_half_packet.address = LCD_I2C_ADDRESS;
    1b92:	490e      	ldr	r1, [pc, #56]	; (1bcc <send_buffer+0x11c>)
    1b94:	800e      	strh	r6, [r1, #0]
	screen_buffer_second_half_packet.data = lines_2_4_buffer;
    1b96:	4b06      	ldr	r3, [pc, #24]	; (1bb0 <send_buffer+0x100>)
    1b98:	604b      	str	r3, [r1, #4]
	screen_buffer_second_half_packet.data_length = 40;
    1b9a:	804e      	strh	r6, [r1, #2]
	screen_buffer_second_half_packet.high_speed = false;
    1b9c:	724c      	strb	r4, [r1, #9]
	screen_buffer_second_half_packet.ten_bit_address = false;
    1b9e:	720c      	strb	r4, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &screen_buffer_second_half_packet);
    1ba0:	0028      	movs	r0, r5
    1ba2:	47b8      	blx	r7
}
    1ba4:	e78a      	b.n	1abc <send_buffer+0xc>
    1ba6:	46c0      	nop			; (mov r8, r8)
    1ba8:	20004ff0 	.word	0x20004ff0
    1bac:	20005040 	.word	0x20005040
    1bb0:	20005018 	.word	0x20005018
    1bb4:	20004f4c 	.word	0x20004f4c
    1bb8:	20004fb4 	.word	0x20004fb4
    1bbc:	20000008 	.word	0x20000008
    1bc0:	20004fc8 	.word	0x20004fc8
    1bc4:	00000d11 	.word	0x00000d11
    1bc8:	2000509c 	.word	0x2000509c
    1bcc:	200050a8 	.word	0x200050a8

00001bd0 <set_contrast>:

bool set_contrast(uint8_t level)
{
    1bd0:	b510      	push	{r4, lr}
	if(level < 1 || level > 50)
    1bd2:	1e42      	subs	r2, r0, #1
	{
		return false;
    1bd4:	2300      	movs	r3, #0
	if(level < 1 || level > 50)
    1bd6:	2a31      	cmp	r2, #49	; 0x31
    1bd8:	d901      	bls.n	1bde <set_contrast+0xe>
	contrast_packet.data_length = 3;
	contrast_packet.high_speed = false;
	contrast_packet.ten_bit_address = false;
	i2c_master_write_packet_job(&i2c_master_instance, &contrast_packet);
	return true;
}
    1bda:	0018      	movs	r0, r3
    1bdc:	bd10      	pop	{r4, pc}
	data_to_send[0] = LCD_PREFIX;
    1bde:	4b0a      	ldr	r3, [pc, #40]	; (1c08 <set_contrast+0x38>)
    1be0:	22fe      	movs	r2, #254	; 0xfe
    1be2:	701a      	strb	r2, [r3, #0]
	data_to_send[1] = LCD_COMMAND_SET_CONTRAST;
    1be4:	3aac      	subs	r2, #172	; 0xac
    1be6:	705a      	strb	r2, [r3, #1]
	data_to_send[2] = level;
    1be8:	7098      	strb	r0, [r3, #2]
	contrast_packet.address = LCD_I2C_ADDRESS;
    1bea:	4908      	ldr	r1, [pc, #32]	; (1c0c <set_contrast+0x3c>)
    1bec:	3a2a      	subs	r2, #42	; 0x2a
    1bee:	800a      	strh	r2, [r1, #0]
	contrast_packet.data = data_to_send;
    1bf0:	604b      	str	r3, [r1, #4]
	contrast_packet.data_length = 3;
    1bf2:	2303      	movs	r3, #3
    1bf4:	804b      	strh	r3, [r1, #2]
	contrast_packet.high_speed = false;
    1bf6:	2300      	movs	r3, #0
    1bf8:	724b      	strb	r3, [r1, #9]
	contrast_packet.ten_bit_address = false;
    1bfa:	720b      	strb	r3, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &contrast_packet);
    1bfc:	4804      	ldr	r0, [pc, #16]	; (1c10 <set_contrast+0x40>)
    1bfe:	4b05      	ldr	r3, [pc, #20]	; (1c14 <set_contrast+0x44>)
    1c00:	4798      	blx	r3
	return true;
    1c02:	2301      	movs	r3, #1
    1c04:	e7e9      	b.n	1bda <set_contrast+0xa>
    1c06:	46c0      	nop			; (mov r8, r8)
    1c08:	20004fc0 	.word	0x20004fc0
    1c0c:	20004fa8 	.word	0x20004fa8
    1c10:	20004fc8 	.word	0x20004fc8
    1c14:	00000d11 	.word	0x00000d11

00001c18 <set_backlight>:

bool set_backlight(uint8_t level)
{
    1c18:	b510      	push	{r4, lr}
	if(level < 1 || level > 8)
    1c1a:	1e42      	subs	r2, r0, #1
	{
		return false;
    1c1c:	2300      	movs	r3, #0
	if(level < 1 || level > 8)
    1c1e:	2a07      	cmp	r2, #7
    1c20:	d901      	bls.n	1c26 <set_backlight+0xe>
	backlight_packet.data_length = 3;
	backlight_packet.high_speed = false;
	backlight_packet.ten_bit_address = false;
	i2c_master_write_packet_job(&i2c_master_instance, &backlight_packet);
	return true;
}
    1c22:	0018      	movs	r0, r3
    1c24:	bd10      	pop	{r4, pc}
	data_to_send[0] = LCD_PREFIX;
    1c26:	4b0a      	ldr	r3, [pc, #40]	; (1c50 <set_backlight+0x38>)
    1c28:	22fe      	movs	r2, #254	; 0xfe
    1c2a:	701a      	strb	r2, [r3, #0]
	data_to_send[1] = LCD_COMMAND_SET_BRIGHTNESS;
    1c2c:	3aab      	subs	r2, #171	; 0xab
    1c2e:	705a      	strb	r2, [r3, #1]
	data_to_send[2] = level;
    1c30:	7098      	strb	r0, [r3, #2]
	backlight_packet.address = LCD_I2C_ADDRESS;
    1c32:	4908      	ldr	r1, [pc, #32]	; (1c54 <set_backlight+0x3c>)
    1c34:	3a2b      	subs	r2, #43	; 0x2b
    1c36:	800a      	strh	r2, [r1, #0]
	backlight_packet.data = data_to_send;
    1c38:	604b      	str	r3, [r1, #4]
	backlight_packet.data_length = 3;
    1c3a:	2303      	movs	r3, #3
    1c3c:	804b      	strh	r3, [r1, #2]
	backlight_packet.high_speed = false;
    1c3e:	2300      	movs	r3, #0
    1c40:	724b      	strb	r3, [r1, #9]
	backlight_packet.ten_bit_address = false;
    1c42:	720b      	strb	r3, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &backlight_packet);
    1c44:	4804      	ldr	r0, [pc, #16]	; (1c58 <set_backlight+0x40>)
    1c46:	4b05      	ldr	r3, [pc, #20]	; (1c5c <set_backlight+0x44>)
    1c48:	4798      	blx	r3
	return true;
    1c4a:	2301      	movs	r3, #1
    1c4c:	e7e9      	b.n	1c22 <set_backlight+0xa>
    1c4e:	46c0      	nop			; (mov r8, r8)
    1c50:	20004fc4 	.word	0x20004fc4
    1c54:	20004f9c 	.word	0x20004f9c
    1c58:	20004fc8 	.word	0x20004fc8
    1c5c:	00000d11 	.word	0x00000d11

00001c60 <lcd_init>:
 {
    1c60:	b530      	push	{r4, r5, lr}
    1c62:	b08f      	sub	sp, #60	; 0x3c
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    1c64:	ab01      	add	r3, sp, #4
    1c66:	4a33      	ldr	r2, [pc, #204]	; (1d34 <lcd_init+0xd4>)
    1c68:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    1c6a:	2200      	movs	r2, #0
    1c6c:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1c6e:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    1c70:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    1c72:	2180      	movs	r1, #128	; 0x80
    1c74:	0389      	lsls	r1, r1, #14
    1c76:	9105      	str	r1, [sp, #20]
	config->buffer_timeout   = 65535;
    1c78:	2101      	movs	r1, #1
    1c7a:	4249      	negs	r1, r1
    1c7c:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    1c7e:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1c80:	3125      	adds	r1, #37	; 0x25
    1c82:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1c84:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    1c86:	3108      	adds	r1, #8
    1c88:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1c8a:	3101      	adds	r1, #1
    1c8c:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    1c8e:	202e      	movs	r0, #46	; 0x2e
    1c90:	541a      	strb	r2, [r3, r0]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1c92:	32d7      	adds	r2, #215	; 0xd7
    1c94:	861a      	strh	r2, [r3, #48]	; 0x30
	config_i2c_master.baud_rate = 45; // Set in # of kHz
    1c96:	9101      	str	r1, [sp, #4]
	config_i2c_master.pinmux_pad0 = PIN_PA16C_SERCOM1_PAD0;
    1c98:	3ac7      	subs	r2, #199	; 0xc7
    1c9a:	9208      	str	r2, [sp, #32]
	config_i2c_master.pinmux_pad1 = PIN_PA17C_SERCOM1_PAD1;
    1c9c:	3201      	adds	r2, #1
    1c9e:	9209      	str	r2, [sp, #36]	; 0x24
	while(i2c_master_init(&i2c_master_instance, LCD_SERCOM, &config_i2c_master) != STATUS_OK);
    1ca0:	4d25      	ldr	r5, [pc, #148]	; (1d38 <lcd_init+0xd8>)
    1ca2:	4c26      	ldr	r4, [pc, #152]	; (1d3c <lcd_init+0xdc>)
    1ca4:	aa01      	add	r2, sp, #4
    1ca6:	4926      	ldr	r1, [pc, #152]	; (1d40 <lcd_init+0xe0>)
    1ca8:	0028      	movs	r0, r5
    1caa:	47a0      	blx	r4
    1cac:	2800      	cmp	r0, #0
    1cae:	d1f9      	bne.n	1ca4 <lcd_init+0x44>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1cb0:	4b21      	ldr	r3, [pc, #132]	; (1d38 <lcd_init+0xd8>)
    1cb2:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1cb4:	2207      	movs	r2, #7
    1cb6:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    1cb8:	421a      	tst	r2, r3
    1cba:	d1fc      	bne.n	1cb6 <lcd_init+0x56>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1cbc:	6823      	ldr	r3, [r4, #0]
    1cbe:	2202      	movs	r2, #2
    1cc0:	4313      	orrs	r3, r2
    1cc2:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1cc4:	4d1c      	ldr	r5, [pc, #112]	; (1d38 <lcd_init+0xd8>)
    1cc6:	6828      	ldr	r0, [r5, #0]
    1cc8:	4b1e      	ldr	r3, [pc, #120]	; (1d44 <lcd_init+0xe4>)
    1cca:	4798      	blx	r3
    1ccc:	231f      	movs	r3, #31
    1cce:	4018      	ands	r0, r3
    1cd0:	3b1e      	subs	r3, #30
    1cd2:	4083      	lsls	r3, r0
    1cd4:	4a1c      	ldr	r2, [pc, #112]	; (1d48 <lcd_init+0xe8>)
    1cd6:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1cd8:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    1cda:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1cdc:	2110      	movs	r1, #16
    1cde:	8b62      	ldrh	r2, [r4, #26]
    1ce0:	420a      	tst	r2, r1
    1ce2:	d104      	bne.n	1cee <lcd_init+0x8e>
		timeout_counter++;
    1ce4:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1ce6:	4283      	cmp	r3, r0
    1ce8:	d3f9      	bcc.n	1cde <lcd_init+0x7e>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    1cea:	2310      	movs	r3, #16
    1cec:	8363      	strh	r3, [r4, #26]
	power_on_packet.address = LCD_I2C_ADDRESS;
    1cee:	4917      	ldr	r1, [pc, #92]	; (1d4c <lcd_init+0xec>)
    1cf0:	2328      	movs	r3, #40	; 0x28
    1cf2:	800b      	strh	r3, [r1, #0]
	power_on_packet.data = on_screen_buffer;
    1cf4:	4b16      	ldr	r3, [pc, #88]	; (1d50 <lcd_init+0xf0>)
    1cf6:	604b      	str	r3, [r1, #4]
	power_on_packet.data_length = 2;
    1cf8:	2302      	movs	r3, #2
    1cfa:	804b      	strh	r3, [r1, #2]
	power_on_packet.high_speed = false;
    1cfc:	2300      	movs	r3, #0
    1cfe:	724b      	strb	r3, [r1, #9]
	power_on_packet.ten_bit_address = false;
    1d00:	720b      	strb	r3, [r1, #8]
	i2c_master_write_packet_job(&i2c_master_instance, &power_on_packet);
    1d02:	480d      	ldr	r0, [pc, #52]	; (1d38 <lcd_init+0xd8>)
    1d04:	4b13      	ldr	r3, [pc, #76]	; (1d54 <lcd_init+0xf4>)
    1d06:	4798      	blx	r3
	set_backlight(2);
    1d08:	2002      	movs	r0, #2
    1d0a:	4b13      	ldr	r3, [pc, #76]	; (1d58 <lcd_init+0xf8>)
    1d0c:	4798      	blx	r3
	set_contrast(40);
    1d0e:	2028      	movs	r0, #40	; 0x28
    1d10:	4b12      	ldr	r3, [pc, #72]	; (1d5c <lcd_init+0xfc>)
    1d12:	4798      	blx	r3
	memcpy(main_screen_buffer, intro_screen, strlen(intro_screen));
    1d14:	4a12      	ldr	r2, [pc, #72]	; (1d60 <lcd_init+0x100>)
    1d16:	4b13      	ldr	r3, [pc, #76]	; (1d64 <lcd_init+0x104>)
    1d18:	cb13      	ldmia	r3!, {r0, r1, r4}
    1d1a:	c213      	stmia	r2!, {r0, r1, r4}
    1d1c:	0011      	movs	r1, r2
    1d1e:	681a      	ldr	r2, [r3, #0]
    1d20:	600a      	str	r2, [r1, #0]
    1d22:	889a      	ldrh	r2, [r3, #4]
    1d24:	808a      	strh	r2, [r1, #4]
    1d26:	799b      	ldrb	r3, [r3, #6]
    1d28:	718b      	strb	r3, [r1, #6]
	send_buffer(MAIN_SCREEN);
    1d2a:	2000      	movs	r0, #0
    1d2c:	4b0e      	ldr	r3, [pc, #56]	; (1d68 <lcd_init+0x108>)
    1d2e:	4798      	blx	r3
 }
    1d30:	b00f      	add	sp, #60	; 0x3c
    1d32:	bd30      	pop	{r4, r5, pc}
    1d34:	00000d48 	.word	0x00000d48
    1d38:	20004fc8 	.word	0x20004fc8
    1d3c:	00000761 	.word	0x00000761
    1d40:	42000c00 	.word	0x42000c00
    1d44:	00003c69 	.word	0x00003c69
    1d48:	e000e100 	.word	0xe000e100
    1d4c:	20005090 	.word	0x20005090
    1d50:	2000000c 	.word	0x2000000c
    1d54:	00000d11 	.word	0x00000d11
    1d58:	00001c19 	.word	0x00001c19
    1d5c:	00001bd1 	.word	0x00001bd1
    1d60:	20005040 	.word	0x20005040
    1d64:	000080f0 	.word	0x000080f0
    1d68:	00001ab1 	.word	0x00001ab1

00001d6c <update_main_buffer>:

void update_main_buffer(lcv_parameters_t * new_settings,  SETTINGS_INPUT_STAGE stage)
{
    1d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d6e:	b089      	sub	sp, #36	; 0x24
    1d70:	0007      	movs	r7, r0
    1d72:	000e      	movs	r6, r1
	lcv_parameters_t current_settings = get_current_settings();
    1d74:	a803      	add	r0, sp, #12
    1d76:	4b29      	ldr	r3, [pc, #164]	; (1e1c <update_main_buffer+0xb0>)
    1d78:	4798      	blx	r3
    1d7a:	4b29      	ldr	r3, [pc, #164]	; (1e20 <update_main_buffer+0xb4>)
    1d7c:	0019      	movs	r1, r3
    1d7e:	3150      	adds	r1, #80	; 0x50

	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
	{
		main_screen_buffer[i] = 0x20; // ASCII space
    1d80:	2220      	movs	r2, #32
    1d82:	701a      	strb	r2, [r3, #0]
    1d84:	3301      	adds	r3, #1
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    1d86:	428b      	cmp	r3, r1
    1d88:	d1fb      	bne.n	1d82 <update_main_buffer+0x16>
	}

	// Update info
	// NOTE: snprintf here doesn't support floats
	if(current_settings.enable)
    1d8a:	ab03      	add	r3, sp, #12
    1d8c:	781b      	ldrb	r3, [r3, #0]
    1d8e:	07db      	lsls	r3, r3, #31
    1d90:	d528      	bpl.n	1de4 <update_main_buffer+0x78>
	{
		snprintf(&main_screen_buffer[0],9,"VENT:ON");
    1d92:	4a23      	ldr	r2, [pc, #140]	; (1e20 <update_main_buffer+0xb4>)
    1d94:	4b23      	ldr	r3, [pc, #140]	; (1e24 <update_main_buffer+0xb8>)
    1d96:	cb03      	ldmia	r3!, {r0, r1}
    1d98:	c203      	stmia	r2!, {r0, r1}
	else
	{
		snprintf(&main_screen_buffer[0],9,"VENT:OFF");
	}

	snprintf(&main_screen_buffer[10],10, "V:%iml", current_settings.tidal_volume_ml);
    1d9a:	9b04      	ldr	r3, [sp, #16]
    1d9c:	9301      	str	r3, [sp, #4]
    1d9e:	4c20      	ldr	r4, [pc, #128]	; (1e20 <update_main_buffer+0xb4>)
    1da0:	0020      	movs	r0, r4
    1da2:	300a      	adds	r0, #10
    1da4:	4a20      	ldr	r2, [pc, #128]	; (1e28 <update_main_buffer+0xbc>)
    1da6:	210a      	movs	r1, #10
    1da8:	4d20      	ldr	r5, [pc, #128]	; (1e2c <update_main_buffer+0xc0>)
    1daa:	47a8      	blx	r5

	snprintf(&main_screen_buffer[20],20, "PEEP:%icmH20", current_settings.peep_cm_h20);
    1dac:	9b05      	ldr	r3, [sp, #20]
    1dae:	9301      	str	r3, [sp, #4]
    1db0:	0020      	movs	r0, r4
    1db2:	3014      	adds	r0, #20
    1db4:	4a1e      	ldr	r2, [pc, #120]	; (1e30 <update_main_buffer+0xc4>)
    1db6:	2114      	movs	r1, #20
    1db8:	47a8      	blx	r5

	snprintf(&main_screen_buffer[40],13, "PIP:%icmH20", current_settings.pip_cm_h20);
    1dba:	9b06      	ldr	r3, [sp, #24]
    1dbc:	9301      	str	r3, [sp, #4]
    1dbe:	0020      	movs	r0, r4
    1dc0:	3028      	adds	r0, #40	; 0x28
    1dc2:	4a1c      	ldr	r2, [pc, #112]	; (1e34 <update_main_buffer+0xc8>)
    1dc4:	210d      	movs	r1, #13
    1dc6:	47a8      	blx	r5

	snprintf(&main_screen_buffer[52],7, "BPM:%i", current_settings.breath_per_min);
    1dc8:	9b07      	ldr	r3, [sp, #28]
    1dca:	0020      	movs	r0, r4
    1dcc:	3034      	adds	r0, #52	; 0x34
    1dce:	4a1a      	ldr	r2, [pc, #104]	; (1e38 <update_main_buffer+0xcc>)
    1dd0:	2107      	movs	r1, #7
    1dd2:	47a8      	blx	r5

	// Fill in settings input display
	switch (stage)
    1dd4:	2e02      	cmp	r6, #2
    1dd6:	d013      	beq.n	1e00 <update_main_buffer+0x94>
    1dd8:	2e03      	cmp	r6, #3
    1dda:	d018      	beq.n	1e0e <update_main_buffer+0xa2>
    1ddc:	2e01      	cmp	r6, #1
    1dde:	d008      	beq.n	1df2 <update_main_buffer+0x86>
		break;
		
		default:
		break;
	}
}
    1de0:	b009      	add	sp, #36	; 0x24
    1de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		snprintf(&main_screen_buffer[0],9,"VENT:OFF");
    1de4:	4a0e      	ldr	r2, [pc, #56]	; (1e20 <update_main_buffer+0xb4>)
    1de6:	4b15      	ldr	r3, [pc, #84]	; (1e3c <update_main_buffer+0xd0>)
    1de8:	cb03      	ldmia	r3!, {r0, r1}
    1dea:	c203      	stmia	r2!, {r0, r1}
    1dec:	781b      	ldrb	r3, [r3, #0]
    1dee:	7013      	strb	r3, [r2, #0]
    1df0:	e7d3      	b.n	1d9a <update_main_buffer+0x2e>
		sprintf(&main_screen_buffer[60], "SET BPM:%i", new_settings->breath_per_min);
    1df2:	693a      	ldr	r2, [r7, #16]
    1df4:	4912      	ldr	r1, [pc, #72]	; (1e40 <update_main_buffer+0xd4>)
    1df6:	480a      	ldr	r0, [pc, #40]	; (1e20 <update_main_buffer+0xb4>)
    1df8:	303c      	adds	r0, #60	; 0x3c
    1dfa:	4b12      	ldr	r3, [pc, #72]	; (1e44 <update_main_buffer+0xd8>)
    1dfc:	4798      	blx	r3
		break;
    1dfe:	e7ef      	b.n	1de0 <update_main_buffer+0x74>
		sprintf(&main_screen_buffer[60], "SET PEEP:%icmH20", new_settings->peep_cm_h20);
    1e00:	68ba      	ldr	r2, [r7, #8]
    1e02:	4911      	ldr	r1, [pc, #68]	; (1e48 <update_main_buffer+0xdc>)
    1e04:	4806      	ldr	r0, [pc, #24]	; (1e20 <update_main_buffer+0xb4>)
    1e06:	303c      	adds	r0, #60	; 0x3c
    1e08:	4b0e      	ldr	r3, [pc, #56]	; (1e44 <update_main_buffer+0xd8>)
    1e0a:	4798      	blx	r3
		break;
    1e0c:	e7e8      	b.n	1de0 <update_main_buffer+0x74>
		sprintf(&main_screen_buffer[60], "SET PIP:%icmH20", new_settings->pip_cm_h20);
    1e0e:	68fa      	ldr	r2, [r7, #12]
    1e10:	490e      	ldr	r1, [pc, #56]	; (1e4c <update_main_buffer+0xe0>)
    1e12:	4803      	ldr	r0, [pc, #12]	; (1e20 <update_main_buffer+0xb4>)
    1e14:	303c      	adds	r0, #60	; 0x3c
    1e16:	4b0b      	ldr	r3, [pc, #44]	; (1e44 <update_main_buffer+0xd8>)
    1e18:	4798      	blx	r3
}
    1e1a:	e7e1      	b.n	1de0 <update_main_buffer+0x74>
    1e1c:	00002029 	.word	0x00002029
    1e20:	20005040 	.word	0x20005040
    1e24:	0000814c 	.word	0x0000814c
    1e28:	00008160 	.word	0x00008160
    1e2c:	00007739 	.word	0x00007739
    1e30:	00008178 	.word	0x00008178
    1e34:	0000818c 	.word	0x0000818c
    1e38:	0000816c 	.word	0x0000816c
    1e3c:	00008154 	.word	0x00008154
    1e40:	00008168 	.word	0x00008168
    1e44:	0000779d 	.word	0x0000779d
    1e48:	00008174 	.word	0x00008174
    1e4c:	00008188 	.word	0x00008188

00001e50 <update_alarm_buffer>:

void update_alarm_buffer(void)
{
    1e50:	b510      	push	{r4, lr}
    1e52:	4b2d      	ldr	r3, [pc, #180]	; (1f08 <update_alarm_buffer+0xb8>)
    1e54:	0019      	movs	r1, r3
    1e56:	3150      	adds	r1, #80	; 0x50
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
	{
		alarm_screen_buffer[i] = 0x20; // ASCII space
    1e58:	2220      	movs	r2, #32
    1e5a:	701a      	strb	r2, [r3, #0]
    1e5c:	3301      	adds	r3, #1
	for(int32_t i = 0; i < SCREEN_BUFFER_SIZE; i++)
    1e5e:	428b      	cmp	r3, r1
    1e60:	d1fb      	bne.n	1e5a <update_alarm_buffer+0xa>
	}

	snprintf(&alarm_screen_buffer[0],9,"ERRORS:");
    1e62:	4a29      	ldr	r2, [pc, #164]	; (1f08 <update_alarm_buffer+0xb8>)
    1e64:	4b29      	ldr	r3, [pc, #164]	; (1f0c <update_alarm_buffer+0xbc>)
    1e66:	cb03      	ldmia	r3!, {r0, r1}
    1e68:	c203      	stmia	r2!, {r0, r1}

	if(check_alarm(ALARM_FLOW_SENSOR))
    1e6a:	2000      	movs	r0, #0
    1e6c:	4b28      	ldr	r3, [pc, #160]	; (1f10 <update_alarm_buffer+0xc0>)
    1e6e:	4798      	blx	r3
    1e70:	2800      	cmp	r0, #0
    1e72:	d119      	bne.n	1ea8 <update_alarm_buffer+0x58>
	{
		snprintf(&alarm_screen_buffer[10],10,"FLOW");
	}

	if(check_alarm(ALARM_PRESSURE_SENSOR))
    1e74:	2002      	movs	r0, #2
    1e76:	4b26      	ldr	r3, [pc, #152]	; (1f10 <update_alarm_buffer+0xc0>)
    1e78:	4798      	blx	r3
    1e7a:	2800      	cmp	r0, #0
    1e7c:	d11b      	bne.n	1eb6 <update_alarm_buffer+0x66>
	{
		snprintf(&alarm_screen_buffer[20],10,"PRES SNS");
	}

	if(check_alarm(ALARM_MOTOR_ERROR))
    1e7e:	2003      	movs	r0, #3
    1e80:	4b23      	ldr	r3, [pc, #140]	; (1f10 <update_alarm_buffer+0xc0>)
    1e82:	4798      	blx	r3
    1e84:	2800      	cmp	r0, #0
    1e86:	d11e      	bne.n	1ec6 <update_alarm_buffer+0x76>
	{
		snprintf(&alarm_screen_buffer[30],10,"MOT FAIL");
	}

	if(check_alarm(ALARM_MOTOR_TEMP))
    1e88:	2004      	movs	r0, #4
    1e8a:	4b21      	ldr	r3, [pc, #132]	; (1f10 <update_alarm_buffer+0xc0>)
    1e8c:	4798      	blx	r3
    1e8e:	2800      	cmp	r0, #0
    1e90:	d120      	bne.n	1ed4 <update_alarm_buffer+0x84>
	{
		snprintf(&alarm_screen_buffer[40],10,"MOT TEMP");
	}

	if(check_alarm(ALARM_SETTINGS_LOAD))
    1e92:	2005      	movs	r0, #5
    1e94:	4b1e      	ldr	r3, [pc, #120]	; (1f10 <update_alarm_buffer+0xc0>)
    1e96:	4798      	blx	r3
    1e98:	2800      	cmp	r0, #0
    1e9a:	d123      	bne.n	1ee4 <update_alarm_buffer+0x94>
	{
		snprintf(&alarm_screen_buffer[50],10,"SETT LOAD");
	}

	if(check_alarm(ALARM_P_RAMP_SETTINGS_INVALID))
    1e9c:	2006      	movs	r0, #6
    1e9e:	4b1c      	ldr	r3, [pc, #112]	; (1f10 <update_alarm_buffer+0xc0>)
    1ea0:	4798      	blx	r3
    1ea2:	2800      	cmp	r0, #0
    1ea4:	d125      	bne.n	1ef2 <update_alarm_buffer+0xa2>
	{
		snprintf(&alarm_screen_buffer[60],10,"P RISE");
	}
    1ea6:	bd10      	pop	{r4, pc}
		snprintf(&alarm_screen_buffer[10],10,"FLOW");
    1ea8:	2205      	movs	r2, #5
    1eaa:	491a      	ldr	r1, [pc, #104]	; (1f14 <update_alarm_buffer+0xc4>)
    1eac:	4816      	ldr	r0, [pc, #88]	; (1f08 <update_alarm_buffer+0xb8>)
    1eae:	300a      	adds	r0, #10
    1eb0:	4b19      	ldr	r3, [pc, #100]	; (1f18 <update_alarm_buffer+0xc8>)
    1eb2:	4798      	blx	r3
    1eb4:	e7de      	b.n	1e74 <update_alarm_buffer+0x24>
		snprintf(&alarm_screen_buffer[20],10,"PRES SNS");
    1eb6:	4a14      	ldr	r2, [pc, #80]	; (1f08 <update_alarm_buffer+0xb8>)
    1eb8:	3214      	adds	r2, #20
    1eba:	4b18      	ldr	r3, [pc, #96]	; (1f1c <update_alarm_buffer+0xcc>)
    1ebc:	cb03      	ldmia	r3!, {r0, r1}
    1ebe:	c203      	stmia	r2!, {r0, r1}
    1ec0:	781b      	ldrb	r3, [r3, #0]
    1ec2:	7013      	strb	r3, [r2, #0]
    1ec4:	e7db      	b.n	1e7e <update_alarm_buffer+0x2e>
		snprintf(&alarm_screen_buffer[30],10,"MOT FAIL");
    1ec6:	2209      	movs	r2, #9
    1ec8:	4915      	ldr	r1, [pc, #84]	; (1f20 <update_alarm_buffer+0xd0>)
    1eca:	480f      	ldr	r0, [pc, #60]	; (1f08 <update_alarm_buffer+0xb8>)
    1ecc:	301e      	adds	r0, #30
    1ece:	4b12      	ldr	r3, [pc, #72]	; (1f18 <update_alarm_buffer+0xc8>)
    1ed0:	4798      	blx	r3
    1ed2:	e7d9      	b.n	1e88 <update_alarm_buffer+0x38>
		snprintf(&alarm_screen_buffer[40],10,"MOT TEMP");
    1ed4:	4a0c      	ldr	r2, [pc, #48]	; (1f08 <update_alarm_buffer+0xb8>)
    1ed6:	3228      	adds	r2, #40	; 0x28
    1ed8:	4b12      	ldr	r3, [pc, #72]	; (1f24 <update_alarm_buffer+0xd4>)
    1eda:	cb03      	ldmia	r3!, {r0, r1}
    1edc:	c203      	stmia	r2!, {r0, r1}
    1ede:	781b      	ldrb	r3, [r3, #0]
    1ee0:	7013      	strb	r3, [r2, #0]
    1ee2:	e7d6      	b.n	1e92 <update_alarm_buffer+0x42>
		snprintf(&alarm_screen_buffer[50],10,"SETT LOAD");
    1ee4:	220a      	movs	r2, #10
    1ee6:	4910      	ldr	r1, [pc, #64]	; (1f28 <update_alarm_buffer+0xd8>)
    1ee8:	4807      	ldr	r0, [pc, #28]	; (1f08 <update_alarm_buffer+0xb8>)
    1eea:	3032      	adds	r0, #50	; 0x32
    1eec:	4b0a      	ldr	r3, [pc, #40]	; (1f18 <update_alarm_buffer+0xc8>)
    1eee:	4798      	blx	r3
    1ef0:	e7d4      	b.n	1e9c <update_alarm_buffer+0x4c>
		snprintf(&alarm_screen_buffer[60],10,"P RISE");
    1ef2:	4905      	ldr	r1, [pc, #20]	; (1f08 <update_alarm_buffer+0xb8>)
    1ef4:	000a      	movs	r2, r1
    1ef6:	323c      	adds	r2, #60	; 0x3c
    1ef8:	4b0c      	ldr	r3, [pc, #48]	; (1f2c <update_alarm_buffer+0xdc>)
    1efa:	6818      	ldr	r0, [r3, #0]
    1efc:	63c8      	str	r0, [r1, #60]	; 0x3c
    1efe:	8899      	ldrh	r1, [r3, #4]
    1f00:	8091      	strh	r1, [r2, #4]
    1f02:	799b      	ldrb	r3, [r3, #6]
    1f04:	7193      	strb	r3, [r2, #6]
    1f06:	e7ce      	b.n	1ea6 <update_alarm_buffer+0x56>
    1f08:	20004f4c 	.word	0x20004f4c
    1f0c:	00008104 	.word	0x00008104
    1f10:	00001609 	.word	0x00001609
    1f14:	0000810c 	.word	0x0000810c
    1f18:	00007715 	.word	0x00007715
    1f1c:	00008114 	.word	0x00008114
    1f20:	00008120 	.word	0x00008120
    1f24:	0000812c 	.word	0x0000812c
    1f28:	00008138 	.word	0x00008138
    1f2c:	00008144 	.word	0x00008144

00001f30 <control_task>:


}

static void control_task(void * pvParameters)
{
    1f30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f32:	b08b      	sub	sp, #44	; 0x2c
	UNUSED(pvParameters);

	// Set default TODO what should these be?
	lcv_state.setting_state.enable = 0;
    1f34:	4825      	ldr	r0, [pc, #148]	; (1fcc <control_task+0x9c>)
    1f36:	7803      	ldrb	r3, [r0, #0]
    1f38:	2201      	movs	r2, #1
    1f3a:	4393      	bics	r3, r2
    1f3c:	7003      	strb	r3, [r0, #0]
	lcv_state.setting_state.ie_ratio_tenths = 30;
    1f3e:	231e      	movs	r3, #30
    1f40:	7043      	strb	r3, [r0, #1]
	lcv_state.setting_state.peep_cm_h20 = 14;
    1f42:	320d      	adds	r2, #13
    1f44:	6082      	str	r2, [r0, #8]
	lcv_state.setting_state.pip_cm_h20 = 30;
    1f46:	60c3      	str	r3, [r0, #12]
	lcv_state.setting_state.breath_per_min = 20;
    1f48:	3b0a      	subs	r3, #10
    1f4a:	6103      	str	r3, [r0, #16]

	// Assume nothing until feedback
	lcv_state.current_state = lcv_state.setting_state;
    1f4c:	0003      	movs	r3, r0
    1f4e:	3314      	adds	r3, #20
    1f50:	0002      	movs	r2, r0
    1f52:	ca32      	ldmia	r2!, {r1, r4, r5}
    1f54:	c332      	stmia	r3!, {r1, r4, r5}
    1f56:	ca12      	ldmia	r2!, {r1, r4}
    1f58:	c312      	stmia	r3!, {r1, r4}

	// Set initial control settings
	lcv_control.peep_to_pip_rampup_ms = 1000;
    1f5a:	491d      	ldr	r1, [pc, #116]	; (1fd0 <control_task+0xa0>)
    1f5c:	23fa      	movs	r3, #250	; 0xfa
    1f5e:	009b      	lsls	r3, r3, #2
    1f60:	600b      	str	r3, [r1, #0]
	lcv_control.pip_to_peep_rampdown_ms = 1000;
    1f62:	608b      	str	r3, [r1, #8]

	calculate_lcv_control_params(&lcv_state, &lcv_control);
    1f64:	4b1b      	ldr	r3, [pc, #108]	; (1fd4 <control_task+0xa4>)
    1f66:	4798      	blx	r3

	const TickType_t xFrequency = pdMS_TO_TICKS(10);	// 100 Hz rate
	TickType_t xLastWakeTime = xTaskGetTickCount();
    1f68:	4b1b      	ldr	r3, [pc, #108]	; (1fd8 <control_task+0xa8>)
    1f6a:	4798      	blx	r3
    1f6c:	9009      	str	r0, [sp, #36]	; 0x24

	controller_param_t control_params;
	control_params.kf = 0.1;
    1f6e:	4b1b      	ldr	r3, [pc, #108]	; (1fdc <control_task+0xac>)
    1f70:	9301      	str	r3, [sp, #4]
	control_params.kp = 0.0;
    1f72:	2300      	movs	r3, #0
    1f74:	9302      	str	r3, [sp, #8]
	control_params.kd = 0.0;
    1f76:	9304      	str	r3, [sp, #16]
	control_params.ki = 0.0;
    1f78:	9303      	str	r3, [sp, #12]
	control_params.integral_enable_error_range = 10.0;
    1f7a:	4a19      	ldr	r2, [pc, #100]	; (1fe0 <control_task+0xb0>)
    1f7c:	9206      	str	r2, [sp, #24]
	control_params.interal_antiwindup = 0.3;
    1f7e:	4a19      	ldr	r2, [pc, #100]	; (1fe4 <control_task+0xb4>)
    1f80:	9205      	str	r2, [sp, #20]
	control_params.max_output = 1.0;
    1f82:	22fe      	movs	r2, #254	; 0xfe
    1f84:	0592      	lsls	r2, r2, #22
    1f86:	9207      	str	r2, [sp, #28]
	control_params.min_output = 0.0;
    1f88:	9308      	str	r3, [sp, #32]

	for (;;)
	{
		// Ensure constant period, but don't use timer so that we have the defined priority of this task
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    1f8a:	4f17      	ldr	r7, [pc, #92]	; (1fe8 <control_task+0xb8>)
	state->current_state.enable = system_is_enabled();
    1f8c:	4e17      	ldr	r6, [pc, #92]	; (1fec <control_task+0xbc>)
    1f8e:	4c0f      	ldr	r4, [pc, #60]	; (1fcc <control_task+0x9c>)
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    1f90:	210a      	movs	r1, #10
    1f92:	a809      	add	r0, sp, #36	; 0x24
    1f94:	47b8      	blx	r7
	state->current_state.enable = system_is_enabled();
    1f96:	47b0      	blx	r6
    1f98:	2201      	movs	r2, #1
    1f9a:	2501      	movs	r5, #1
    1f9c:	4028      	ands	r0, r5
    1f9e:	7d23      	ldrb	r3, [r4, #20]
    1fa0:	4393      	bics	r3, r2
    1fa2:	4303      	orrs	r3, r0
    1fa4:	7523      	strb	r3, [r4, #20]
	state->setting_state.enable = state->current_state.enable;
    1fa6:	7823      	ldrb	r3, [r4, #0]
    1fa8:	4393      	bics	r3, r2
    1faa:	4318      	orrs	r0, r3
    1fac:	7020      	strb	r0, [r4, #0]
	control->pressure_current_cm_h20 =  (int32_t) get_pressure_sensor_cmH2O_voted();
    1fae:	4b10      	ldr	r3, [pc, #64]	; (1ff0 <control_task+0xc0>)
    1fb0:	4798      	blx	r3
    1fb2:	4b10      	ldr	r3, [pc, #64]	; (1ff4 <control_task+0xc4>)
    1fb4:	4798      	blx	r3
    1fb6:	4b06      	ldr	r3, [pc, #24]	; (1fd0 <control_task+0xa0>)
    1fb8:	6158      	str	r0, [r3, #20]

		// Update sensor data if possible
		update_parameters_from_sensors(&lcv_state, &lcv_control);

		if(lcv_state.current_state.enable)
    1fba:	7d23      	ldrb	r3, [r4, #20]
    1fbc:	421d      	tst	r5, r3
    1fbe:	d0e7      	beq.n	1f90 <control_task+0x60>
		{
			float motor_output = run_controller(&lcv_state, &lcv_control, &control_params);
    1fc0:	aa01      	add	r2, sp, #4
    1fc2:	4903      	ldr	r1, [pc, #12]	; (1fd0 <control_task+0xa0>)
    1fc4:	4801      	ldr	r0, [pc, #4]	; (1fcc <control_task+0x9c>)
    1fc6:	4b0c      	ldr	r3, [pc, #48]	; (1ff8 <control_task+0xc8>)
    1fc8:	4798      	blx	r3
    1fca:	e7e1      	b.n	1f90 <control_task+0x60>
    1fcc:	200050d0 	.word	0x200050d0
    1fd0:	200050b8 	.word	0x200050b8
    1fd4:	00001639 	.word	0x00001639
    1fd8:	00002ef1 	.word	0x00002ef1
    1fdc:	3dcccccd 	.word	0x3dcccccd
    1fe0:	41200000 	.word	0x41200000
    1fe4:	3e99999a 	.word	0x3e99999a
    1fe8:	00003135 	.word	0x00003135
    1fec:	000020d1 	.word	0x000020d1
    1ff0:	00001401 	.word	0x00001401
    1ff4:	0000585d 	.word	0x0000585d
    1ff8:	00001781 	.word	0x00001781

00001ffc <create_control_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_control_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    1ffc:	b510      	push	{r4, lr}
    1ffe:	b082      	sub	sp, #8
    2000:	0002      	movs	r2, r0
	xTaskCreate(control_task, (const char * const) "CONTROL",
    2002:	4b05      	ldr	r3, [pc, #20]	; (2018 <STACK_SIZE+0x18>)
    2004:	9301      	str	r3, [sp, #4]
    2006:	9100      	str	r1, [sp, #0]
    2008:	2300      	movs	r3, #0
    200a:	4904      	ldr	r1, [pc, #16]	; (201c <STACK_SIZE+0x1c>)
    200c:	4804      	ldr	r0, [pc, #16]	; (2020 <STACK_SIZE+0x20>)
    200e:	4c05      	ldr	r4, [pc, #20]	; (2024 <STACK_SIZE+0x24>)
    2010:	47a0      	blx	r4
	stack_depth_words, NULL, task_priority, &control_task_handle);
}
    2012:	b002      	add	sp, #8
    2014:	bd10      	pop	{r4, pc}
    2016:	46c0      	nop			; (mov r8, r8)
    2018:	200050b4 	.word	0x200050b4
    201c:	00008198 	.word	0x00008198
    2020:	00001f31 	.word	0x00001f31
    2024:	00002c85 	.word	0x00002c85

00002028 <get_current_settings>:
*	\brief Gets the current settings
*
*	\return The current settings
*/
lcv_parameters_t get_current_settings(void)
{
    2028:	b530      	push	{r4, r5, lr}
	return lcv_state.setting_state;
    202a:	4904      	ldr	r1, [pc, #16]	; (203c <get_current_settings+0x14>)
    202c:	0003      	movs	r3, r0
    202e:	000a      	movs	r2, r1
    2030:	ca32      	ldmia	r2!, {r1, r4, r5}
    2032:	c332      	stmia	r3!, {r1, r4, r5}
    2034:	ca12      	ldmia	r2!, {r1, r4}
    2036:	c312      	stmia	r3!, {r1, r4}
}
    2038:	bd30      	pop	{r4, r5, pc}
    203a:	46c0      	nop			; (mov r8, r8)
    203c:	200050d0 	.word	0x200050d0

00002040 <update_settings>:
*
*	\param new_settings Pointer to the new settings
*/
void update_settings(lcv_parameters_t * new_settings)
{
	lcv_state.setting_state.breath_per_min = new_settings->breath_per_min;
    2040:	4b03      	ldr	r3, [pc, #12]	; (2050 <update_settings+0x10>)
    2042:	6902      	ldr	r2, [r0, #16]
    2044:	611a      	str	r2, [r3, #16]
	lcv_state.setting_state.peep_cm_h20 = new_settings->peep_cm_h20;
    2046:	6882      	ldr	r2, [r0, #8]
    2048:	609a      	str	r2, [r3, #8]
	lcv_state.setting_state.pip_cm_h20 = new_settings->pip_cm_h20;
    204a:	68c2      	ldr	r2, [r0, #12]
    204c:	60da      	str	r2, [r3, #12]
    204e:	4770      	bx	lr
    2050:	200050d0 	.word	0x200050d0

00002054 <vScreenChangeTimerCallback>:
}

static void vScreenChangeTimerCallback( TimerHandle_t xTimer )
{
	UNUSED(xTimer);
	display_main_page = !display_main_page;
    2054:	4a02      	ldr	r2, [pc, #8]	; (2060 <vScreenChangeTimerCallback+0xc>)
    2056:	7813      	ldrb	r3, [r2, #0]
    2058:	2101      	movs	r1, #1
    205a:	404b      	eors	r3, r1
    205c:	7013      	strb	r3, [r2, #0]
}
    205e:	4770      	bx	lr
    2060:	2000000e 	.word	0x2000000e

00002064 <vScreenRefreshTimerCallback>:

static void vScreenRefreshTimerCallback( TimerHandle_t xTimer )
{
    2064:	b510      	push	{r4, lr}
	UNUSED(xTimer);
	
	// Don't display alarm page if no alarms
	if(!display_main_page)
    2066:	4b0c      	ldr	r3, [pc, #48]	; (2098 <vScreenRefreshTimerCallback+0x34>)
    2068:	781b      	ldrb	r3, [r3, #0]
    206a:	2b00      	cmp	r3, #0
    206c:	d003      	beq.n	2076 <vScreenRefreshTimerCallback+0x12>
		}
	}

	if(display_main_page)
	{
		send_buffer(MAIN_SCREEN);
    206e:	2000      	movs	r0, #0
    2070:	4b0a      	ldr	r3, [pc, #40]	; (209c <vScreenRefreshTimerCallback+0x38>)
    2072:	4798      	blx	r3
    2074:	e00e      	b.n	2094 <vScreenRefreshTimerCallback+0x30>
		if(!any_alarms_set())
    2076:	4b0a      	ldr	r3, [pc, #40]	; (20a0 <vScreenRefreshTimerCallback+0x3c>)
    2078:	4798      	blx	r3
    207a:	2800      	cmp	r0, #0
    207c:	d103      	bne.n	2086 <vScreenRefreshTimerCallback+0x22>
			display_main_page = true;
    207e:	2201      	movs	r2, #1
    2080:	4b05      	ldr	r3, [pc, #20]	; (2098 <vScreenRefreshTimerCallback+0x34>)
    2082:	701a      	strb	r2, [r3, #0]
    2084:	e7f3      	b.n	206e <vScreenRefreshTimerCallback+0xa>
	if(display_main_page)
    2086:	4b04      	ldr	r3, [pc, #16]	; (2098 <vScreenRefreshTimerCallback+0x34>)
    2088:	781b      	ldrb	r3, [r3, #0]
    208a:	2b00      	cmp	r3, #0
    208c:	d1ef      	bne.n	206e <vScreenRefreshTimerCallback+0xa>
	}
	else
	{
		send_buffer(ALARM_SCREEN);
    208e:	2001      	movs	r0, #1
    2090:	4b02      	ldr	r3, [pc, #8]	; (209c <vScreenRefreshTimerCallback+0x38>)
    2092:	4798      	blx	r3
	}
}
    2094:	bd10      	pop	{r4, pc}
    2096:	46c0      	nop			; (mov r8, r8)
    2098:	2000000e 	.word	0x2000000e
    209c:	00001ab1 	.word	0x00001ab1
    20a0:	00001629 	.word	0x00001629

000020a4 <create_hmi_task>:
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/

void create_hmi_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    20a4:	b510      	push	{r4, lr}
    20a6:	b082      	sub	sp, #8
    20a8:	0002      	movs	r2, r0
	xTaskCreate(hmi_task, (const char * const) "HMI",
    20aa:	4b05      	ldr	r3, [pc, #20]	; (20c0 <create_hmi_task+0x1c>)
    20ac:	9301      	str	r3, [sp, #4]
    20ae:	9100      	str	r1, [sp, #0]
    20b0:	2300      	movs	r3, #0
    20b2:	4904      	ldr	r1, [pc, #16]	; (20c4 <create_hmi_task+0x20>)
    20b4:	4804      	ldr	r0, [pc, #16]	; (20c8 <create_hmi_task+0x24>)
    20b6:	4c05      	ldr	r4, [pc, #20]	; (20cc <create_hmi_task+0x28>)
    20b8:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &hmi_task_handle);
}
    20ba:	b002      	add	sp, #8
    20bc:	bd10      	pop	{r4, pc}
    20be:	46c0      	nop			; (mov r8, r8)
    20c0:	200050f8 	.word	0x200050f8
    20c4:	000081a0 	.word	0x000081a0
    20c8:	000020ed 	.word	0x000020ed
    20cc:	00002c85 	.word	0x00002c85

000020d0 <system_is_enabled>:
	}
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    20d0:	4b01      	ldr	r3, [pc, #4]	; (20d8 <system_is_enabled+0x8>)
    20d2:	6a18      	ldr	r0, [r3, #32]
*
*	\return True if enabled, false otherwise
*/
bool system_is_enabled(void)
{
	return (ioport_get_pin_level(INPUT_ENABLE_GPIO) == IOPORT_PIN_LEVEL_HIGH);
    20d4:	0fc0      	lsrs	r0, r0, #31
}
    20d6:	4770      	bx	lr
    20d8:	41004400 	.word	0x41004400

000020dc <get_pushbutton_level>:
    20dc:	4b02      	ldr	r3, [pc, #8]	; (20e8 <get_pushbutton_level+0xc>)
    20de:	6a18      	ldr	r0, [r3, #32]
    20e0:	0040      	lsls	r0, r0, #1
*
*	\return True if high, false if low
*/
bool get_pushbutton_level(void)
{
	return ioport_get_pin_level(INPUT_PUSHBUTTON_GPIO);
    20e2:	0fc0      	lsrs	r0, r0, #31
    20e4:	4770      	bx	lr
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	41004400 	.word	0x41004400

000020ec <hmi_task>:
{
    20ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ee:	b085      	sub	sp, #20
	lcd_init();
    20f0:	4b4a      	ldr	r3, [pc, #296]	; (221c <hmi_task+0x130>)
    20f2:	4798      	blx	r3
	screen_update_handle = xTimerCreate("SCREEN_TIM",
    20f4:	4b4a      	ldr	r3, [pc, #296]	; (2220 <hmi_task+0x134>)
    20f6:	9300      	str	r3, [sp, #0]
    20f8:	2300      	movs	r3, #0
    20fa:	2201      	movs	r2, #1
    20fc:	211e      	movs	r1, #30
    20fe:	4849      	ldr	r0, [pc, #292]	; (2224 <hmi_task+0x138>)
    2100:	4c49      	ldr	r4, [pc, #292]	; (2228 <hmi_task+0x13c>)
    2102:	47a0      	blx	r4
    2104:	1e04      	subs	r4, r0, #0
	if(screen_update_handle)
    2106:	d008      	beq.n	211a <hmi_task+0x2e>
		xTimerStart(screen_update_handle, 0);
    2108:	4b48      	ldr	r3, [pc, #288]	; (222c <hmi_task+0x140>)
    210a:	4798      	blx	r3
    210c:	0002      	movs	r2, r0
    210e:	2300      	movs	r3, #0
    2110:	9300      	str	r3, [sp, #0]
    2112:	2101      	movs	r1, #1
    2114:	0020      	movs	r0, r4
    2116:	4c46      	ldr	r4, [pc, #280]	; (2230 <hmi_task+0x144>)
    2118:	47a0      	blx	r4
	screen_change_handle = xTimerCreate("SCREEN_CHG",
    211a:	4b46      	ldr	r3, [pc, #280]	; (2234 <hmi_task+0x148>)
    211c:	9300      	str	r3, [sp, #0]
    211e:	2300      	movs	r3, #0
    2120:	2201      	movs	r2, #1
    2122:	21fa      	movs	r1, #250	; 0xfa
    2124:	00c9      	lsls	r1, r1, #3
    2126:	4844      	ldr	r0, [pc, #272]	; (2238 <hmi_task+0x14c>)
    2128:	4c3f      	ldr	r4, [pc, #252]	; (2228 <hmi_task+0x13c>)
    212a:	47a0      	blx	r4
    212c:	1e04      	subs	r4, r0, #0
	if(screen_change_handle)
    212e:	d008      	beq.n	2142 <hmi_task+0x56>
		xTimerStart(screen_change_handle, 0);
    2130:	4b3e      	ldr	r3, [pc, #248]	; (222c <hmi_task+0x140>)
    2132:	4798      	blx	r3
    2134:	0002      	movs	r2, r0
    2136:	2300      	movs	r3, #0
    2138:	9300      	str	r3, [sp, #0]
    213a:	2101      	movs	r1, #1
    213c:	0020      	movs	r0, r4
    213e:	4c3c      	ldr	r4, [pc, #240]	; (2230 <hmi_task+0x144>)
    2140:	47a0      	blx	r4
	TickType_t xLastWakeTime = xTaskGetTickCount();
    2142:	4b3a      	ldr	r3, [pc, #232]	; (222c <hmi_task+0x140>)
    2144:	4798      	blx	r3
    2146:	9003      	str	r0, [sp, #12]
			knob_portion * (upper_settings_range.breath_per_min - lower_settings_range.breath_per_min);
    2148:	4f3c      	ldr	r7, [pc, #240]	; (223c <hmi_task+0x150>)
			settings_input.breath_per_min = (int32_t) lower_settings_range.breath_per_min +
    214a:	4e3d      	ldr	r6, [pc, #244]	; (2240 <hmi_task+0x154>)
			knob_portion * (upper_settings_range.peep_cm_h20 - lower_settings_range.peep_cm_h20);
    214c:	4d3d      	ldr	r5, [pc, #244]	; (2244 <hmi_task+0x158>)
    214e:	e034      	b.n	21ba <hmi_task+0xce>
				stage = STAGE_BPM;
    2150:	2201      	movs	r2, #1
    2152:	4b3d      	ldr	r3, [pc, #244]	; (2248 <hmi_task+0x15c>)
    2154:	701a      	strb	r2, [r3, #0]
	float knob_portion = get_input_potentiometer_portion();
    2156:	4b3d      	ldr	r3, [pc, #244]	; (224c <hmi_task+0x160>)
    2158:	4798      	blx	r3
	switch (stage)
    215a:	4b3b      	ldr	r3, [pc, #236]	; (2248 <hmi_task+0x15c>)
    215c:	781b      	ldrb	r3, [r3, #0]
    215e:	2b01      	cmp	r3, #1
    2160:	d018      	beq.n	2194 <hmi_task+0xa8>
    2162:	2b00      	cmp	r3, #0
    2164:	d020      	beq.n	21a8 <hmi_task+0xbc>
    2166:	2b02      	cmp	r3, #2
    2168:	d042      	beq.n	21f0 <hmi_task+0x104>
    216a:	2b03      	cmp	r3, #3
    216c:	d04b      	beq.n	2206 <hmi_task+0x11a>
			stage = STAGE_NONE;
    216e:	2200      	movs	r2, #0
    2170:	4b35      	ldr	r3, [pc, #212]	; (2248 <hmi_task+0x15c>)
    2172:	701a      	strb	r2, [r3, #0]
    2174:	e018      	b.n	21a8 <hmi_task+0xbc>
				stage = STAGE_PEEP;
    2176:	2202      	movs	r2, #2
    2178:	4b33      	ldr	r3, [pc, #204]	; (2248 <hmi_task+0x15c>)
    217a:	701a      	strb	r2, [r3, #0]
    217c:	e7eb      	b.n	2156 <hmi_task+0x6a>
				stage = STAGE_PIP;
    217e:	2203      	movs	r2, #3
    2180:	4b31      	ldr	r3, [pc, #196]	; (2248 <hmi_task+0x15c>)
    2182:	701a      	strb	r2, [r3, #0]
    2184:	e7e7      	b.n	2156 <hmi_task+0x6a>
				update_settings(&settings_input);
    2186:	4832      	ldr	r0, [pc, #200]	; (2250 <hmi_task+0x164>)
    2188:	4b32      	ldr	r3, [pc, #200]	; (2254 <hmi_task+0x168>)
    218a:	4798      	blx	r3
				stage = STAGE_NONE;
    218c:	2200      	movs	r2, #0
    218e:	4b2e      	ldr	r3, [pc, #184]	; (2248 <hmi_task+0x15c>)
    2190:	701a      	strb	r2, [r3, #0]
    2192:	e7e0      	b.n	2156 <hmi_task+0x6a>
			knob_portion * (upper_settings_range.breath_per_min - lower_settings_range.breath_per_min);
    2194:	1c39      	adds	r1, r7, #0
    2196:	4b30      	ldr	r3, [pc, #192]	; (2258 <hmi_task+0x16c>)
    2198:	4798      	blx	r3
			settings_input.breath_per_min = (int32_t) lower_settings_range.breath_per_min +
    219a:	1c31      	adds	r1, r6, #0
    219c:	4b2f      	ldr	r3, [pc, #188]	; (225c <hmi_task+0x170>)
    219e:	4798      	blx	r3
    21a0:	4b2f      	ldr	r3, [pc, #188]	; (2260 <hmi_task+0x174>)
    21a2:	4798      	blx	r3
    21a4:	4b2a      	ldr	r3, [pc, #168]	; (2250 <hmi_task+0x164>)
    21a6:	6118      	str	r0, [r3, #16]
	last_button_status = new_button_status;
    21a8:	4b2e      	ldr	r3, [pc, #184]	; (2264 <hmi_task+0x178>)
    21aa:	701c      	strb	r4, [r3, #0]
		update_main_buffer(&settings_input, stage);
    21ac:	4b26      	ldr	r3, [pc, #152]	; (2248 <hmi_task+0x15c>)
    21ae:	7819      	ldrb	r1, [r3, #0]
    21b0:	4827      	ldr	r0, [pc, #156]	; (2250 <hmi_task+0x164>)
    21b2:	4b2d      	ldr	r3, [pc, #180]	; (2268 <hmi_task+0x17c>)
    21b4:	4798      	blx	r3
		update_alarm_buffer();
    21b6:	4b2d      	ldr	r3, [pc, #180]	; (226c <hmi_task+0x180>)
    21b8:	4798      	blx	r3
		vTaskDelayUntil( &xLastWakeTime, xFrequency);
    21ba:	2114      	movs	r1, #20
    21bc:	a803      	add	r0, sp, #12
    21be:	4b2c      	ldr	r3, [pc, #176]	; (2270 <hmi_task+0x184>)
    21c0:	4798      	blx	r3
	bool new_button_status = get_pushbutton_level();
    21c2:	4b2c      	ldr	r3, [pc, #176]	; (2274 <hmi_task+0x188>)
    21c4:	4798      	blx	r3
    21c6:	0004      	movs	r4, r0
	if(!last_button_status && new_button_status)
    21c8:	4b26      	ldr	r3, [pc, #152]	; (2264 <hmi_task+0x178>)
    21ca:	781b      	ldrb	r3, [r3, #0]
    21cc:	2b00      	cmp	r3, #0
    21ce:	d1c2      	bne.n	2156 <hmi_task+0x6a>
    21d0:	2800      	cmp	r0, #0
    21d2:	d0c0      	beq.n	2156 <hmi_task+0x6a>
		switch (stage)
    21d4:	4b1c      	ldr	r3, [pc, #112]	; (2248 <hmi_task+0x15c>)
    21d6:	781b      	ldrb	r3, [r3, #0]
    21d8:	2b01      	cmp	r3, #1
    21da:	d0cc      	beq.n	2176 <hmi_task+0x8a>
    21dc:	2b00      	cmp	r3, #0
    21de:	d0b7      	beq.n	2150 <hmi_task+0x64>
    21e0:	2b02      	cmp	r3, #2
    21e2:	d0cc      	beq.n	217e <hmi_task+0x92>
    21e4:	2b03      	cmp	r3, #3
    21e6:	d0ce      	beq.n	2186 <hmi_task+0x9a>
				stage = STAGE_NONE;
    21e8:	2200      	movs	r2, #0
    21ea:	4b17      	ldr	r3, [pc, #92]	; (2248 <hmi_task+0x15c>)
    21ec:	701a      	strb	r2, [r3, #0]
    21ee:	e7b2      	b.n	2156 <hmi_task+0x6a>
			knob_portion * (upper_settings_range.peep_cm_h20 - lower_settings_range.peep_cm_h20);
    21f0:	1c29      	adds	r1, r5, #0
    21f2:	4b19      	ldr	r3, [pc, #100]	; (2258 <hmi_task+0x16c>)
    21f4:	4798      	blx	r3
			settings_input.peep_cm_h20 = (int32_t) lower_settings_range.peep_cm_h20 +
    21f6:	4920      	ldr	r1, [pc, #128]	; (2278 <hmi_task+0x18c>)
    21f8:	4b18      	ldr	r3, [pc, #96]	; (225c <hmi_task+0x170>)
    21fa:	4798      	blx	r3
    21fc:	4b18      	ldr	r3, [pc, #96]	; (2260 <hmi_task+0x174>)
    21fe:	4798      	blx	r3
    2200:	4b13      	ldr	r3, [pc, #76]	; (2250 <hmi_task+0x164>)
    2202:	6098      	str	r0, [r3, #8]
    2204:	e7d0      	b.n	21a8 <hmi_task+0xbc>
			knob_portion * (upper_settings_range.pip_cm_h20 - lower_settings_range.pip_cm_h20);
    2206:	491d      	ldr	r1, [pc, #116]	; (227c <hmi_task+0x190>)
    2208:	4b13      	ldr	r3, [pc, #76]	; (2258 <hmi_task+0x16c>)
    220a:	4798      	blx	r3
			settings_input.pip_cm_h20 = (int32_t) lower_settings_range.pip_cm_h20 +
    220c:	491c      	ldr	r1, [pc, #112]	; (2280 <hmi_task+0x194>)
    220e:	4b13      	ldr	r3, [pc, #76]	; (225c <hmi_task+0x170>)
    2210:	4798      	blx	r3
    2212:	4b13      	ldr	r3, [pc, #76]	; (2260 <hmi_task+0x174>)
    2214:	4798      	blx	r3
    2216:	4b0e      	ldr	r3, [pc, #56]	; (2250 <hmi_task+0x164>)
    2218:	60d8      	str	r0, [r3, #12]
    221a:	e7c5      	b.n	21a8 <hmi_task+0xbc>
    221c:	00001c61 	.word	0x00001c61
    2220:	00002065 	.word	0x00002065
    2224:	000081a4 	.word	0x000081a4
    2228:	000035e5 	.word	0x000035e5
    222c:	00002ef1 	.word	0x00002ef1
    2230:	00003631 	.word	0x00003631
    2234:	00002055 	.word	0x00002055
    2238:	000081b0 	.word	0x000081b0
    223c:	42580000 	.word	0x42580000
    2240:	40c00000 	.word	0x40c00000
    2244:	41880000 	.word	0x41880000
    2248:	20005114 	.word	0x20005114
    224c:	000015b1 	.word	0x000015b1
    2250:	20005100 	.word	0x20005100
    2254:	00002041 	.word	0x00002041
    2258:	000052e5 	.word	0x000052e5
    225c:	00004be1 	.word	0x00004be1
    2260:	0000585d 	.word	0x0000585d
    2264:	200050fc 	.word	0x200050fc
    2268:	00001d6d 	.word	0x00001d6d
    226c:	00001e51 	.word	0x00001e51
    2270:	00003135 	.word	0x00003135
    2274:	000020dd 	.word	0x000020dd
    2278:	40400000 	.word	0x40400000
    227c:	41c80000 	.word	0x41c80000
    2280:	41200000 	.word	0x41200000

00002284 <monitor_task>:

// Task handle
static TaskHandle_t monitor_task_handle = NULL;

static void monitor_task(void * pvParameters)
{
    2284:	b570      	push	{r4, r5, r6, lr}
	UNUSED(pvParameters);
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
    2286:	25fa      	movs	r5, #250	; 0xfa
    2288:	00ad      	lsls	r5, r5, #2
    228a:	4c02      	ldr	r4, [pc, #8]	; (2294 <monitor_task+0x10>)
    228c:	0028      	movs	r0, r5
    228e:	47a0      	blx	r4
    2290:	e7fc      	b.n	228c <monitor_task+0x8>
    2292:	46c0      	nop			; (mov r8, r8)
    2294:	000031b1 	.word	0x000031b1

00002298 <create_monitor_task>:
*
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/
void create_monitor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    2298:	b510      	push	{r4, lr}
    229a:	b082      	sub	sp, #8
    229c:	0002      	movs	r2, r0
	xTaskCreate(monitor_task, (const char * const) "MONITOR",
    229e:	4b05      	ldr	r3, [pc, #20]	; (22b4 <create_monitor_task+0x1c>)
    22a0:	9301      	str	r3, [sp, #4]
    22a2:	9100      	str	r1, [sp, #0]
    22a4:	2300      	movs	r3, #0
    22a6:	4904      	ldr	r1, [pc, #16]	; (22b8 <create_monitor_task+0x20>)
    22a8:	4804      	ldr	r0, [pc, #16]	; (22bc <create_monitor_task+0x24>)
    22aa:	4c05      	ldr	r4, [pc, #20]	; (22c0 <create_monitor_task+0x28>)
    22ac:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &monitor_task_handle);
    22ae:	b002      	add	sp, #8
    22b0:	bd10      	pop	{r4, pc}
    22b2:	46c0      	nop			; (mov r8, r8)
    22b4:	20005118 	.word	0x20005118
    22b8:	000081bc 	.word	0x000081bc
    22bc:	00002285 	.word	0x00002285
    22c0:	00002c85 	.word	0x00002c85

000022c4 <sensor_task>:

/*
*	\brief The sensor task
*/
static void sensor_task(void * pvParameters)
{
    22c4:	b530      	push	{r4, r5, lr}
    22c6:	b08f      	sub	sp, #60	; 0x3c
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    22c8:	ab01      	add	r3, sp, #4
    22ca:	2264      	movs	r2, #100	; 0x64
    22cc:	9201      	str	r2, [sp, #4]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    22ce:	4a2c      	ldr	r2, [pc, #176]	; (2380 <sensor_task+0xbc>)
    22d0:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    22d2:	2200      	movs	r2, #0
    22d4:	9203      	str	r2, [sp, #12]
	config->generator_source = GCLK_GENERATOR_0;
    22d6:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    22d8:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    22da:	2180      	movs	r1, #128	; 0x80
    22dc:	0389      	lsls	r1, r1, #14
    22de:	9105      	str	r1, [sp, #20]
	config->buffer_timeout   = 65535;
    22e0:	2101      	movs	r1, #1
    22e2:	4249      	negs	r1, r1
    22e4:	82d9      	strh	r1, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    22e6:	8299      	strh	r1, [r3, #20]
	config->scl_low_timeout  = false;
    22e8:	3125      	adds	r1, #37	; 0x25
    22ea:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    22ec:	920b      	str	r2, [sp, #44]	; 0x2c
	config->scl_stretch_only_after_ack_bit = false;
    22ee:	3108      	adds	r1, #8
    22f0:	545a      	strb	r2, [r3, r1]
	config->slave_scl_low_extend_timeout   = false;
    22f2:	3101      	adds	r1, #1
    22f4:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    22f6:	3101      	adds	r1, #1
    22f8:	545a      	strb	r2, [r3, r1]
	config->sda_scl_rise_time_ns = 215;
    22fa:	32d7      	adds	r2, #215	; 0xd7
    22fc:	861a      	strh	r2, [r3, #48]	; 0x30
	config_i2c_master.pinmux_pad0 = PIN_PA22C_SERCOM3_PAD0;
    22fe:	3ac1      	subs	r2, #193	; 0xc1
    2300:	9208      	str	r2, [sp, #32]
	config_i2c_master.pinmux_pad1 = PIN_PA23C_SERCOM3_PAD1;
    2302:	3201      	adds	r2, #1
    2304:	9209      	str	r2, [sp, #36]	; 0x24
	while(i2c_master_init(&i2c_master_instance, FLOW_METER_SERCOM, &config_i2c_master) != STATUS_OK);
    2306:	4d1f      	ldr	r5, [pc, #124]	; (2384 <sensor_task+0xc0>)
    2308:	4c1f      	ldr	r4, [pc, #124]	; (2388 <sensor_task+0xc4>)
    230a:	aa01      	add	r2, sp, #4
    230c:	491f      	ldr	r1, [pc, #124]	; (238c <sensor_task+0xc8>)
    230e:	0028      	movs	r0, r5
    2310:	47a0      	blx	r4
    2312:	2800      	cmp	r0, #0
    2314:	d1f9      	bne.n	230a <sensor_task+0x46>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2316:	4b1b      	ldr	r3, [pc, #108]	; (2384 <sensor_task+0xc0>)
    2318:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    231a:	2307      	movs	r3, #7
    231c:	69e2      	ldr	r2, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    231e:	4213      	tst	r3, r2
    2320:	d1fc      	bne.n	231c <sensor_task+0x58>
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2322:	6823      	ldr	r3, [r4, #0]
    2324:	2202      	movs	r2, #2
    2326:	4313      	orrs	r3, r2
    2328:	6023      	str	r3, [r4, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    232a:	4d16      	ldr	r5, [pc, #88]	; (2384 <sensor_task+0xc0>)
    232c:	6828      	ldr	r0, [r5, #0]
    232e:	4b18      	ldr	r3, [pc, #96]	; (2390 <sensor_task+0xcc>)
    2330:	4798      	blx	r3
    2332:	231f      	movs	r3, #31
    2334:	4018      	ands	r0, r3
    2336:	3b1e      	subs	r3, #30
    2338:	4083      	lsls	r3, r0
    233a:	4a16      	ldr	r2, [pc, #88]	; (2394 <sensor_task+0xd0>)
    233c:	6013      	str	r3, [r2, #0]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    233e:	88e9      	ldrh	r1, [r5, #6]
	uint32_t timeout_counter = 0;
    2340:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2342:	2210      	movs	r2, #16
    2344:	e002      	b.n	234c <sensor_task+0x88>
		timeout_counter++;
    2346:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2348:	428b      	cmp	r3, r1
    234a:	d203      	bcs.n	2354 <sensor_task+0x90>
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    234c:	8b60      	ldrh	r0, [r4, #26]
    234e:	4210      	tst	r0, r2
    2350:	d0f9      	beq.n	2346 <sensor_task+0x82>
    2352:	e001      	b.n	2358 <sensor_task+0x94>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2354:	2310      	movs	r3, #16
    2356:	8363      	strh	r3, [r4, #26]
	flow_sensor_power_on();
    2358:	4b0f      	ldr	r3, [pc, #60]	; (2398 <sensor_task+0xd4>)
    235a:	4798      	blx	r3
	flow_sensor_init(&i2c_master_instance);
    235c:	4c09      	ldr	r4, [pc, #36]	; (2384 <sensor_task+0xc0>)
    235e:	0020      	movs	r0, r4
    2360:	4b0e      	ldr	r3, [pc, #56]	; (239c <sensor_task+0xd8>)
    2362:	4798      	blx	r3
	adc_interface_init();
    2364:	4b0e      	ldr	r3, [pc, #56]	; (23a0 <sensor_task+0xdc>)
    2366:	4798      	blx	r3
	UNUSED(pvParameters);

	sensor_hw_init();

	vTaskDelay(pdMS_TO_TICKS(10));
    2368:	200a      	movs	r0, #10
    236a:	4b0e      	ldr	r3, [pc, #56]	; (23a4 <sensor_task+0xe0>)
    236c:	4798      	blx	r3
	flow_sensor_request_flow_slm(&i2c_master_instance); // first read is invalid
    236e:	0020      	movs	r0, r4
    2370:	4b0d      	ldr	r3, [pc, #52]	; (23a8 <sensor_task+0xe4>)
    2372:	4798      	blx	r3
	
	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000)); // TODO do something here
    2374:	25fa      	movs	r5, #250	; 0xfa
    2376:	00ad      	lsls	r5, r5, #2
    2378:	4c0a      	ldr	r4, [pc, #40]	; (23a4 <sensor_task+0xe0>)
    237a:	0028      	movs	r0, r5
    237c:	47a0      	blx	r4
    237e:	e7fc      	b.n	237a <sensor_task+0xb6>
    2380:	00000d48 	.word	0x00000d48
    2384:	2000511c 	.word	0x2000511c
    2388:	00000761 	.word	0x00000761
    238c:	42001400 	.word	0x42001400
    2390:	00003c69 	.word	0x00003c69
    2394:	e000e100 	.word	0xe000e100
    2398:	00001a55 	.word	0x00001a55
    239c:	00001a35 	.word	0x00001a35
    23a0:	000012b1 	.word	0x000012b1
    23a4:	000031b1 	.word	0x000031b1
    23a8:	00001a65 	.word	0x00001a65

000023ac <create_sensor_task>:
*
*	\param stack_depth_words The depth of the stack in words
*	\param task_priority The task priority
*/
void create_sensor_task(uint16_t stack_depth_words, unsigned portBASE_TYPE task_priority)
{
    23ac:	b510      	push	{r4, lr}
    23ae:	b082      	sub	sp, #8
    23b0:	0002      	movs	r2, r0
	xTaskCreate(sensor_task, (const char * const) "SENSOR",
    23b2:	4b05      	ldr	r3, [pc, #20]	; (23c8 <create_sensor_task+0x1c>)
    23b4:	9301      	str	r3, [sp, #4]
    23b6:	9100      	str	r1, [sp, #0]
    23b8:	2300      	movs	r3, #0
    23ba:	4904      	ldr	r1, [pc, #16]	; (23cc <create_sensor_task+0x20>)
    23bc:	4804      	ldr	r0, [pc, #16]	; (23d0 <create_sensor_task+0x24>)
    23be:	4c05      	ldr	r4, [pc, #20]	; (23d4 <create_sensor_task+0x28>)
    23c0:	47a0      	blx	r4
		stack_depth_words, NULL, task_priority, &sensor_task_handle);
    23c2:	b002      	add	sp, #8
    23c4:	bd10      	pop	{r4, pc}
    23c6:	46c0      	nop			; (mov r8, r8)
    23c8:	20005144 	.word	0x20005144
    23cc:	000081c4 	.word	0x000081c4
    23d0:	000022c5 	.word	0x000022c5
    23d4:	00002c85 	.word	0x00002c85

000023d8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    23d8:	0003      	movs	r3, r0
    23da:	3308      	adds	r3, #8
    23dc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    23de:	2201      	movs	r2, #1
    23e0:	4252      	negs	r2, r2
    23e2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    23e4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    23e6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    23e8:	2300      	movs	r3, #0
    23ea:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    23ec:	4770      	bx	lr

000023ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    23ee:	2300      	movs	r3, #0
    23f0:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    23f2:	4770      	bx	lr

000023f4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    23f4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    23f6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    23f8:	689a      	ldr	r2, [r3, #8]
    23fa:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    23fc:	689a      	ldr	r2, [r3, #8]
    23fe:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    2400:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2402:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2404:	6803      	ldr	r3, [r0, #0]
    2406:	3301      	adds	r3, #1
    2408:	6003      	str	r3, [r0, #0]
}
    240a:	4770      	bx	lr

0000240c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    240c:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    240e:	680c      	ldr	r4, [r1, #0]
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    2410:	0002      	movs	r2, r0
    2412:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
    2414:	1c63      	adds	r3, r4, #1
    2416:	d102      	bne.n	241e <vListInsert+0x12>
		pxIterator = pxList->xListEnd.pxPrevious;
    2418:	6902      	ldr	r2, [r0, #16]
    241a:	e004      	b.n	2426 <vListInsert+0x1a>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    241c:	001a      	movs	r2, r3
    241e:	6853      	ldr	r3, [r2, #4]
    2420:	681d      	ldr	r5, [r3, #0]
    2422:	42ac      	cmp	r4, r5
    2424:	d2fa      	bcs.n	241c <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2426:	6853      	ldr	r3, [r2, #4]
    2428:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    242a:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    242c:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
    242e:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2430:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2432:	6803      	ldr	r3, [r0, #0]
    2434:	3301      	adds	r3, #1
    2436:	6003      	str	r3, [r0, #0]
}
    2438:	bd30      	pop	{r4, r5, pc}

0000243a <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    243a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    243c:	6842      	ldr	r2, [r0, #4]
    243e:	6881      	ldr	r1, [r0, #8]
    2440:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2442:	6882      	ldr	r2, [r0, #8]
    2444:	6841      	ldr	r1, [r0, #4]
    2446:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    2448:	685a      	ldr	r2, [r3, #4]
    244a:	4290      	cmp	r0, r2
    244c:	d006      	beq.n	245c <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    244e:	2200      	movs	r2, #0
    2450:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    2452:	681a      	ldr	r2, [r3, #0]
    2454:	3a01      	subs	r2, #1
    2456:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    2458:	6818      	ldr	r0, [r3, #0]
}
    245a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    245c:	6882      	ldr	r2, [r0, #8]
    245e:	605a      	str	r2, [r3, #4]
    2460:	e7f5      	b.n	244e <uxListRemove+0x14>
	...

00002464 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    2464:	b510      	push	{r4, lr}
    2466:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2468:	4b03      	ldr	r3, [pc, #12]	; (2478 <prvIsQueueEmpty+0x14>)
    246a:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    246c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    246e:	4b03      	ldr	r3, [pc, #12]	; (247c <prvIsQueueEmpty+0x18>)
    2470:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    2472:	4260      	negs	r0, r4
    2474:	4160      	adcs	r0, r4

	return xReturn;
}
    2476:	bd10      	pop	{r4, pc}
    2478:	00001021 	.word	0x00001021
    247c:	00001039 	.word	0x00001039

00002480 <prvCopyDataToQueue>:
{
    2480:	b570      	push	{r4, r5, r6, lr}
    2482:	0004      	movs	r4, r0
    2484:	0016      	movs	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    2486:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    2488:	6c02      	ldr	r2, [r0, #64]	; 0x40
    248a:	2a00      	cmp	r2, #0
    248c:	d10b      	bne.n	24a6 <prvCopyDataToQueue+0x26>
BaseType_t xReturn = pdFALSE;
    248e:	2000      	movs	r0, #0
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2490:	6823      	ldr	r3, [r4, #0]
    2492:	4283      	cmp	r3, r0
    2494:	d104      	bne.n	24a0 <prvCopyDataToQueue+0x20>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    2496:	6860      	ldr	r0, [r4, #4]
    2498:	4b16      	ldr	r3, [pc, #88]	; (24f4 <prvCopyDataToQueue+0x74>)
    249a:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    249c:	2300      	movs	r3, #0
    249e:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    24a0:	3501      	adds	r5, #1
    24a2:	63a5      	str	r5, [r4, #56]	; 0x38
}
    24a4:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
    24a6:	2e00      	cmp	r6, #0
    24a8:	d10e      	bne.n	24c8 <prvCopyDataToQueue+0x48>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    24aa:	6880      	ldr	r0, [r0, #8]
    24ac:	4b12      	ldr	r3, [pc, #72]	; (24f8 <prvCopyDataToQueue+0x78>)
    24ae:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    24b0:	68a3      	ldr	r3, [r4, #8]
    24b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
    24b4:	4694      	mov	ip, r2
    24b6:	4463      	add	r3, ip
    24b8:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
    24ba:	2000      	movs	r0, #0
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    24bc:	6862      	ldr	r2, [r4, #4]
    24be:	4293      	cmp	r3, r2
    24c0:	d3ee      	bcc.n	24a0 <prvCopyDataToQueue+0x20>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    24c2:	6823      	ldr	r3, [r4, #0]
    24c4:	60a3      	str	r3, [r4, #8]
    24c6:	e7eb      	b.n	24a0 <prvCopyDataToQueue+0x20>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    24c8:	68c0      	ldr	r0, [r0, #12]
    24ca:	4b0b      	ldr	r3, [pc, #44]	; (24f8 <prvCopyDataToQueue+0x78>)
    24cc:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    24ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
    24d0:	425b      	negs	r3, r3
    24d2:	68e2      	ldr	r2, [r4, #12]
    24d4:	18d2      	adds	r2, r2, r3
    24d6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    24d8:	6821      	ldr	r1, [r4, #0]
    24da:	428a      	cmp	r2, r1
    24dc:	d203      	bcs.n	24e6 <prvCopyDataToQueue+0x66>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    24de:	6862      	ldr	r2, [r4, #4]
    24e0:	4694      	mov	ip, r2
    24e2:	4463      	add	r3, ip
    24e4:	60e3      	str	r3, [r4, #12]
BaseType_t xReturn = pdFALSE;
    24e6:	2000      	movs	r0, #0
		if( xPosition == queueOVERWRITE )
    24e8:	2e02      	cmp	r6, #2
    24ea:	d1d9      	bne.n	24a0 <prvCopyDataToQueue+0x20>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    24ec:	4285      	cmp	r5, r0
    24ee:	d0d7      	beq.n	24a0 <prvCopyDataToQueue+0x20>
				--uxMessagesWaiting;
    24f0:	3d01      	subs	r5, #1
    24f2:	e7d5      	b.n	24a0 <prvCopyDataToQueue+0x20>
    24f4:	00003465 	.word	0x00003465
    24f8:	00007715 	.word	0x00007715

000024fc <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    24fc:	b570      	push	{r4, r5, r6, lr}
    24fe:	b082      	sub	sp, #8
    2500:	9001      	str	r0, [sp, #4]
    2502:	000a      	movs	r2, r1
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    2504:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    2506:	2c00      	cmp	r4, #0
    2508:	d005      	beq.n	2516 <prvNotifyQueueSetContainer+0x1a>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    250a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    250c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    250e:	4299      	cmp	r1, r3
    2510:	d303      	bcc.n	251a <prvNotifyQueueSetContainer+0x1e>
    2512:	b672      	cpsid	i
    2514:	e7fe      	b.n	2514 <prvNotifyQueueSetContainer+0x18>
		configASSERT( pxQueueSetContainer );
    2516:	b672      	cpsid	i
    2518:	e7fe      	b.n	2518 <prvNotifyQueueSetContainer+0x1c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    251a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
	BaseType_t xReturn = pdFALSE;
    251c:	2600      	movs	r6, #0
		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    251e:	428b      	cmp	r3, r1
    2520:	d802      	bhi.n	2528 <prvNotifyQueueSetContainer+0x2c>
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
    2522:	0030      	movs	r0, r6
    2524:	b002      	add	sp, #8
    2526:	bd70      	pop	{r4, r5, r6, pc}
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    2528:	2345      	movs	r3, #69	; 0x45
    252a:	5ce5      	ldrb	r5, [r4, r3]
    252c:	b26d      	sxtb	r5, r5
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    252e:	a901      	add	r1, sp, #4
    2530:	0020      	movs	r0, r4
    2532:	4b0a      	ldr	r3, [pc, #40]	; (255c <prvNotifyQueueSetContainer+0x60>)
    2534:	4798      	blx	r3
    2536:	0006      	movs	r6, r0
			if( cTxLock == queueUNLOCKED )
    2538:	1c6b      	adds	r3, r5, #1
    253a:	d10a      	bne.n	2552 <prvNotifyQueueSetContainer+0x56>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    253c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    253e:	2b00      	cmp	r3, #0
    2540:	d0ef      	beq.n	2522 <prvNotifyQueueSetContainer+0x26>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    2542:	0020      	movs	r0, r4
    2544:	3024      	adds	r0, #36	; 0x24
    2546:	4b06      	ldr	r3, [pc, #24]	; (2560 <prvNotifyQueueSetContainer+0x64>)
    2548:	4798      	blx	r3
    254a:	2800      	cmp	r0, #0
    254c:	d0e9      	beq.n	2522 <prvNotifyQueueSetContainer+0x26>
						xReturn = pdTRUE;
    254e:	2601      	movs	r6, #1
    2550:	e7e7      	b.n	2522 <prvNotifyQueueSetContainer+0x26>
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    2552:	3501      	adds	r5, #1
    2554:	b26d      	sxtb	r5, r5
    2556:	2345      	movs	r3, #69	; 0x45
    2558:	54e5      	strb	r5, [r4, r3]
    255a:	e7e2      	b.n	2522 <prvNotifyQueueSetContainer+0x26>
    255c:	00002481 	.word	0x00002481
    2560:	00003329 	.word	0x00003329

00002564 <prvCopyDataFromQueue>:
{
    2564:	b510      	push	{r4, lr}
    2566:	000c      	movs	r4, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2568:	6c02      	ldr	r2, [r0, #64]	; 0x40
    256a:	2a00      	cmp	r2, #0
    256c:	d00b      	beq.n	2586 <prvCopyDataFromQueue+0x22>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    256e:	68c3      	ldr	r3, [r0, #12]
    2570:	189b      	adds	r3, r3, r2
    2572:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2574:	6841      	ldr	r1, [r0, #4]
    2576:	428b      	cmp	r3, r1
    2578:	d301      	bcc.n	257e <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    257a:	6803      	ldr	r3, [r0, #0]
    257c:	60c3      	str	r3, [r0, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    257e:	68c1      	ldr	r1, [r0, #12]
    2580:	0020      	movs	r0, r4
    2582:	4b01      	ldr	r3, [pc, #4]	; (2588 <prvCopyDataFromQueue+0x24>)
    2584:	4798      	blx	r3
}
    2586:	bd10      	pop	{r4, pc}
    2588:	00007715 	.word	0x00007715

0000258c <prvUnlockQueue>:
{
    258c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    258e:	0007      	movs	r7, r0
	taskENTER_CRITICAL();
    2590:	4b25      	ldr	r3, [pc, #148]	; (2628 <prvUnlockQueue+0x9c>)
    2592:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    2594:	2345      	movs	r3, #69	; 0x45
    2596:	5cfc      	ldrb	r4, [r7, r3]
    2598:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    259a:	2c00      	cmp	r4, #0
    259c:	dd1c      	ble.n	25d8 <prvUnlockQueue+0x4c>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    259e:	4e23      	ldr	r6, [pc, #140]	; (262c <prvUnlockQueue+0xa0>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    25a0:	4d23      	ldr	r5, [pc, #140]	; (2630 <prvUnlockQueue+0xa4>)
    25a2:	e00b      	b.n	25bc <prvUnlockQueue+0x30>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    25a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    25a6:	2b00      	cmp	r3, #0
    25a8:	d016      	beq.n	25d8 <prvUnlockQueue+0x4c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    25aa:	0038      	movs	r0, r7
    25ac:	3024      	adds	r0, #36	; 0x24
    25ae:	47a8      	blx	r5
    25b0:	2800      	cmp	r0, #0
    25b2:	d10e      	bne.n	25d2 <prvUnlockQueue+0x46>
    25b4:	3c01      	subs	r4, #1
    25b6:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
    25b8:	2c00      	cmp	r4, #0
    25ba:	d00d      	beq.n	25d8 <prvUnlockQueue+0x4c>
				if( pxQueue->pxQueueSetContainer != NULL )
    25bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    25be:	2b00      	cmp	r3, #0
    25c0:	d0f0      	beq.n	25a4 <prvUnlockQueue+0x18>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    25c2:	2100      	movs	r1, #0
    25c4:	0038      	movs	r0, r7
    25c6:	47b0      	blx	r6
    25c8:	2800      	cmp	r0, #0
    25ca:	d0f3      	beq.n	25b4 <prvUnlockQueue+0x28>
						vTaskMissedYield();
    25cc:	4b19      	ldr	r3, [pc, #100]	; (2634 <prvUnlockQueue+0xa8>)
    25ce:	4798      	blx	r3
    25d0:	e7f0      	b.n	25b4 <prvUnlockQueue+0x28>
							vTaskMissedYield();
    25d2:	4b18      	ldr	r3, [pc, #96]	; (2634 <prvUnlockQueue+0xa8>)
    25d4:	4798      	blx	r3
    25d6:	e7ed      	b.n	25b4 <prvUnlockQueue+0x28>
		pxQueue->cTxLock = queueUNLOCKED;
    25d8:	22ff      	movs	r2, #255	; 0xff
    25da:	2345      	movs	r3, #69	; 0x45
    25dc:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    25de:	4b16      	ldr	r3, [pc, #88]	; (2638 <prvUnlockQueue+0xac>)
    25e0:	4798      	blx	r3
	taskENTER_CRITICAL();
    25e2:	4b11      	ldr	r3, [pc, #68]	; (2628 <prvUnlockQueue+0x9c>)
    25e4:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    25e6:	2344      	movs	r3, #68	; 0x44
    25e8:	5cfc      	ldrb	r4, [r7, r3]
    25ea:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    25ec:	2c00      	cmp	r4, #0
    25ee:	dd14      	ble.n	261a <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    25f0:	693b      	ldr	r3, [r7, #16]
    25f2:	2b00      	cmp	r3, #0
    25f4:	d011      	beq.n	261a <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    25f6:	003d      	movs	r5, r7
    25f8:	3510      	adds	r5, #16
    25fa:	4e0d      	ldr	r6, [pc, #52]	; (2630 <prvUnlockQueue+0xa4>)
    25fc:	e006      	b.n	260c <prvUnlockQueue+0x80>
    25fe:	3c01      	subs	r4, #1
    2600:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
    2602:	2c00      	cmp	r4, #0
    2604:	d009      	beq.n	261a <prvUnlockQueue+0x8e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2606:	693b      	ldr	r3, [r7, #16]
    2608:	2b00      	cmp	r3, #0
    260a:	d006      	beq.n	261a <prvUnlockQueue+0x8e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    260c:	0028      	movs	r0, r5
    260e:	47b0      	blx	r6
    2610:	2800      	cmp	r0, #0
    2612:	d0f4      	beq.n	25fe <prvUnlockQueue+0x72>
					vTaskMissedYield();
    2614:	4b07      	ldr	r3, [pc, #28]	; (2634 <prvUnlockQueue+0xa8>)
    2616:	4798      	blx	r3
    2618:	e7f1      	b.n	25fe <prvUnlockQueue+0x72>
		pxQueue->cRxLock = queueUNLOCKED;
    261a:	22ff      	movs	r2, #255	; 0xff
    261c:	2344      	movs	r3, #68	; 0x44
    261e:	54fa      	strb	r2, [r7, r3]
	taskEXIT_CRITICAL();
    2620:	4b05      	ldr	r3, [pc, #20]	; (2638 <prvUnlockQueue+0xac>)
    2622:	4798      	blx	r3
}
    2624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2626:	46c0      	nop			; (mov r8, r8)
    2628:	00001021 	.word	0x00001021
    262c:	000024fd 	.word	0x000024fd
    2630:	00003329 	.word	0x00003329
    2634:	00003439 	.word	0x00003439
    2638:	00001039 	.word	0x00001039

0000263c <xQueueGenericReset>:
{
    263c:	b570      	push	{r4, r5, r6, lr}
    263e:	0004      	movs	r4, r0
    2640:	000d      	movs	r5, r1
	configASSERT( pxQueue );
    2642:	2800      	cmp	r0, #0
    2644:	d021      	beq.n	268a <xQueueGenericReset+0x4e>
	taskENTER_CRITICAL();
    2646:	4b17      	ldr	r3, [pc, #92]	; (26a4 <xQueueGenericReset+0x68>)
    2648:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    264a:	6822      	ldr	r2, [r4, #0]
    264c:	6c21      	ldr	r1, [r4, #64]	; 0x40
    264e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2650:	434b      	muls	r3, r1
    2652:	18d0      	adds	r0, r2, r3
    2654:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    2656:	2000      	movs	r0, #0
    2658:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    265a:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    265c:	1a5b      	subs	r3, r3, r1
    265e:	18d3      	adds	r3, r2, r3
    2660:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    2662:	23ff      	movs	r3, #255	; 0xff
    2664:	2244      	movs	r2, #68	; 0x44
    2666:	54a3      	strb	r3, [r4, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    2668:	3201      	adds	r2, #1
    266a:	54a3      	strb	r3, [r4, r2]
		if( xNewQueue == pdFALSE )
    266c:	2d00      	cmp	r5, #0
    266e:	d111      	bne.n	2694 <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    2670:	6923      	ldr	r3, [r4, #16]
    2672:	2b00      	cmp	r3, #0
    2674:	d005      	beq.n	2682 <xQueueGenericReset+0x46>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2676:	0020      	movs	r0, r4
    2678:	3010      	adds	r0, #16
    267a:	4b0b      	ldr	r3, [pc, #44]	; (26a8 <xQueueGenericReset+0x6c>)
    267c:	4798      	blx	r3
    267e:	2800      	cmp	r0, #0
    2680:	d105      	bne.n	268e <xQueueGenericReset+0x52>
	taskEXIT_CRITICAL();
    2682:	4b0a      	ldr	r3, [pc, #40]	; (26ac <xQueueGenericReset+0x70>)
    2684:	4798      	blx	r3
}
    2686:	2001      	movs	r0, #1
    2688:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxQueue );
    268a:	b672      	cpsid	i
    268c:	e7fe      	b.n	268c <xQueueGenericReset+0x50>
					queueYIELD_IF_USING_PREEMPTION();
    268e:	4b08      	ldr	r3, [pc, #32]	; (26b0 <xQueueGenericReset+0x74>)
    2690:	4798      	blx	r3
    2692:	e7f6      	b.n	2682 <xQueueGenericReset+0x46>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    2694:	0020      	movs	r0, r4
    2696:	3010      	adds	r0, #16
    2698:	4d06      	ldr	r5, [pc, #24]	; (26b4 <xQueueGenericReset+0x78>)
    269a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    269c:	0020      	movs	r0, r4
    269e:	3024      	adds	r0, #36	; 0x24
    26a0:	47a8      	blx	r5
    26a2:	e7ee      	b.n	2682 <xQueueGenericReset+0x46>
    26a4:	00001021 	.word	0x00001021
    26a8:	00003329 	.word	0x00003329
    26ac:	00001039 	.word	0x00001039
    26b0:	00001009 	.word	0x00001009
    26b4:	000023d9 	.word	0x000023d9

000026b8 <xQueueGenericCreate>:
	{
    26b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    26ba:	0006      	movs	r6, r0
    26bc:	000d      	movs	r5, r1
    26be:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    26c0:	2800      	cmp	r0, #0
    26c2:	d101      	bne.n	26c8 <xQueueGenericCreate+0x10>
    26c4:	b672      	cpsid	i
    26c6:	e7fe      	b.n	26c6 <xQueueGenericCreate+0xe>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    26c8:	0008      	movs	r0, r1
    26ca:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    26cc:	3054      	adds	r0, #84	; 0x54
    26ce:	4b0b      	ldr	r3, [pc, #44]	; (26fc <xQueueGenericCreate+0x44>)
    26d0:	4798      	blx	r3
    26d2:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
    26d4:	d010      	beq.n	26f8 <xQueueGenericCreate+0x40>
	if( uxItemSize == ( UBaseType_t ) 0 )
    26d6:	2d00      	cmp	r5, #0
    26d8:	d003      	beq.n	26e2 <xQueueGenericCreate+0x2a>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    26da:	0003      	movs	r3, r0
    26dc:	3354      	adds	r3, #84	; 0x54
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    26de:	6003      	str	r3, [r0, #0]
    26e0:	e000      	b.n	26e4 <xQueueGenericCreate+0x2c>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    26e2:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
    26e4:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    26e6:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    26e8:	2101      	movs	r1, #1
    26ea:	0020      	movs	r0, r4
    26ec:	4b04      	ldr	r3, [pc, #16]	; (2700 <xQueueGenericCreate+0x48>)
    26ee:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    26f0:	2350      	movs	r3, #80	; 0x50
    26f2:	54e7      	strb	r7, [r4, r3]
		pxNewQueue->pxQueueSetContainer = NULL;
    26f4:	2300      	movs	r3, #0
    26f6:	64a3      	str	r3, [r4, #72]	; 0x48
	}
    26f8:	0020      	movs	r0, r4
    26fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    26fc:	000010bd 	.word	0x000010bd
    2700:	0000263d 	.word	0x0000263d

00002704 <xQueueGenericSend>:
{
    2704:	b5f0      	push	{r4, r5, r6, r7, lr}
    2706:	46ce      	mov	lr, r9
    2708:	4647      	mov	r7, r8
    270a:	b580      	push	{r7, lr}
    270c:	b085      	sub	sp, #20
    270e:	0004      	movs	r4, r0
    2710:	000f      	movs	r7, r1
    2712:	9201      	str	r2, [sp, #4]
    2714:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    2716:	2800      	cmp	r0, #0
    2718:	d00c      	beq.n	2734 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    271a:	2900      	cmp	r1, #0
    271c:	d00c      	beq.n	2738 <xQueueGenericSend+0x34>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    271e:	2d02      	cmp	r5, #2
    2720:	d00f      	beq.n	2742 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    2722:	4b4e      	ldr	r3, [pc, #312]	; (285c <xQueueGenericSend+0x158>)
    2724:	4798      	blx	r3
    2726:	2800      	cmp	r0, #0
    2728:	d110      	bne.n	274c <xQueueGenericSend+0x48>
    272a:	9b01      	ldr	r3, [sp, #4]
    272c:	2b00      	cmp	r3, #0
    272e:	d011      	beq.n	2754 <xQueueGenericSend+0x50>
    2730:	b672      	cpsid	i
    2732:	e7fe      	b.n	2732 <xQueueGenericSend+0x2e>
	configASSERT( pxQueue );
    2734:	b672      	cpsid	i
    2736:	e7fe      	b.n	2736 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    2738:	6c03      	ldr	r3, [r0, #64]	; 0x40
    273a:	2b00      	cmp	r3, #0
    273c:	d0ef      	beq.n	271e <xQueueGenericSend+0x1a>
    273e:	b672      	cpsid	i
    2740:	e7fe      	b.n	2740 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    2742:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    2744:	2b01      	cmp	r3, #1
    2746:	d0ec      	beq.n	2722 <xQueueGenericSend+0x1e>
    2748:	b672      	cpsid	i
    274a:	e7fe      	b.n	274a <xQueueGenericSend+0x46>
    274c:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    274e:	4b44      	ldr	r3, [pc, #272]	; (2860 <xQueueGenericSend+0x15c>)
    2750:	4698      	mov	r8, r3
    2752:	e04c      	b.n	27ee <xQueueGenericSend+0xea>
    2754:	2600      	movs	r6, #0
    2756:	e7fa      	b.n	274e <xQueueGenericSend+0x4a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    2758:	002a      	movs	r2, r5
    275a:	0039      	movs	r1, r7
    275c:	0020      	movs	r0, r4
    275e:	4b41      	ldr	r3, [pc, #260]	; (2864 <xQueueGenericSend+0x160>)
    2760:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
    2762:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2764:	2b00      	cmp	r3, #0
    2766:	d00f      	beq.n	2788 <xQueueGenericSend+0x84>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    2768:	0029      	movs	r1, r5
    276a:	0020      	movs	r0, r4
    276c:	4b3e      	ldr	r3, [pc, #248]	; (2868 <xQueueGenericSend+0x164>)
    276e:	4798      	blx	r3
    2770:	2800      	cmp	r0, #0
    2772:	d001      	beq.n	2778 <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    2774:	4b3d      	ldr	r3, [pc, #244]	; (286c <xQueueGenericSend+0x168>)
    2776:	4798      	blx	r3
				taskEXIT_CRITICAL();
    2778:	4b3d      	ldr	r3, [pc, #244]	; (2870 <xQueueGenericSend+0x16c>)
    277a:	4798      	blx	r3
				return pdPASS;
    277c:	2001      	movs	r0, #1
}
    277e:	b005      	add	sp, #20
    2780:	bc0c      	pop	{r2, r3}
    2782:	4690      	mov	r8, r2
    2784:	4699      	mov	r9, r3
    2786:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    2788:	6a63      	ldr	r3, [r4, #36]	; 0x24
    278a:	2b00      	cmp	r3, #0
    278c:	d008      	beq.n	27a0 <xQueueGenericSend+0x9c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    278e:	0020      	movs	r0, r4
    2790:	3024      	adds	r0, #36	; 0x24
    2792:	4b38      	ldr	r3, [pc, #224]	; (2874 <xQueueGenericSend+0x170>)
    2794:	4798      	blx	r3
    2796:	2800      	cmp	r0, #0
    2798:	d0ee      	beq.n	2778 <xQueueGenericSend+0x74>
								queueYIELD_IF_USING_PREEMPTION();
    279a:	4b34      	ldr	r3, [pc, #208]	; (286c <xQueueGenericSend+0x168>)
    279c:	4798      	blx	r3
    279e:	e7eb      	b.n	2778 <xQueueGenericSend+0x74>
						else if( xYieldRequired != pdFALSE )
    27a0:	2800      	cmp	r0, #0
    27a2:	d0e9      	beq.n	2778 <xQueueGenericSend+0x74>
							queueYIELD_IF_USING_PREEMPTION();
    27a4:	4b31      	ldr	r3, [pc, #196]	; (286c <xQueueGenericSend+0x168>)
    27a6:	4798      	blx	r3
    27a8:	e7e6      	b.n	2778 <xQueueGenericSend+0x74>
					taskEXIT_CRITICAL();
    27aa:	4b31      	ldr	r3, [pc, #196]	; (2870 <xQueueGenericSend+0x16c>)
    27ac:	4798      	blx	r3
					return errQUEUE_FULL;
    27ae:	2000      	movs	r0, #0
    27b0:	e7e5      	b.n	277e <xQueueGenericSend+0x7a>
		prvLockQueue( pxQueue );
    27b2:	4b2f      	ldr	r3, [pc, #188]	; (2870 <xQueueGenericSend+0x16c>)
    27b4:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    27b6:	a901      	add	r1, sp, #4
    27b8:	a802      	add	r0, sp, #8
    27ba:	4b2f      	ldr	r3, [pc, #188]	; (2878 <xQueueGenericSend+0x174>)
    27bc:	4798      	blx	r3
    27be:	2800      	cmp	r0, #0
    27c0:	d144      	bne.n	284c <xQueueGenericSend+0x148>
	taskENTER_CRITICAL();
    27c2:	4b27      	ldr	r3, [pc, #156]	; (2860 <xQueueGenericSend+0x15c>)
    27c4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    27c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    27c8:	4699      	mov	r9, r3
    27ca:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    27cc:	4b28      	ldr	r3, [pc, #160]	; (2870 <xQueueGenericSend+0x16c>)
    27ce:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    27d0:	45b1      	cmp	r9, r6
    27d2:	d135      	bne.n	2840 <xQueueGenericSend+0x13c>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    27d4:	0020      	movs	r0, r4
    27d6:	3010      	adds	r0, #16
    27d8:	9901      	ldr	r1, [sp, #4]
    27da:	4b28      	ldr	r3, [pc, #160]	; (287c <xQueueGenericSend+0x178>)
    27dc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    27de:	0020      	movs	r0, r4
    27e0:	4b27      	ldr	r3, [pc, #156]	; (2880 <xQueueGenericSend+0x17c>)
    27e2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    27e4:	4b27      	ldr	r3, [pc, #156]	; (2884 <xQueueGenericSend+0x180>)
    27e6:	4798      	blx	r3
    27e8:	2800      	cmp	r0, #0
    27ea:	d026      	beq.n	283a <xQueueGenericSend+0x136>
    27ec:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    27ee:	47c0      	blx	r8
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    27f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    27f2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    27f4:	4293      	cmp	r3, r2
    27f6:	d3af      	bcc.n	2758 <xQueueGenericSend+0x54>
    27f8:	2d02      	cmp	r5, #2
    27fa:	d0ad      	beq.n	2758 <xQueueGenericSend+0x54>
				if( xTicksToWait == ( TickType_t ) 0 )
    27fc:	9b01      	ldr	r3, [sp, #4]
    27fe:	2b00      	cmp	r3, #0
    2800:	d0d3      	beq.n	27aa <xQueueGenericSend+0xa6>
				else if( xEntryTimeSet == pdFALSE )
    2802:	2e00      	cmp	r6, #0
    2804:	d102      	bne.n	280c <xQueueGenericSend+0x108>
					vTaskInternalSetTimeOutState( &xTimeOut );
    2806:	a802      	add	r0, sp, #8
    2808:	4b1f      	ldr	r3, [pc, #124]	; (2888 <xQueueGenericSend+0x184>)
    280a:	4798      	blx	r3
		taskEXIT_CRITICAL();
    280c:	4b18      	ldr	r3, [pc, #96]	; (2870 <xQueueGenericSend+0x16c>)
    280e:	4798      	blx	r3
		vTaskSuspendAll();
    2810:	4b1e      	ldr	r3, [pc, #120]	; (288c <xQueueGenericSend+0x188>)
    2812:	4798      	blx	r3
		prvLockQueue( pxQueue );
    2814:	4b12      	ldr	r3, [pc, #72]	; (2860 <xQueueGenericSend+0x15c>)
    2816:	4798      	blx	r3
    2818:	2344      	movs	r3, #68	; 0x44
    281a:	5ce3      	ldrb	r3, [r4, r3]
    281c:	b25b      	sxtb	r3, r3
    281e:	3301      	adds	r3, #1
    2820:	d102      	bne.n	2828 <xQueueGenericSend+0x124>
    2822:	2200      	movs	r2, #0
    2824:	2344      	movs	r3, #68	; 0x44
    2826:	54e2      	strb	r2, [r4, r3]
    2828:	2345      	movs	r3, #69	; 0x45
    282a:	5ce3      	ldrb	r3, [r4, r3]
    282c:	b25b      	sxtb	r3, r3
    282e:	3301      	adds	r3, #1
    2830:	d1bf      	bne.n	27b2 <xQueueGenericSend+0xae>
    2832:	2200      	movs	r2, #0
    2834:	2345      	movs	r3, #69	; 0x45
    2836:	54e2      	strb	r2, [r4, r3]
    2838:	e7bb      	b.n	27b2 <xQueueGenericSend+0xae>
					portYIELD_WITHIN_API();
    283a:	4b0c      	ldr	r3, [pc, #48]	; (286c <xQueueGenericSend+0x168>)
    283c:	4798      	blx	r3
    283e:	e7d5      	b.n	27ec <xQueueGenericSend+0xe8>
				prvUnlockQueue( pxQueue );
    2840:	0020      	movs	r0, r4
    2842:	4b0f      	ldr	r3, [pc, #60]	; (2880 <xQueueGenericSend+0x17c>)
    2844:	4798      	blx	r3
				( void ) xTaskResumeAll();
    2846:	4b0f      	ldr	r3, [pc, #60]	; (2884 <xQueueGenericSend+0x180>)
    2848:	4798      	blx	r3
    284a:	e7cf      	b.n	27ec <xQueueGenericSend+0xe8>
			prvUnlockQueue( pxQueue );
    284c:	0020      	movs	r0, r4
    284e:	4b0c      	ldr	r3, [pc, #48]	; (2880 <xQueueGenericSend+0x17c>)
    2850:	4798      	blx	r3
			( void ) xTaskResumeAll();
    2852:	4b0c      	ldr	r3, [pc, #48]	; (2884 <xQueueGenericSend+0x180>)
    2854:	4798      	blx	r3
			return errQUEUE_FULL;
    2856:	2000      	movs	r0, #0
    2858:	e791      	b.n	277e <xQueueGenericSend+0x7a>
    285a:	46c0      	nop			; (mov r8, r8)
    285c:	00003445 	.word	0x00003445
    2860:	00001021 	.word	0x00001021
    2864:	00002481 	.word	0x00002481
    2868:	000024fd 	.word	0x000024fd
    286c:	00001009 	.word	0x00001009
    2870:	00001039 	.word	0x00001039
    2874:	00003329 	.word	0x00003329
    2878:	000033c9 	.word	0x000033c9
    287c:	000032c5 	.word	0x000032c5
    2880:	0000258d 	.word	0x0000258d
    2884:	00003035 	.word	0x00003035
    2888:	000033b1 	.word	0x000033b1
    288c:	00002ee1 	.word	0x00002ee1

00002890 <xQueueGenericSendFromISR>:
{
    2890:	b5f0      	push	{r4, r5, r6, r7, lr}
    2892:	b083      	sub	sp, #12
    2894:	0004      	movs	r4, r0
    2896:	9101      	str	r1, [sp, #4]
    2898:	0016      	movs	r6, r2
    289a:	001d      	movs	r5, r3
	configASSERT( pxQueue );
    289c:	2800      	cmp	r0, #0
    289e:	d012      	beq.n	28c6 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    28a0:	9b01      	ldr	r3, [sp, #4]
    28a2:	2b00      	cmp	r3, #0
    28a4:	d011      	beq.n	28ca <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    28a6:	2d02      	cmp	r5, #2
    28a8:	d014      	beq.n	28d4 <xQueueGenericSendFromISR+0x44>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    28aa:	4b28      	ldr	r3, [pc, #160]	; (294c <xQueueGenericSendFromISR+0xbc>)
    28ac:	4798      	blx	r3
    28ae:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    28b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    28b2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    28b4:	429a      	cmp	r2, r3
    28b6:	d82f      	bhi.n	2918 <xQueueGenericSendFromISR+0x88>
			xReturn = errQUEUE_FULL;
    28b8:	2500      	movs	r5, #0
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    28ba:	9800      	ldr	r0, [sp, #0]
    28bc:	4b24      	ldr	r3, [pc, #144]	; (2950 <xQueueGenericSendFromISR+0xc0>)
    28be:	4798      	blx	r3
}
    28c0:	0028      	movs	r0, r5
    28c2:	b003      	add	sp, #12
    28c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	configASSERT( pxQueue );
    28c6:	b672      	cpsid	i
    28c8:	e7fe      	b.n	28c8 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    28ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
    28cc:	2b00      	cmp	r3, #0
    28ce:	d0ea      	beq.n	28a6 <xQueueGenericSendFromISR+0x16>
    28d0:	b672      	cpsid	i
    28d2:	e7fe      	b.n	28d2 <xQueueGenericSendFromISR+0x42>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    28d4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    28d6:	2b01      	cmp	r3, #1
    28d8:	d01a      	beq.n	2910 <xQueueGenericSendFromISR+0x80>
    28da:	b672      	cpsid	i
    28dc:	e7fe      	b.n	28dc <xQueueGenericSendFromISR+0x4c>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28de:	6a63      	ldr	r3, [r4, #36]	; 0x24
			xReturn = pdPASS;
    28e0:	2501      	movs	r5, #1
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28e2:	2b00      	cmp	r3, #0
    28e4:	d0e9      	beq.n	28ba <xQueueGenericSendFromISR+0x2a>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e6:	0020      	movs	r0, r4
    28e8:	3024      	adds	r0, #36	; 0x24
    28ea:	4b1a      	ldr	r3, [pc, #104]	; (2954 <xQueueGenericSendFromISR+0xc4>)
    28ec:	4798      	blx	r3
    28ee:	2800      	cmp	r0, #0
    28f0:	d0e3      	beq.n	28ba <xQueueGenericSendFromISR+0x2a>
								if( pxHigherPriorityTaskWoken != NULL )
    28f2:	2e00      	cmp	r6, #0
    28f4:	d00a      	beq.n	290c <xQueueGenericSendFromISR+0x7c>
									*pxHigherPriorityTaskWoken = pdTRUE;
    28f6:	2301      	movs	r3, #1
    28f8:	6033      	str	r3, [r6, #0]
    28fa:	e7de      	b.n	28ba <xQueueGenericSendFromISR+0x2a>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    28fc:	1c7b      	adds	r3, r7, #1
    28fe:	b25b      	sxtb	r3, r3
    2900:	2245      	movs	r2, #69	; 0x45
    2902:	54a3      	strb	r3, [r4, r2]
			xReturn = pdPASS;
    2904:	2501      	movs	r5, #1
    2906:	e7d8      	b.n	28ba <xQueueGenericSendFromISR+0x2a>
    2908:	2501      	movs	r5, #1
    290a:	e7d6      	b.n	28ba <xQueueGenericSendFromISR+0x2a>
    290c:	2501      	movs	r5, #1
    290e:	e7d4      	b.n	28ba <xQueueGenericSendFromISR+0x2a>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2910:	4b0e      	ldr	r3, [pc, #56]	; (294c <xQueueGenericSendFromISR+0xbc>)
    2912:	4798      	blx	r3
    2914:	9000      	str	r0, [sp, #0]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    2916:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
    2918:	2345      	movs	r3, #69	; 0x45
    291a:	5ce7      	ldrb	r7, [r4, r3]
    291c:	b27f      	sxtb	r7, r7
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    291e:	002a      	movs	r2, r5
    2920:	9901      	ldr	r1, [sp, #4]
    2922:	0020      	movs	r0, r4
    2924:	4b0c      	ldr	r3, [pc, #48]	; (2958 <xQueueGenericSendFromISR+0xc8>)
    2926:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
    2928:	1c7b      	adds	r3, r7, #1
    292a:	d1e7      	bne.n	28fc <xQueueGenericSendFromISR+0x6c>
					if( pxQueue->pxQueueSetContainer != NULL )
    292c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    292e:	2b00      	cmp	r3, #0
    2930:	d0d5      	beq.n	28de <xQueueGenericSendFromISR+0x4e>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    2932:	0029      	movs	r1, r5
    2934:	0020      	movs	r0, r4
    2936:	4b09      	ldr	r3, [pc, #36]	; (295c <xQueueGenericSendFromISR+0xcc>)
    2938:	4798      	blx	r3
			xReturn = pdPASS;
    293a:	2501      	movs	r5, #1
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    293c:	2800      	cmp	r0, #0
    293e:	d0bc      	beq.n	28ba <xQueueGenericSendFromISR+0x2a>
							if( pxHigherPriorityTaskWoken != NULL )
    2940:	2e00      	cmp	r6, #0
    2942:	d0e1      	beq.n	2908 <xQueueGenericSendFromISR+0x78>
								*pxHigherPriorityTaskWoken = pdTRUE;
    2944:	2301      	movs	r3, #1
    2946:	6033      	str	r3, [r6, #0]
    2948:	e7b7      	b.n	28ba <xQueueGenericSendFromISR+0x2a>
    294a:	46c0      	nop			; (mov r8, r8)
    294c:	00001059 	.word	0x00001059
    2950:	00001061 	.word	0x00001061
    2954:	00003329 	.word	0x00003329
    2958:	00002481 	.word	0x00002481
    295c:	000024fd 	.word	0x000024fd

00002960 <xQueueReceive>:
{
    2960:	b5f0      	push	{r4, r5, r6, r7, lr}
    2962:	46c6      	mov	lr, r8
    2964:	b500      	push	{lr}
    2966:	b084      	sub	sp, #16
    2968:	0004      	movs	r4, r0
    296a:	000f      	movs	r7, r1
    296c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
    296e:	2800      	cmp	r0, #0
    2970:	d00a      	beq.n	2988 <xQueueReceive+0x28>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    2972:	2900      	cmp	r1, #0
    2974:	d00a      	beq.n	298c <xQueueReceive+0x2c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    2976:	4b42      	ldr	r3, [pc, #264]	; (2a80 <xQueueReceive+0x120>)
    2978:	4798      	blx	r3
    297a:	2800      	cmp	r0, #0
    297c:	d10b      	bne.n	2996 <xQueueReceive+0x36>
    297e:	9b01      	ldr	r3, [sp, #4]
    2980:	2b00      	cmp	r3, #0
    2982:	d00c      	beq.n	299e <xQueueReceive+0x3e>
    2984:	b672      	cpsid	i
    2986:	e7fe      	b.n	2986 <xQueueReceive+0x26>
	configASSERT( ( pxQueue ) );
    2988:	b672      	cpsid	i
    298a:	e7fe      	b.n	298a <xQueueReceive+0x2a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    298c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    298e:	2b00      	cmp	r3, #0
    2990:	d0f1      	beq.n	2976 <xQueueReceive+0x16>
    2992:	b672      	cpsid	i
    2994:	e7fe      	b.n	2994 <xQueueReceive+0x34>
    2996:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
    2998:	4b3a      	ldr	r3, [pc, #232]	; (2a84 <xQueueReceive+0x124>)
    299a:	4698      	mov	r8, r3
    299c:	e02f      	b.n	29fe <xQueueReceive+0x9e>
    299e:	2600      	movs	r6, #0
    29a0:	e7fa      	b.n	2998 <xQueueReceive+0x38>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    29a2:	0039      	movs	r1, r7
    29a4:	0020      	movs	r0, r4
    29a6:	4b38      	ldr	r3, [pc, #224]	; (2a88 <xQueueReceive+0x128>)
    29a8:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    29aa:	3d01      	subs	r5, #1
    29ac:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    29ae:	6923      	ldr	r3, [r4, #16]
    29b0:	2b00      	cmp	r3, #0
    29b2:	d007      	beq.n	29c4 <xQueueReceive+0x64>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    29b4:	0020      	movs	r0, r4
    29b6:	3010      	adds	r0, #16
    29b8:	4b34      	ldr	r3, [pc, #208]	; (2a8c <xQueueReceive+0x12c>)
    29ba:	4798      	blx	r3
    29bc:	2800      	cmp	r0, #0
    29be:	d001      	beq.n	29c4 <xQueueReceive+0x64>
						queueYIELD_IF_USING_PREEMPTION();
    29c0:	4b33      	ldr	r3, [pc, #204]	; (2a90 <xQueueReceive+0x130>)
    29c2:	4798      	blx	r3
				taskEXIT_CRITICAL();
    29c4:	4b33      	ldr	r3, [pc, #204]	; (2a94 <xQueueReceive+0x134>)
    29c6:	4798      	blx	r3
				return pdPASS;
    29c8:	2001      	movs	r0, #1
}
    29ca:	b004      	add	sp, #16
    29cc:	bc04      	pop	{r2}
    29ce:	4690      	mov	r8, r2
    29d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
    29d2:	4b30      	ldr	r3, [pc, #192]	; (2a94 <xQueueReceive+0x134>)
    29d4:	4798      	blx	r3
					return errQUEUE_EMPTY;
    29d6:	2000      	movs	r0, #0
    29d8:	e7f7      	b.n	29ca <xQueueReceive+0x6a>
					vTaskInternalSetTimeOutState( &xTimeOut );
    29da:	a802      	add	r0, sp, #8
    29dc:	4b2e      	ldr	r3, [pc, #184]	; (2a98 <xQueueReceive+0x138>)
    29de:	4798      	blx	r3
    29e0:	e016      	b.n	2a10 <xQueueReceive+0xb0>
		prvLockQueue( pxQueue );
    29e2:	2200      	movs	r2, #0
    29e4:	2344      	movs	r3, #68	; 0x44
    29e6:	54e2      	strb	r2, [r4, r3]
    29e8:	e01d      	b.n	2a26 <xQueueReceive+0xc6>
    29ea:	2200      	movs	r2, #0
    29ec:	2345      	movs	r3, #69	; 0x45
    29ee:	54e2      	strb	r2, [r4, r3]
    29f0:	e01e      	b.n	2a30 <xQueueReceive+0xd0>
				prvUnlockQueue( pxQueue );
    29f2:	0020      	movs	r0, r4
    29f4:	4b29      	ldr	r3, [pc, #164]	; (2a9c <xQueueReceive+0x13c>)
    29f6:	4798      	blx	r3
				( void ) xTaskResumeAll();
    29f8:	4b29      	ldr	r3, [pc, #164]	; (2aa0 <xQueueReceive+0x140>)
    29fa:	4798      	blx	r3
    29fc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
    29fe:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    2a00:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    2a02:	2d00      	cmp	r5, #0
    2a04:	d1cd      	bne.n	29a2 <xQueueReceive+0x42>
				if( xTicksToWait == ( TickType_t ) 0 )
    2a06:	9b01      	ldr	r3, [sp, #4]
    2a08:	2b00      	cmp	r3, #0
    2a0a:	d0e2      	beq.n	29d2 <xQueueReceive+0x72>
				else if( xEntryTimeSet == pdFALSE )
    2a0c:	2e00      	cmp	r6, #0
    2a0e:	d0e4      	beq.n	29da <xQueueReceive+0x7a>
		taskEXIT_CRITICAL();
    2a10:	4b20      	ldr	r3, [pc, #128]	; (2a94 <xQueueReceive+0x134>)
    2a12:	4798      	blx	r3
		vTaskSuspendAll();
    2a14:	4b23      	ldr	r3, [pc, #140]	; (2aa4 <xQueueReceive+0x144>)
    2a16:	4798      	blx	r3
		prvLockQueue( pxQueue );
    2a18:	4b1a      	ldr	r3, [pc, #104]	; (2a84 <xQueueReceive+0x124>)
    2a1a:	4798      	blx	r3
    2a1c:	2344      	movs	r3, #68	; 0x44
    2a1e:	5ce3      	ldrb	r3, [r4, r3]
    2a20:	b25b      	sxtb	r3, r3
    2a22:	3301      	adds	r3, #1
    2a24:	d0dd      	beq.n	29e2 <xQueueReceive+0x82>
    2a26:	2345      	movs	r3, #69	; 0x45
    2a28:	5ce3      	ldrb	r3, [r4, r3]
    2a2a:	b25b      	sxtb	r3, r3
    2a2c:	3301      	adds	r3, #1
    2a2e:	d0dc      	beq.n	29ea <xQueueReceive+0x8a>
    2a30:	4b18      	ldr	r3, [pc, #96]	; (2a94 <xQueueReceive+0x134>)
    2a32:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2a34:	a901      	add	r1, sp, #4
    2a36:	a802      	add	r0, sp, #8
    2a38:	4b1b      	ldr	r3, [pc, #108]	; (2aa8 <xQueueReceive+0x148>)
    2a3a:	4798      	blx	r3
    2a3c:	2800      	cmp	r0, #0
    2a3e:	d113      	bne.n	2a68 <xQueueReceive+0x108>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2a40:	0020      	movs	r0, r4
    2a42:	4b1a      	ldr	r3, [pc, #104]	; (2aac <xQueueReceive+0x14c>)
    2a44:	4798      	blx	r3
    2a46:	2800      	cmp	r0, #0
    2a48:	d0d3      	beq.n	29f2 <xQueueReceive+0x92>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2a4a:	0020      	movs	r0, r4
    2a4c:	3024      	adds	r0, #36	; 0x24
    2a4e:	9901      	ldr	r1, [sp, #4]
    2a50:	4b17      	ldr	r3, [pc, #92]	; (2ab0 <xQueueReceive+0x150>)
    2a52:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    2a54:	0020      	movs	r0, r4
    2a56:	4b11      	ldr	r3, [pc, #68]	; (2a9c <xQueueReceive+0x13c>)
    2a58:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    2a5a:	4b11      	ldr	r3, [pc, #68]	; (2aa0 <xQueueReceive+0x140>)
    2a5c:	4798      	blx	r3
    2a5e:	2800      	cmp	r0, #0
    2a60:	d1cc      	bne.n	29fc <xQueueReceive+0x9c>
					portYIELD_WITHIN_API();
    2a62:	4b0b      	ldr	r3, [pc, #44]	; (2a90 <xQueueReceive+0x130>)
    2a64:	4798      	blx	r3
    2a66:	e7c9      	b.n	29fc <xQueueReceive+0x9c>
			prvUnlockQueue( pxQueue );
    2a68:	0020      	movs	r0, r4
    2a6a:	4b0c      	ldr	r3, [pc, #48]	; (2a9c <xQueueReceive+0x13c>)
    2a6c:	4798      	blx	r3
			( void ) xTaskResumeAll();
    2a6e:	4b0c      	ldr	r3, [pc, #48]	; (2aa0 <xQueueReceive+0x140>)
    2a70:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    2a72:	0020      	movs	r0, r4
    2a74:	4b0d      	ldr	r3, [pc, #52]	; (2aac <xQueueReceive+0x14c>)
    2a76:	4798      	blx	r3
    2a78:	2800      	cmp	r0, #0
    2a7a:	d0bf      	beq.n	29fc <xQueueReceive+0x9c>
				return errQUEUE_EMPTY;
    2a7c:	2000      	movs	r0, #0
    2a7e:	e7a4      	b.n	29ca <xQueueReceive+0x6a>
    2a80:	00003445 	.word	0x00003445
    2a84:	00001021 	.word	0x00001021
    2a88:	00002565 	.word	0x00002565
    2a8c:	00003329 	.word	0x00003329
    2a90:	00001009 	.word	0x00001009
    2a94:	00001039 	.word	0x00001039
    2a98:	000033b1 	.word	0x000033b1
    2a9c:	0000258d 	.word	0x0000258d
    2aa0:	00003035 	.word	0x00003035
    2aa4:	00002ee1 	.word	0x00002ee1
    2aa8:	000033c9 	.word	0x000033c9
    2aac:	00002465 	.word	0x00002465
    2ab0:	000032c5 	.word	0x000032c5

00002ab4 <vQueueAddToRegistry>:
	{
    2ab4:	b510      	push	{r4, lr}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
    2ab6:	4b0a      	ldr	r3, [pc, #40]	; (2ae0 <vQueueAddToRegistry+0x2c>)
    2ab8:	681b      	ldr	r3, [r3, #0]
    2aba:	2b00      	cmp	r3, #0
    2abc:	d009      	beq.n	2ad2 <vQueueAddToRegistry+0x1e>
    2abe:	2301      	movs	r3, #1
    2ac0:	4c07      	ldr	r4, [pc, #28]	; (2ae0 <vQueueAddToRegistry+0x2c>)
    2ac2:	00da      	lsls	r2, r3, #3
    2ac4:	58a2      	ldr	r2, [r4, r2]
    2ac6:	2a00      	cmp	r2, #0
    2ac8:	d004      	beq.n	2ad4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    2aca:	3301      	adds	r3, #1
    2acc:	2b08      	cmp	r3, #8
    2ace:	d1f8      	bne.n	2ac2 <vQueueAddToRegistry+0xe>
	}
    2ad0:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    2ad2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
    2ad4:	4a02      	ldr	r2, [pc, #8]	; (2ae0 <vQueueAddToRegistry+0x2c>)
    2ad6:	00db      	lsls	r3, r3, #3
    2ad8:	5099      	str	r1, [r3, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
    2ada:	18d3      	adds	r3, r2, r3
    2adc:	6058      	str	r0, [r3, #4]
				break;
    2ade:	e7f7      	b.n	2ad0 <vQueueAddToRegistry+0x1c>
    2ae0:	200052d8 	.word	0x200052d8

00002ae4 <vQueueWaitForMessageRestricted>:
	{
    2ae4:	b570      	push	{r4, r5, r6, lr}
    2ae6:	0004      	movs	r4, r0
    2ae8:	000d      	movs	r5, r1
    2aea:	0016      	movs	r6, r2
		prvLockQueue( pxQueue );
    2aec:	4b11      	ldr	r3, [pc, #68]	; (2b34 <vQueueWaitForMessageRestricted+0x50>)
    2aee:	4798      	blx	r3
    2af0:	2344      	movs	r3, #68	; 0x44
    2af2:	5ce3      	ldrb	r3, [r4, r3]
    2af4:	b25b      	sxtb	r3, r3
    2af6:	3301      	adds	r3, #1
    2af8:	d00d      	beq.n	2b16 <vQueueWaitForMessageRestricted+0x32>
    2afa:	2345      	movs	r3, #69	; 0x45
    2afc:	5ce3      	ldrb	r3, [r4, r3]
    2afe:	b25b      	sxtb	r3, r3
    2b00:	3301      	adds	r3, #1
    2b02:	d00c      	beq.n	2b1e <vQueueWaitForMessageRestricted+0x3a>
    2b04:	4b0c      	ldr	r3, [pc, #48]	; (2b38 <vQueueWaitForMessageRestricted+0x54>)
    2b06:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2b0a:	2b00      	cmp	r3, #0
    2b0c:	d00b      	beq.n	2b26 <vQueueWaitForMessageRestricted+0x42>
		prvUnlockQueue( pxQueue );
    2b0e:	0020      	movs	r0, r4
    2b10:	4b0a      	ldr	r3, [pc, #40]	; (2b3c <vQueueWaitForMessageRestricted+0x58>)
    2b12:	4798      	blx	r3
	}
    2b14:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
    2b16:	2200      	movs	r2, #0
    2b18:	2344      	movs	r3, #68	; 0x44
    2b1a:	54e2      	strb	r2, [r4, r3]
    2b1c:	e7ed      	b.n	2afa <vQueueWaitForMessageRestricted+0x16>
    2b1e:	2200      	movs	r2, #0
    2b20:	2345      	movs	r3, #69	; 0x45
    2b22:	54e2      	strb	r2, [r4, r3]
    2b24:	e7ee      	b.n	2b04 <vQueueWaitForMessageRestricted+0x20>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    2b26:	0020      	movs	r0, r4
    2b28:	3024      	adds	r0, #36	; 0x24
    2b2a:	0032      	movs	r2, r6
    2b2c:	0029      	movs	r1, r5
    2b2e:	4b04      	ldr	r3, [pc, #16]	; (2b40 <vQueueWaitForMessageRestricted+0x5c>)
    2b30:	4798      	blx	r3
    2b32:	e7ec      	b.n	2b0e <vQueueWaitForMessageRestricted+0x2a>
    2b34:	00001021 	.word	0x00001021
    2b38:	00001039 	.word	0x00001039
    2b3c:	0000258d 	.word	0x0000258d
    2b40:	000032f1 	.word	0x000032f1

00002b44 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2b44:	4b08      	ldr	r3, [pc, #32]	; (2b68 <prvResetNextTaskUnblockTime+0x24>)
    2b46:	681b      	ldr	r3, [r3, #0]
    2b48:	681b      	ldr	r3, [r3, #0]
    2b4a:	2b00      	cmp	r3, #0
    2b4c:	d007      	beq.n	2b5e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    2b4e:	4b06      	ldr	r3, [pc, #24]	; (2b68 <prvResetNextTaskUnblockTime+0x24>)
    2b50:	681b      	ldr	r3, [r3, #0]
    2b52:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    2b54:	68db      	ldr	r3, [r3, #12]
    2b56:	685a      	ldr	r2, [r3, #4]
    2b58:	4b04      	ldr	r3, [pc, #16]	; (2b6c <prvResetNextTaskUnblockTime+0x28>)
    2b5a:	601a      	str	r2, [r3, #0]
	}
}
    2b5c:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    2b5e:	2201      	movs	r2, #1
    2b60:	4252      	negs	r2, r2
    2b62:	4b02      	ldr	r3, [pc, #8]	; (2b6c <prvResetNextTaskUnblockTime+0x28>)
    2b64:	601a      	str	r2, [r3, #0]
    2b66:	e7f9      	b.n	2b5c <prvResetNextTaskUnblockTime+0x18>
    2b68:	2000514c 	.word	0x2000514c
    2b6c:	200051fc 	.word	0x200051fc

00002b70 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    2b70:	b570      	push	{r4, r5, r6, lr}
    2b72:	0004      	movs	r4, r0
    2b74:	000d      	movs	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    2b76:	4b17      	ldr	r3, [pc, #92]	; (2bd4 <prvAddCurrentTaskToDelayedList+0x64>)
    2b78:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    2b7a:	4b17      	ldr	r3, [pc, #92]	; (2bd8 <prvAddCurrentTaskToDelayedList+0x68>)
    2b7c:	6818      	ldr	r0, [r3, #0]
    2b7e:	3004      	adds	r0, #4
    2b80:	4b16      	ldr	r3, [pc, #88]	; (2bdc <prvAddCurrentTaskToDelayedList+0x6c>)
    2b82:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    2b84:	1c63      	adds	r3, r4, #1
    2b86:	d013      	beq.n	2bb0 <prvAddCurrentTaskToDelayedList+0x40>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    2b88:	1934      	adds	r4, r6, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    2b8a:	4b13      	ldr	r3, [pc, #76]	; (2bd8 <prvAddCurrentTaskToDelayedList+0x68>)
    2b8c:	681b      	ldr	r3, [r3, #0]
    2b8e:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
    2b90:	42a6      	cmp	r6, r4
    2b92:	d816      	bhi.n	2bc2 <prvAddCurrentTaskToDelayedList+0x52>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    2b94:	4b12      	ldr	r3, [pc, #72]	; (2be0 <prvAddCurrentTaskToDelayedList+0x70>)
    2b96:	6818      	ldr	r0, [r3, #0]
    2b98:	4b0f      	ldr	r3, [pc, #60]	; (2bd8 <prvAddCurrentTaskToDelayedList+0x68>)
    2b9a:	6819      	ldr	r1, [r3, #0]
    2b9c:	3104      	adds	r1, #4
    2b9e:	4b11      	ldr	r3, [pc, #68]	; (2be4 <prvAddCurrentTaskToDelayedList+0x74>)
    2ba0:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
    2ba2:	4b11      	ldr	r3, [pc, #68]	; (2be8 <prvAddCurrentTaskToDelayedList+0x78>)
    2ba4:	681b      	ldr	r3, [r3, #0]
    2ba6:	429c      	cmp	r4, r3
    2ba8:	d212      	bcs.n	2bd0 <prvAddCurrentTaskToDelayedList+0x60>
				{
					xNextTaskUnblockTime = xTimeToWake;
    2baa:	4b0f      	ldr	r3, [pc, #60]	; (2be8 <prvAddCurrentTaskToDelayedList+0x78>)
    2bac:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    2bae:	e00f      	b.n	2bd0 <prvAddCurrentTaskToDelayedList+0x60>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    2bb0:	2d00      	cmp	r5, #0
    2bb2:	d0e9      	beq.n	2b88 <prvAddCurrentTaskToDelayedList+0x18>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    2bb4:	4b08      	ldr	r3, [pc, #32]	; (2bd8 <prvAddCurrentTaskToDelayedList+0x68>)
    2bb6:	6819      	ldr	r1, [r3, #0]
    2bb8:	3104      	adds	r1, #4
    2bba:	480c      	ldr	r0, [pc, #48]	; (2bec <prvAddCurrentTaskToDelayedList+0x7c>)
    2bbc:	4b0c      	ldr	r3, [pc, #48]	; (2bf0 <prvAddCurrentTaskToDelayedList+0x80>)
    2bbe:	4798      	blx	r3
    2bc0:	e006      	b.n	2bd0 <prvAddCurrentTaskToDelayedList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    2bc2:	4b0c      	ldr	r3, [pc, #48]	; (2bf4 <prvAddCurrentTaskToDelayedList+0x84>)
    2bc4:	6818      	ldr	r0, [r3, #0]
    2bc6:	4b04      	ldr	r3, [pc, #16]	; (2bd8 <prvAddCurrentTaskToDelayedList+0x68>)
    2bc8:	6819      	ldr	r1, [r3, #0]
    2bca:	3104      	adds	r1, #4
    2bcc:	4b05      	ldr	r3, [pc, #20]	; (2be4 <prvAddCurrentTaskToDelayedList+0x74>)
    2bce:	4798      	blx	r3
}
    2bd0:	bd70      	pop	{r4, r5, r6, pc}
    2bd2:	46c0      	nop			; (mov r8, r8)
    2bd4:	20005244 	.word	0x20005244
    2bd8:	20005148 	.word	0x20005148
    2bdc:	0000243b 	.word	0x0000243b
    2be0:	2000514c 	.word	0x2000514c
    2be4:	0000240d 	.word	0x0000240d
    2be8:	200051fc 	.word	0x200051fc
    2bec:	2000521c 	.word	0x2000521c
    2bf0:	000023f5 	.word	0x000023f5
    2bf4:	20005150 	.word	0x20005150

00002bf8 <prvIdleTask>:
{
    2bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bfa:	46d6      	mov	lr, sl
    2bfc:	464f      	mov	r7, r9
    2bfe:	4646      	mov	r6, r8
    2c00:	b5c0      	push	{r6, r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    2c02:	4b16      	ldr	r3, [pc, #88]	; (2c5c <prvIdleTask+0x64>)
    2c04:	4699      	mov	r9, r3
			taskENTER_CRITICAL();
    2c06:	4b16      	ldr	r3, [pc, #88]	; (2c60 <prvIdleTask+0x68>)
    2c08:	4698      	mov	r8, r3
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    2c0a:	4f16      	ldr	r7, [pc, #88]	; (2c64 <prvIdleTask+0x6c>)
    2c0c:	e001      	b.n	2c12 <prvIdleTask+0x1a>
			vApplicationIdleHook();
    2c0e:	4b16      	ldr	r3, [pc, #88]	; (2c68 <prvIdleTask+0x70>)
    2c10:	4798      	blx	r3
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    2c12:	464b      	mov	r3, r9
    2c14:	681b      	ldr	r3, [r3, #0]
    2c16:	2b00      	cmp	r3, #0
    2c18:	d018      	beq.n	2c4c <prvIdleTask+0x54>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    2c1a:	4b14      	ldr	r3, [pc, #80]	; (2c6c <prvIdleTask+0x74>)
    2c1c:	469a      	mov	sl, r3
			taskENTER_CRITICAL();
    2c1e:	47c0      	blx	r8
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    2c20:	68fb      	ldr	r3, [r7, #12]
    2c22:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    2c24:	1d28      	adds	r0, r5, #4
    2c26:	47d0      	blx	sl
				--uxCurrentNumberOfTasks;
    2c28:	4a11      	ldr	r2, [pc, #68]	; (2c70 <prvIdleTask+0x78>)
    2c2a:	6813      	ldr	r3, [r2, #0]
    2c2c:	3b01      	subs	r3, #1
    2c2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
    2c30:	4c0a      	ldr	r4, [pc, #40]	; (2c5c <prvIdleTask+0x64>)
    2c32:	6823      	ldr	r3, [r4, #0]
    2c34:	3b01      	subs	r3, #1
    2c36:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
    2c38:	4b0e      	ldr	r3, [pc, #56]	; (2c74 <prvIdleTask+0x7c>)
    2c3a:	4798      	blx	r3
			vPortFree( pxTCB->pxStack );
    2c3c:	6b28      	ldr	r0, [r5, #48]	; 0x30
    2c3e:	4e0e      	ldr	r6, [pc, #56]	; (2c78 <prvIdleTask+0x80>)
    2c40:	47b0      	blx	r6
			vPortFree( pxTCB );
    2c42:	0028      	movs	r0, r5
    2c44:	47b0      	blx	r6
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    2c46:	6823      	ldr	r3, [r4, #0]
    2c48:	2b00      	cmp	r3, #0
    2c4a:	d1e8      	bne.n	2c1e <prvIdleTask+0x26>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
    2c4c:	4b0b      	ldr	r3, [pc, #44]	; (2c7c <prvIdleTask+0x84>)
    2c4e:	681b      	ldr	r3, [r3, #0]
    2c50:	2b01      	cmp	r3, #1
    2c52:	d9dc      	bls.n	2c0e <prvIdleTask+0x16>
				taskYIELD();
    2c54:	4b0a      	ldr	r3, [pc, #40]	; (2c80 <prvIdleTask+0x88>)
    2c56:	4798      	blx	r3
    2c58:	e7d9      	b.n	2c0e <prvIdleTask+0x16>
    2c5a:	46c0      	nop			; (mov r8, r8)
    2c5c:	200051bc 	.word	0x200051bc
    2c60:	00001021 	.word	0x00001021
    2c64:	20005230 	.word	0x20005230
    2c68:	000049c5 	.word	0x000049c5
    2c6c:	0000243b 	.word	0x0000243b
    2c70:	200051b8 	.word	0x200051b8
    2c74:	00001039 	.word	0x00001039
    2c78:	000011e9 	.word	0x000011e9
    2c7c:	20005154 	.word	0x20005154
    2c80:	00001009 	.word	0x00001009

00002c84 <xTaskCreate>:
	{
    2c84:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c86:	46c6      	mov	lr, r8
    2c88:	b500      	push	{lr}
    2c8a:	b084      	sub	sp, #16
    2c8c:	9001      	str	r0, [sp, #4]
    2c8e:	000d      	movs	r5, r1
    2c90:	9302      	str	r3, [sp, #8]
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2c92:	0097      	lsls	r7, r2, #2
    2c94:	0038      	movs	r0, r7
    2c96:	4b5f      	ldr	r3, [pc, #380]	; (2e14 <xTaskCreate+0x190>)
    2c98:	4798      	blx	r3
    2c9a:	1e06      	subs	r6, r0, #0
			if( pxStack != NULL )
    2c9c:	d100      	bne.n	2ca0 <xTaskCreate+0x1c>
    2c9e:	e089      	b.n	2db4 <xTaskCreate+0x130>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    2ca0:	2058      	movs	r0, #88	; 0x58
    2ca2:	4b5c      	ldr	r3, [pc, #368]	; (2e14 <xTaskCreate+0x190>)
    2ca4:	4798      	blx	r3
    2ca6:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
    2ca8:	d100      	bne.n	2cac <xTaskCreate+0x28>
    2caa:	e080      	b.n	2dae <xTaskCreate+0x12a>
					pxNewTCB->pxStack = pxStack;
    2cac:	6306      	str	r6, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
    2cae:	003a      	movs	r2, r7
    2cb0:	21a5      	movs	r1, #165	; 0xa5
    2cb2:	0030      	movs	r0, r6
    2cb4:	4b58      	ldr	r3, [pc, #352]	; (2e18 <xTaskCreate+0x194>)
    2cb6:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    2cb8:	1f3a      	subs	r2, r7, #4
    2cba:	6b23      	ldr	r3, [r4, #48]	; 0x30
    2cbc:	469c      	mov	ip, r3
    2cbe:	4462      	add	r2, ip
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2cc0:	2307      	movs	r3, #7
    2cc2:	439a      	bics	r2, r3
    2cc4:	4690      	mov	r8, r2
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    2cc6:	782a      	ldrb	r2, [r5, #0]
    2cc8:	332d      	adds	r3, #45	; 0x2d
    2cca:	54e2      	strb	r2, [r4, r3]
		if( pcName[ x ] == 0x00 )
    2ccc:	782b      	ldrb	r3, [r5, #0]
    2cce:	2b00      	cmp	r3, #0
    2cd0:	d00d      	beq.n	2cee <xTaskCreate+0x6a>
    2cd2:	3501      	adds	r5, #1
    2cd4:	0023      	movs	r3, r4
    2cd6:	3335      	adds	r3, #53	; 0x35
    2cd8:	0020      	movs	r0, r4
    2cda:	303e      	adds	r0, #62	; 0x3e
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    2cdc:	782a      	ldrb	r2, [r5, #0]
    2cde:	701a      	strb	r2, [r3, #0]
		if( pcName[ x ] == 0x00 )
    2ce0:	782a      	ldrb	r2, [r5, #0]
    2ce2:	2a00      	cmp	r2, #0
    2ce4:	d003      	beq.n	2cee <xTaskCreate+0x6a>
    2ce6:	3501      	adds	r5, #1
    2ce8:	3301      	adds	r3, #1
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    2cea:	4283      	cmp	r3, r0
    2cec:	d1f6      	bne.n	2cdc <xTaskCreate+0x58>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    2cee:	2200      	movs	r2, #0
    2cf0:	233d      	movs	r3, #61	; 0x3d
    2cf2:	54e2      	strb	r2, [r4, r3]
    2cf4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    2cf6:	2f04      	cmp	r7, #4
    2cf8:	d900      	bls.n	2cfc <xTaskCreate+0x78>
    2cfa:	2704      	movs	r7, #4
	pxNewTCB->uxPriority = uxPriority;
    2cfc:	62e7      	str	r7, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    2cfe:	64a7      	str	r7, [r4, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
    2d00:	2600      	movs	r6, #0
    2d02:	64e6      	str	r6, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    2d04:	1d23      	adds	r3, r4, #4
    2d06:	9303      	str	r3, [sp, #12]
    2d08:	0018      	movs	r0, r3
    2d0a:	4d44      	ldr	r5, [pc, #272]	; (2e1c <xTaskCreate+0x198>)
    2d0c:	47a8      	blx	r5
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    2d0e:	0020      	movs	r0, r4
    2d10:	3018      	adds	r0, #24
    2d12:	47a8      	blx	r5
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    2d14:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2d16:	2305      	movs	r3, #5
    2d18:	1bdb      	subs	r3, r3, r7
    2d1a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    2d1c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    2d1e:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    2d20:	2354      	movs	r3, #84	; 0x54
    2d22:	54e6      	strb	r6, [r4, r3]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2d24:	9a02      	ldr	r2, [sp, #8]
    2d26:	9901      	ldr	r1, [sp, #4]
    2d28:	4640      	mov	r0, r8
    2d2a:	4b3d      	ldr	r3, [pc, #244]	; (2e20 <xTaskCreate+0x19c>)
    2d2c:	4798      	blx	r3
    2d2e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
    2d30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2d32:	2b00      	cmp	r3, #0
    2d34:	d000      	beq.n	2d38 <xTaskCreate+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2d36:	601c      	str	r4, [r3, #0]
	taskENTER_CRITICAL();
    2d38:	4b3a      	ldr	r3, [pc, #232]	; (2e24 <xTaskCreate+0x1a0>)
    2d3a:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    2d3c:	4a3a      	ldr	r2, [pc, #232]	; (2e28 <xTaskCreate+0x1a4>)
    2d3e:	6813      	ldr	r3, [r2, #0]
    2d40:	3301      	adds	r3, #1
    2d42:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
    2d44:	4b39      	ldr	r3, [pc, #228]	; (2e2c <xTaskCreate+0x1a8>)
    2d46:	681b      	ldr	r3, [r3, #0]
    2d48:	2b00      	cmp	r3, #0
    2d4a:	d036      	beq.n	2dba <xTaskCreate+0x136>
			if( xSchedulerRunning == pdFALSE )
    2d4c:	4b38      	ldr	r3, [pc, #224]	; (2e30 <xTaskCreate+0x1ac>)
    2d4e:	681b      	ldr	r3, [r3, #0]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d107      	bne.n	2d64 <xTaskCreate+0xe0>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    2d54:	4b35      	ldr	r3, [pc, #212]	; (2e2c <xTaskCreate+0x1a8>)
    2d56:	681b      	ldr	r3, [r3, #0]
    2d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2d5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    2d5c:	4293      	cmp	r3, r2
    2d5e:	d801      	bhi.n	2d64 <xTaskCreate+0xe0>
					pxCurrentTCB = pxNewTCB;
    2d60:	4b32      	ldr	r3, [pc, #200]	; (2e2c <xTaskCreate+0x1a8>)
    2d62:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
    2d64:	4a33      	ldr	r2, [pc, #204]	; (2e34 <xTaskCreate+0x1b0>)
    2d66:	6813      	ldr	r3, [r2, #0]
    2d68:	3301      	adds	r3, #1
    2d6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    2d6c:	6423      	str	r3, [r4, #64]	; 0x40
		prvAddTaskToReadyList( pxNewTCB );
    2d6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2d70:	4a31      	ldr	r2, [pc, #196]	; (2e38 <xTaskCreate+0x1b4>)
    2d72:	6812      	ldr	r2, [r2, #0]
    2d74:	4293      	cmp	r3, r2
    2d76:	d901      	bls.n	2d7c <xTaskCreate+0xf8>
    2d78:	4a2f      	ldr	r2, [pc, #188]	; (2e38 <xTaskCreate+0x1b4>)
    2d7a:	6013      	str	r3, [r2, #0]
    2d7c:	0098      	lsls	r0, r3, #2
    2d7e:	18c0      	adds	r0, r0, r3
    2d80:	0080      	lsls	r0, r0, #2
    2d82:	4b2e      	ldr	r3, [pc, #184]	; (2e3c <xTaskCreate+0x1b8>)
    2d84:	1818      	adds	r0, r3, r0
    2d86:	9903      	ldr	r1, [sp, #12]
    2d88:	4b2d      	ldr	r3, [pc, #180]	; (2e40 <xTaskCreate+0x1bc>)
    2d8a:	4798      	blx	r3
	taskEXIT_CRITICAL();
    2d8c:	4b2d      	ldr	r3, [pc, #180]	; (2e44 <xTaskCreate+0x1c0>)
    2d8e:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
    2d90:	4b27      	ldr	r3, [pc, #156]	; (2e30 <xTaskCreate+0x1ac>)
    2d92:	681b      	ldr	r3, [r3, #0]
			xReturn = pdPASS;
    2d94:	2001      	movs	r0, #1
	if( xSchedulerRunning != pdFALSE )
    2d96:	2b00      	cmp	r3, #0
    2d98:	d005      	beq.n	2da6 <xTaskCreate+0x122>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    2d9a:	4b24      	ldr	r3, [pc, #144]	; (2e2c <xTaskCreate+0x1a8>)
    2d9c:	681b      	ldr	r3, [r3, #0]
    2d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2da0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2da2:	429a      	cmp	r2, r3
    2da4:	d331      	bcc.n	2e0a <xTaskCreate+0x186>
	}
    2da6:	b004      	add	sp, #16
    2da8:	bc04      	pop	{r2}
    2daa:	4690      	mov	r8, r2
    2dac:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
    2dae:	0030      	movs	r0, r6
    2db0:	4b25      	ldr	r3, [pc, #148]	; (2e48 <xTaskCreate+0x1c4>)
    2db2:	4798      	blx	r3
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2db4:	2001      	movs	r0, #1
    2db6:	4240      	negs	r0, r0
    2db8:	e7f5      	b.n	2da6 <xTaskCreate+0x122>
			pxCurrentTCB = pxNewTCB;
    2dba:	4b1c      	ldr	r3, [pc, #112]	; (2e2c <xTaskCreate+0x1a8>)
    2dbc:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2dbe:	6813      	ldr	r3, [r2, #0]
    2dc0:	2b01      	cmp	r3, #1
    2dc2:	d1cf      	bne.n	2d64 <xTaskCreate+0xe0>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    2dc4:	4f1d      	ldr	r7, [pc, #116]	; (2e3c <xTaskCreate+0x1b8>)
    2dc6:	0038      	movs	r0, r7
    2dc8:	4e20      	ldr	r6, [pc, #128]	; (2e4c <xTaskCreate+0x1c8>)
    2dca:	47b0      	blx	r6
    2dcc:	0038      	movs	r0, r7
    2dce:	3014      	adds	r0, #20
    2dd0:	47b0      	blx	r6
    2dd2:	0038      	movs	r0, r7
    2dd4:	3028      	adds	r0, #40	; 0x28
    2dd6:	47b0      	blx	r6
    2dd8:	0038      	movs	r0, r7
    2dda:	303c      	adds	r0, #60	; 0x3c
    2ddc:	47b0      	blx	r6
    2dde:	0038      	movs	r0, r7
    2de0:	3050      	adds	r0, #80	; 0x50
    2de2:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
    2de4:	4b1a      	ldr	r3, [pc, #104]	; (2e50 <xTaskCreate+0x1cc>)
    2de6:	4698      	mov	r8, r3
    2de8:	0018      	movs	r0, r3
    2dea:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
    2dec:	4f19      	ldr	r7, [pc, #100]	; (2e54 <xTaskCreate+0x1d0>)
    2dee:	0038      	movs	r0, r7
    2df0:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
    2df2:	4819      	ldr	r0, [pc, #100]	; (2e58 <xTaskCreate+0x1d4>)
    2df4:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
    2df6:	4819      	ldr	r0, [pc, #100]	; (2e5c <xTaskCreate+0x1d8>)
    2df8:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
    2dfa:	4819      	ldr	r0, [pc, #100]	; (2e60 <xTaskCreate+0x1dc>)
    2dfc:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
    2dfe:	4b19      	ldr	r3, [pc, #100]	; (2e64 <xTaskCreate+0x1e0>)
    2e00:	4642      	mov	r2, r8
    2e02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    2e04:	4b18      	ldr	r3, [pc, #96]	; (2e68 <xTaskCreate+0x1e4>)
    2e06:	601f      	str	r7, [r3, #0]
    2e08:	e7ac      	b.n	2d64 <xTaskCreate+0xe0>
			taskYIELD_IF_USING_PREEMPTION();
    2e0a:	4b18      	ldr	r3, [pc, #96]	; (2e6c <xTaskCreate+0x1e8>)
    2e0c:	4798      	blx	r3
			xReturn = pdPASS;
    2e0e:	2001      	movs	r0, #1
    2e10:	e7c9      	b.n	2da6 <xTaskCreate+0x122>
    2e12:	46c0      	nop			; (mov r8, r8)
    2e14:	000010bd 	.word	0x000010bd
    2e18:	00007727 	.word	0x00007727
    2e1c:	000023ef 	.word	0x000023ef
    2e20:	00000f85 	.word	0x00000f85
    2e24:	00001021 	.word	0x00001021
    2e28:	200051b8 	.word	0x200051b8
    2e2c:	20005148 	.word	0x20005148
    2e30:	20005218 	.word	0x20005218
    2e34:	200051c8 	.word	0x200051c8
    2e38:	200051cc 	.word	0x200051cc
    2e3c:	20005154 	.word	0x20005154
    2e40:	000023f5 	.word	0x000023f5
    2e44:	00001039 	.word	0x00001039
    2e48:	000011e9 	.word	0x000011e9
    2e4c:	000023d9 	.word	0x000023d9
    2e50:	200051d0 	.word	0x200051d0
    2e54:	200051e4 	.word	0x200051e4
    2e58:	20005204 	.word	0x20005204
    2e5c:	20005230 	.word	0x20005230
    2e60:	2000521c 	.word	0x2000521c
    2e64:	2000514c 	.word	0x2000514c
    2e68:	20005150 	.word	0x20005150
    2e6c:	00001009 	.word	0x00001009

00002e70 <vTaskStartScheduler>:
{
    2e70:	b510      	push	{r4, lr}
    2e72:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
    2e74:	4b11      	ldr	r3, [pc, #68]	; (2ebc <vTaskStartScheduler+0x4c>)
    2e76:	9301      	str	r3, [sp, #4]
    2e78:	2300      	movs	r3, #0
    2e7a:	9300      	str	r3, [sp, #0]
    2e7c:	2282      	movs	r2, #130	; 0x82
    2e7e:	4910      	ldr	r1, [pc, #64]	; (2ec0 <vTaskStartScheduler+0x50>)
    2e80:	4810      	ldr	r0, [pc, #64]	; (2ec4 <vTaskStartScheduler+0x54>)
    2e82:	4c11      	ldr	r4, [pc, #68]	; (2ec8 <vTaskStartScheduler+0x58>)
    2e84:	47a0      	blx	r4
		if( xReturn == pdPASS )
    2e86:	2801      	cmp	r0, #1
    2e88:	d003      	beq.n	2e92 <vTaskStartScheduler+0x22>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    2e8a:	1c43      	adds	r3, r0, #1
    2e8c:	d013      	beq.n	2eb6 <vTaskStartScheduler+0x46>
}
    2e8e:	b002      	add	sp, #8
    2e90:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    2e92:	4b0e      	ldr	r3, [pc, #56]	; (2ecc <vTaskStartScheduler+0x5c>)
    2e94:	4798      	blx	r3
	if( xReturn == pdPASS )
    2e96:	2801      	cmp	r0, #1
    2e98:	d1f7      	bne.n	2e8a <vTaskStartScheduler+0x1a>
		portDISABLE_INTERRUPTS();
    2e9a:	b672      	cpsid	i
		xNextTaskUnblockTime = portMAX_DELAY;
    2e9c:	2201      	movs	r2, #1
    2e9e:	4252      	negs	r2, r2
    2ea0:	4b0b      	ldr	r3, [pc, #44]	; (2ed0 <vTaskStartScheduler+0x60>)
    2ea2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    2ea4:	3202      	adds	r2, #2
    2ea6:	4b0b      	ldr	r3, [pc, #44]	; (2ed4 <vTaskStartScheduler+0x64>)
    2ea8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    2eaa:	2200      	movs	r2, #0
    2eac:	4b0a      	ldr	r3, [pc, #40]	; (2ed8 <vTaskStartScheduler+0x68>)
    2eae:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
    2eb0:	4b0a      	ldr	r3, [pc, #40]	; (2edc <vTaskStartScheduler+0x6c>)
    2eb2:	4798      	blx	r3
    2eb4:	e7eb      	b.n	2e8e <vTaskStartScheduler+0x1e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    2eb6:	b672      	cpsid	i
    2eb8:	e7fe      	b.n	2eb8 <vTaskStartScheduler+0x48>
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	200051f8 	.word	0x200051f8
    2ec0:	000081cc 	.word	0x000081cc
    2ec4:	00002bf9 	.word	0x00002bf9
    2ec8:	00002c85 	.word	0x00002c85
    2ecc:	00003599 	.word	0x00003599
    2ed0:	200051fc 	.word	0x200051fc
    2ed4:	20005218 	.word	0x20005218
    2ed8:	20005244 	.word	0x20005244
    2edc:	00000fa5 	.word	0x00000fa5

00002ee0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    2ee0:	4a02      	ldr	r2, [pc, #8]	; (2eec <vTaskSuspendAll+0xc>)
    2ee2:	6813      	ldr	r3, [r2, #0]
    2ee4:	3301      	adds	r3, #1
    2ee6:	6013      	str	r3, [r2, #0]
}
    2ee8:	4770      	bx	lr
    2eea:	46c0      	nop			; (mov r8, r8)
    2eec:	200051c4 	.word	0x200051c4

00002ef0 <xTaskGetTickCount>:
		xTicks = xTickCount;
    2ef0:	4b01      	ldr	r3, [pc, #4]	; (2ef8 <xTaskGetTickCount+0x8>)
    2ef2:	6818      	ldr	r0, [r3, #0]
}
    2ef4:	4770      	bx	lr
    2ef6:	46c0      	nop			; (mov r8, r8)
    2ef8:	20005244 	.word	0x20005244

00002efc <xTaskIncrementTick>:
{
    2efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2efe:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2f00:	4b3d      	ldr	r3, [pc, #244]	; (2ff8 <xTaskIncrementTick+0xfc>)
    2f02:	681b      	ldr	r3, [r3, #0]
    2f04:	2b00      	cmp	r3, #0
    2f06:	d000      	beq.n	2f0a <xTaskIncrementTick+0xe>
    2f08:	e06d      	b.n	2fe6 <xTaskIncrementTick+0xea>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
    2f0a:	4b3c      	ldr	r3, [pc, #240]	; (2ffc <xTaskIncrementTick+0x100>)
    2f0c:	681d      	ldr	r5, [r3, #0]
    2f0e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
    2f10:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
    2f12:	2d00      	cmp	r5, #0
    2f14:	d112      	bne.n	2f3c <xTaskIncrementTick+0x40>
			taskSWITCH_DELAYED_LISTS();
    2f16:	4b3a      	ldr	r3, [pc, #232]	; (3000 <xTaskIncrementTick+0x104>)
    2f18:	681b      	ldr	r3, [r3, #0]
    2f1a:	681b      	ldr	r3, [r3, #0]
    2f1c:	2b00      	cmp	r3, #0
    2f1e:	d001      	beq.n	2f24 <xTaskIncrementTick+0x28>
    2f20:	b672      	cpsid	i
    2f22:	e7fe      	b.n	2f22 <xTaskIncrementTick+0x26>
    2f24:	4a36      	ldr	r2, [pc, #216]	; (3000 <xTaskIncrementTick+0x104>)
    2f26:	6811      	ldr	r1, [r2, #0]
    2f28:	4b36      	ldr	r3, [pc, #216]	; (3004 <xTaskIncrementTick+0x108>)
    2f2a:	6818      	ldr	r0, [r3, #0]
    2f2c:	6010      	str	r0, [r2, #0]
    2f2e:	6019      	str	r1, [r3, #0]
    2f30:	4a35      	ldr	r2, [pc, #212]	; (3008 <xTaskIncrementTick+0x10c>)
    2f32:	6813      	ldr	r3, [r2, #0]
    2f34:	3301      	adds	r3, #1
    2f36:	6013      	str	r3, [r2, #0]
    2f38:	4b34      	ldr	r3, [pc, #208]	; (300c <xTaskIncrementTick+0x110>)
    2f3a:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
    2f3c:	4b34      	ldr	r3, [pc, #208]	; (3010 <xTaskIncrementTick+0x114>)
    2f3e:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    2f40:	2400      	movs	r4, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
    2f42:	429d      	cmp	r5, r3
    2f44:	d333      	bcc.n	2fae <xTaskIncrementTick+0xb2>
    2f46:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2f48:	4f2d      	ldr	r7, [pc, #180]	; (3000 <xTaskIncrementTick+0x104>)
    2f4a:	683b      	ldr	r3, [r7, #0]
    2f4c:	681b      	ldr	r3, [r3, #0]
    2f4e:	2b00      	cmp	r3, #0
    2f50:	d029      	beq.n	2fa6 <xTaskIncrementTick+0xaa>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    2f52:	4b2b      	ldr	r3, [pc, #172]	; (3000 <xTaskIncrementTick+0x104>)
    2f54:	681b      	ldr	r3, [r3, #0]
    2f56:	68db      	ldr	r3, [r3, #12]
    2f58:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    2f5a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
    2f5c:	429d      	cmp	r5, r3
    2f5e:	d33f      	bcc.n	2fe0 <xTaskIncrementTick+0xe4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    2f60:	1d33      	adds	r3, r6, #4
    2f62:	9301      	str	r3, [sp, #4]
    2f64:	0018      	movs	r0, r3
    2f66:	4b2b      	ldr	r3, [pc, #172]	; (3014 <xTaskIncrementTick+0x118>)
    2f68:	4798      	blx	r3
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2f6a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2f6c:	2b00      	cmp	r3, #0
    2f6e:	d003      	beq.n	2f78 <xTaskIncrementTick+0x7c>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2f70:	0030      	movs	r0, r6
    2f72:	3018      	adds	r0, #24
    2f74:	4b27      	ldr	r3, [pc, #156]	; (3014 <xTaskIncrementTick+0x118>)
    2f76:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    2f78:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2f7a:	4a27      	ldr	r2, [pc, #156]	; (3018 <xTaskIncrementTick+0x11c>)
    2f7c:	6812      	ldr	r2, [r2, #0]
    2f7e:	4293      	cmp	r3, r2
    2f80:	d901      	bls.n	2f86 <xTaskIncrementTick+0x8a>
    2f82:	4a25      	ldr	r2, [pc, #148]	; (3018 <xTaskIncrementTick+0x11c>)
    2f84:	6013      	str	r3, [r2, #0]
    2f86:	0098      	lsls	r0, r3, #2
    2f88:	18c0      	adds	r0, r0, r3
    2f8a:	0080      	lsls	r0, r0, #2
    2f8c:	4b23      	ldr	r3, [pc, #140]	; (301c <xTaskIncrementTick+0x120>)
    2f8e:	1818      	adds	r0, r3, r0
    2f90:	9901      	ldr	r1, [sp, #4]
    2f92:	4b23      	ldr	r3, [pc, #140]	; (3020 <xTaskIncrementTick+0x124>)
    2f94:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    2f96:	4b23      	ldr	r3, [pc, #140]	; (3024 <xTaskIncrementTick+0x128>)
    2f98:	681b      	ldr	r3, [r3, #0]
    2f9a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
    2f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2f9e:	429a      	cmp	r2, r3
    2fa0:	d3d3      	bcc.n	2f4a <xTaskIncrementTick+0x4e>
							xSwitchRequired = pdTRUE;
    2fa2:	2401      	movs	r4, #1
    2fa4:	e7d1      	b.n	2f4a <xTaskIncrementTick+0x4e>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2fa6:	2201      	movs	r2, #1
    2fa8:	4252      	negs	r2, r2
    2faa:	4b19      	ldr	r3, [pc, #100]	; (3010 <xTaskIncrementTick+0x114>)
    2fac:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    2fae:	4b1d      	ldr	r3, [pc, #116]	; (3024 <xTaskIncrementTick+0x128>)
    2fb0:	681b      	ldr	r3, [r3, #0]
    2fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2fb4:	0093      	lsls	r3, r2, #2
    2fb6:	189b      	adds	r3, r3, r2
    2fb8:	009b      	lsls	r3, r3, #2
    2fba:	4a18      	ldr	r2, [pc, #96]	; (301c <xTaskIncrementTick+0x120>)
    2fbc:	589b      	ldr	r3, [r3, r2]
    2fbe:	2b01      	cmp	r3, #1
    2fc0:	d900      	bls.n	2fc4 <xTaskIncrementTick+0xc8>
				xSwitchRequired = pdTRUE;
    2fc2:	2401      	movs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
    2fc4:	4b18      	ldr	r3, [pc, #96]	; (3028 <xTaskIncrementTick+0x12c>)
    2fc6:	681b      	ldr	r3, [r3, #0]
    2fc8:	2b00      	cmp	r3, #0
    2fca:	d101      	bne.n	2fd0 <xTaskIncrementTick+0xd4>
				vApplicationTickHook();
    2fcc:	4b17      	ldr	r3, [pc, #92]	; (302c <xTaskIncrementTick+0x130>)
    2fce:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
    2fd0:	4b17      	ldr	r3, [pc, #92]	; (3030 <xTaskIncrementTick+0x134>)
    2fd2:	681b      	ldr	r3, [r3, #0]
    2fd4:	2b00      	cmp	r3, #0
    2fd6:	d000      	beq.n	2fda <xTaskIncrementTick+0xde>
			xSwitchRequired = pdTRUE;
    2fd8:	2401      	movs	r4, #1
}
    2fda:	0020      	movs	r0, r4
    2fdc:	b003      	add	sp, #12
    2fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
						xNextTaskUnblockTime = xItemValue;
    2fe0:	4a0b      	ldr	r2, [pc, #44]	; (3010 <xTaskIncrementTick+0x114>)
    2fe2:	6013      	str	r3, [r2, #0]
						break;
    2fe4:	e7e3      	b.n	2fae <xTaskIncrementTick+0xb2>
		++uxPendedTicks;
    2fe6:	4a10      	ldr	r2, [pc, #64]	; (3028 <xTaskIncrementTick+0x12c>)
    2fe8:	6813      	ldr	r3, [r2, #0]
    2fea:	3301      	adds	r3, #1
    2fec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
    2fee:	4b0f      	ldr	r3, [pc, #60]	; (302c <xTaskIncrementTick+0x130>)
    2ff0:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
    2ff2:	2400      	movs	r4, #0
    2ff4:	e7ec      	b.n	2fd0 <xTaskIncrementTick+0xd4>
    2ff6:	46c0      	nop			; (mov r8, r8)
    2ff8:	200051c4 	.word	0x200051c4
    2ffc:	20005244 	.word	0x20005244
    3000:	2000514c 	.word	0x2000514c
    3004:	20005150 	.word	0x20005150
    3008:	20005200 	.word	0x20005200
    300c:	00002b45 	.word	0x00002b45
    3010:	200051fc 	.word	0x200051fc
    3014:	0000243b 	.word	0x0000243b
    3018:	200051cc 	.word	0x200051cc
    301c:	20005154 	.word	0x20005154
    3020:	000023f5 	.word	0x000023f5
    3024:	20005148 	.word	0x20005148
    3028:	200051c0 	.word	0x200051c0
    302c:	000049d1 	.word	0x000049d1
    3030:	20005248 	.word	0x20005248

00003034 <xTaskResumeAll>:
{
    3034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
    3036:	4b30      	ldr	r3, [pc, #192]	; (30f8 <xTaskResumeAll+0xc4>)
    3038:	681b      	ldr	r3, [r3, #0]
    303a:	2b00      	cmp	r3, #0
    303c:	d101      	bne.n	3042 <xTaskResumeAll+0xe>
    303e:	b672      	cpsid	i
    3040:	e7fe      	b.n	3040 <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
    3042:	4b2e      	ldr	r3, [pc, #184]	; (30fc <xTaskResumeAll+0xc8>)
    3044:	4798      	blx	r3
		--uxSchedulerSuspended;
    3046:	4b2c      	ldr	r3, [pc, #176]	; (30f8 <xTaskResumeAll+0xc4>)
    3048:	681a      	ldr	r2, [r3, #0]
    304a:	3a01      	subs	r2, #1
    304c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    304e:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    3050:	2400      	movs	r4, #0
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3052:	2b00      	cmp	r3, #0
    3054:	d103      	bne.n	305e <xTaskResumeAll+0x2a>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    3056:	4b2a      	ldr	r3, [pc, #168]	; (3100 <xTaskResumeAll+0xcc>)
    3058:	681b      	ldr	r3, [r3, #0]
    305a:	2b00      	cmp	r3, #0
    305c:	d103      	bne.n	3066 <xTaskResumeAll+0x32>
	taskEXIT_CRITICAL();
    305e:	4b29      	ldr	r3, [pc, #164]	; (3104 <xTaskResumeAll+0xd0>)
    3060:	4798      	blx	r3
}
    3062:	0020      	movs	r0, r4
    3064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3066:	4d28      	ldr	r5, [pc, #160]	; (3108 <xTaskResumeAll+0xd4>)
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3068:	002f      	movs	r7, r5
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    306a:	682b      	ldr	r3, [r5, #0]
    306c:	2b00      	cmp	r3, #0
    306e:	d022      	beq.n	30b6 <xTaskResumeAll+0x82>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    3070:	68fb      	ldr	r3, [r7, #12]
    3072:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3074:	0020      	movs	r0, r4
    3076:	3018      	adds	r0, #24
    3078:	4b24      	ldr	r3, [pc, #144]	; (310c <xTaskResumeAll+0xd8>)
    307a:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    307c:	1d26      	adds	r6, r4, #4
    307e:	0030      	movs	r0, r6
    3080:	4b22      	ldr	r3, [pc, #136]	; (310c <xTaskResumeAll+0xd8>)
    3082:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    3084:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3086:	4a22      	ldr	r2, [pc, #136]	; (3110 <xTaskResumeAll+0xdc>)
    3088:	6812      	ldr	r2, [r2, #0]
    308a:	4293      	cmp	r3, r2
    308c:	d901      	bls.n	3092 <xTaskResumeAll+0x5e>
    308e:	4a20      	ldr	r2, [pc, #128]	; (3110 <xTaskResumeAll+0xdc>)
    3090:	6013      	str	r3, [r2, #0]
    3092:	0098      	lsls	r0, r3, #2
    3094:	18c0      	adds	r0, r0, r3
    3096:	0080      	lsls	r0, r0, #2
    3098:	4b1e      	ldr	r3, [pc, #120]	; (3114 <xTaskResumeAll+0xe0>)
    309a:	1818      	adds	r0, r3, r0
    309c:	0031      	movs	r1, r6
    309e:	4b1e      	ldr	r3, [pc, #120]	; (3118 <xTaskResumeAll+0xe4>)
    30a0:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    30a2:	4b1e      	ldr	r3, [pc, #120]	; (311c <xTaskResumeAll+0xe8>)
    30a4:	681b      	ldr	r3, [r3, #0]
    30a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    30a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    30aa:	429a      	cmp	r2, r3
    30ac:	d3dd      	bcc.n	306a <xTaskResumeAll+0x36>
						xYieldPending = pdTRUE;
    30ae:	2201      	movs	r2, #1
    30b0:	4b1b      	ldr	r3, [pc, #108]	; (3120 <xTaskResumeAll+0xec>)
    30b2:	601a      	str	r2, [r3, #0]
    30b4:	e7d9      	b.n	306a <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
    30b6:	2c00      	cmp	r4, #0
    30b8:	d001      	beq.n	30be <xTaskResumeAll+0x8a>
					prvResetNextTaskUnblockTime();
    30ba:	4b1a      	ldr	r3, [pc, #104]	; (3124 <xTaskResumeAll+0xf0>)
    30bc:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    30be:	4b1a      	ldr	r3, [pc, #104]	; (3128 <xTaskResumeAll+0xf4>)
    30c0:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
    30c2:	2c00      	cmp	r4, #0
    30c4:	d00e      	beq.n	30e4 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
    30c6:	4f19      	ldr	r7, [pc, #100]	; (312c <xTaskResumeAll+0xf8>)
								xYieldPending = pdTRUE;
    30c8:	4e15      	ldr	r6, [pc, #84]	; (3120 <xTaskResumeAll+0xec>)
    30ca:	2501      	movs	r5, #1
    30cc:	e002      	b.n	30d4 <xTaskResumeAll+0xa0>
							--uxPendedCounts;
    30ce:	3c01      	subs	r4, #1
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    30d0:	2c00      	cmp	r4, #0
    30d2:	d004      	beq.n	30de <xTaskResumeAll+0xaa>
							if( xTaskIncrementTick() != pdFALSE )
    30d4:	47b8      	blx	r7
    30d6:	2800      	cmp	r0, #0
    30d8:	d0f9      	beq.n	30ce <xTaskResumeAll+0x9a>
								xYieldPending = pdTRUE;
    30da:	6035      	str	r5, [r6, #0]
    30dc:	e7f7      	b.n	30ce <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
    30de:	2200      	movs	r2, #0
    30e0:	4b11      	ldr	r3, [pc, #68]	; (3128 <xTaskResumeAll+0xf4>)
    30e2:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
    30e4:	4b0e      	ldr	r3, [pc, #56]	; (3120 <xTaskResumeAll+0xec>)
    30e6:	681b      	ldr	r3, [r3, #0]
BaseType_t xAlreadyYielded = pdFALSE;
    30e8:	2400      	movs	r4, #0
				if( xYieldPending != pdFALSE )
    30ea:	2b00      	cmp	r3, #0
    30ec:	d0b7      	beq.n	305e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
    30ee:	4b10      	ldr	r3, [pc, #64]	; (3130 <xTaskResumeAll+0xfc>)
    30f0:	4798      	blx	r3
						xAlreadyYielded = pdTRUE;
    30f2:	3401      	adds	r4, #1
    30f4:	e7b3      	b.n	305e <xTaskResumeAll+0x2a>
    30f6:	46c0      	nop			; (mov r8, r8)
    30f8:	200051c4 	.word	0x200051c4
    30fc:	00001021 	.word	0x00001021
    3100:	200051b8 	.word	0x200051b8
    3104:	00001039 	.word	0x00001039
    3108:	20005204 	.word	0x20005204
    310c:	0000243b 	.word	0x0000243b
    3110:	200051cc 	.word	0x200051cc
    3114:	20005154 	.word	0x20005154
    3118:	000023f5 	.word	0x000023f5
    311c:	20005148 	.word	0x20005148
    3120:	20005248 	.word	0x20005248
    3124:	00002b45 	.word	0x00002b45
    3128:	200051c0 	.word	0x200051c0
    312c:	00002efd 	.word	0x00002efd
    3130:	00001009 	.word	0x00001009

00003134 <vTaskDelayUntil>:
	{
    3134:	b570      	push	{r4, r5, r6, lr}
    3136:	0005      	movs	r5, r0
    3138:	000c      	movs	r4, r1
		configASSERT( pxPreviousWakeTime );
    313a:	2800      	cmp	r0, #0
    313c:	d003      	beq.n	3146 <vTaskDelayUntil+0x12>
		configASSERT( ( xTimeIncrement > 0U ) );
    313e:	2900      	cmp	r1, #0
    3140:	d103      	bne.n	314a <vTaskDelayUntil+0x16>
    3142:	b672      	cpsid	i
    3144:	e7fe      	b.n	3144 <vTaskDelayUntil+0x10>
		configASSERT( pxPreviousWakeTime );
    3146:	b672      	cpsid	i
    3148:	e7fe      	b.n	3148 <vTaskDelayUntil+0x14>
		configASSERT( uxSchedulerSuspended == 0 );
    314a:	4b13      	ldr	r3, [pc, #76]	; (3198 <vTaskDelayUntil+0x64>)
    314c:	681b      	ldr	r3, [r3, #0]
    314e:	2b00      	cmp	r3, #0
    3150:	d001      	beq.n	3156 <vTaskDelayUntil+0x22>
    3152:	b672      	cpsid	i
    3154:	e7fe      	b.n	3154 <vTaskDelayUntil+0x20>
		vTaskSuspendAll();
    3156:	4b11      	ldr	r3, [pc, #68]	; (319c <vTaskDelayUntil+0x68>)
    3158:	4798      	blx	r3
			const TickType_t xConstTickCount = xTickCount;
    315a:	4b11      	ldr	r3, [pc, #68]	; (31a0 <vTaskDelayUntil+0x6c>)
    315c:	681b      	ldr	r3, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    315e:	682a      	ldr	r2, [r5, #0]
    3160:	18a0      	adds	r0, r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
    3162:	4293      	cmp	r3, r2
    3164:	d20f      	bcs.n	3186 <vTaskDelayUntil+0x52>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    3166:	4282      	cmp	r2, r0
    3168:	d911      	bls.n	318e <vTaskDelayUntil+0x5a>
			*pxPreviousWakeTime = xTimeToWake;
    316a:	6028      	str	r0, [r5, #0]
			if( xShouldDelay != pdFALSE )
    316c:	4283      	cmp	r3, r0
    316e:	d203      	bcs.n	3178 <vTaskDelayUntil+0x44>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    3170:	1ac0      	subs	r0, r0, r3
    3172:	2100      	movs	r1, #0
    3174:	4b0b      	ldr	r3, [pc, #44]	; (31a4 <vTaskDelayUntil+0x70>)
    3176:	4798      	blx	r3
		xAlreadyYielded = xTaskResumeAll();
    3178:	4b0b      	ldr	r3, [pc, #44]	; (31a8 <vTaskDelayUntil+0x74>)
    317a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
    317c:	2800      	cmp	r0, #0
    317e:	d101      	bne.n	3184 <vTaskDelayUntil+0x50>
			portYIELD_WITHIN_API();
    3180:	4b0a      	ldr	r3, [pc, #40]	; (31ac <vTaskDelayUntil+0x78>)
    3182:	4798      	blx	r3
	}
    3184:	bd70      	pop	{r4, r5, r6, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    3186:	4282      	cmp	r2, r0
    3188:	d803      	bhi.n	3192 <vTaskDelayUntil+0x5e>
    318a:	4283      	cmp	r3, r0
    318c:	d301      	bcc.n	3192 <vTaskDelayUntil+0x5e>
			*pxPreviousWakeTime = xTimeToWake;
    318e:	6028      	str	r0, [r5, #0]
    3190:	e7f2      	b.n	3178 <vTaskDelayUntil+0x44>
    3192:	6028      	str	r0, [r5, #0]
    3194:	e7ec      	b.n	3170 <vTaskDelayUntil+0x3c>
    3196:	46c0      	nop			; (mov r8, r8)
    3198:	200051c4 	.word	0x200051c4
    319c:	00002ee1 	.word	0x00002ee1
    31a0:	20005244 	.word	0x20005244
    31a4:	00002b71 	.word	0x00002b71
    31a8:	00003035 	.word	0x00003035
    31ac:	00001009 	.word	0x00001009

000031b0 <vTaskDelay>:
	{
    31b0:	b510      	push	{r4, lr}
    31b2:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
    31b4:	d00f      	beq.n	31d6 <vTaskDelay+0x26>
			configASSERT( uxSchedulerSuspended == 0 );
    31b6:	4b09      	ldr	r3, [pc, #36]	; (31dc <vTaskDelay+0x2c>)
    31b8:	681b      	ldr	r3, [r3, #0]
    31ba:	2b00      	cmp	r3, #0
    31bc:	d001      	beq.n	31c2 <vTaskDelay+0x12>
    31be:	b672      	cpsid	i
    31c0:	e7fe      	b.n	31c0 <vTaskDelay+0x10>
			vTaskSuspendAll();
    31c2:	4b07      	ldr	r3, [pc, #28]	; (31e0 <vTaskDelay+0x30>)
    31c4:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    31c6:	2100      	movs	r1, #0
    31c8:	0020      	movs	r0, r4
    31ca:	4b06      	ldr	r3, [pc, #24]	; (31e4 <vTaskDelay+0x34>)
    31cc:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
    31ce:	4b06      	ldr	r3, [pc, #24]	; (31e8 <vTaskDelay+0x38>)
    31d0:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
    31d2:	2800      	cmp	r0, #0
    31d4:	d101      	bne.n	31da <vTaskDelay+0x2a>
			portYIELD_WITHIN_API();
    31d6:	4b05      	ldr	r3, [pc, #20]	; (31ec <vTaskDelay+0x3c>)
    31d8:	4798      	blx	r3
	}
    31da:	bd10      	pop	{r4, pc}
    31dc:	200051c4 	.word	0x200051c4
    31e0:	00002ee1 	.word	0x00002ee1
    31e4:	00002b71 	.word	0x00002b71
    31e8:	00003035 	.word	0x00003035
    31ec:	00001009 	.word	0x00001009

000031f0 <vTaskSwitchContext>:
{
    31f0:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    31f2:	4b2d      	ldr	r3, [pc, #180]	; (32a8 <vTaskSwitchContext+0xb8>)
    31f4:	681b      	ldr	r3, [r3, #0]
    31f6:	2b00      	cmp	r3, #0
    31f8:	d128      	bne.n	324c <vTaskSwitchContext+0x5c>
		xYieldPending = pdFALSE;
    31fa:	2200      	movs	r2, #0
    31fc:	4b2b      	ldr	r3, [pc, #172]	; (32ac <vTaskSwitchContext+0xbc>)
    31fe:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
    3200:	4b2b      	ldr	r3, [pc, #172]	; (32b0 <vTaskSwitchContext+0xc0>)
    3202:	681b      	ldr	r3, [r3, #0]
    3204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3206:	4a2b      	ldr	r2, [pc, #172]	; (32b4 <vTaskSwitchContext+0xc4>)
    3208:	6819      	ldr	r1, [r3, #0]
    320a:	4291      	cmp	r1, r2
    320c:	d102      	bne.n	3214 <vTaskSwitchContext+0x24>
    320e:	6859      	ldr	r1, [r3, #4]
    3210:	4291      	cmp	r1, r2
    3212:	d01f      	beq.n	3254 <vTaskSwitchContext+0x64>
    3214:	4b26      	ldr	r3, [pc, #152]	; (32b0 <vTaskSwitchContext+0xc0>)
    3216:	6818      	ldr	r0, [r3, #0]
    3218:	6819      	ldr	r1, [r3, #0]
    321a:	3134      	adds	r1, #52	; 0x34
    321c:	4b26      	ldr	r3, [pc, #152]	; (32b8 <vTaskSwitchContext+0xc8>)
    321e:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3220:	4b26      	ldr	r3, [pc, #152]	; (32bc <vTaskSwitchContext+0xcc>)
    3222:	681b      	ldr	r3, [r3, #0]
    3224:	009a      	lsls	r2, r3, #2
    3226:	18d2      	adds	r2, r2, r3
    3228:	0092      	lsls	r2, r2, #2
    322a:	4925      	ldr	r1, [pc, #148]	; (32c0 <vTaskSwitchContext+0xd0>)
    322c:	5852      	ldr	r2, [r2, r1]
    322e:	2a00      	cmp	r2, #0
    3230:	d117      	bne.n	3262 <vTaskSwitchContext+0x72>
    3232:	2b00      	cmp	r3, #0
    3234:	d008      	beq.n	3248 <vTaskSwitchContext+0x58>
    3236:	3b01      	subs	r3, #1
    3238:	009a      	lsls	r2, r3, #2
    323a:	18d2      	adds	r2, r2, r3
    323c:	0092      	lsls	r2, r2, #2
    323e:	5852      	ldr	r2, [r2, r1]
    3240:	2a00      	cmp	r2, #0
    3242:	d10e      	bne.n	3262 <vTaskSwitchContext+0x72>
    3244:	2b00      	cmp	r3, #0
    3246:	d1f6      	bne.n	3236 <vTaskSwitchContext+0x46>
    3248:	b672      	cpsid	i
    324a:	e7fe      	b.n	324a <vTaskSwitchContext+0x5a>
		xYieldPending = pdTRUE;
    324c:	2201      	movs	r2, #1
    324e:	4b17      	ldr	r3, [pc, #92]	; (32ac <vTaskSwitchContext+0xbc>)
    3250:	601a      	str	r2, [r3, #0]
}
    3252:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
    3254:	6899      	ldr	r1, [r3, #8]
    3256:	4291      	cmp	r1, r2
    3258:	d1dc      	bne.n	3214 <vTaskSwitchContext+0x24>
    325a:	68db      	ldr	r3, [r3, #12]
    325c:	4293      	cmp	r3, r2
    325e:	d1d9      	bne.n	3214 <vTaskSwitchContext+0x24>
    3260:	e7de      	b.n	3220 <vTaskSwitchContext+0x30>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3262:	4817      	ldr	r0, [pc, #92]	; (32c0 <vTaskSwitchContext+0xd0>)
    3264:	009a      	lsls	r2, r3, #2
    3266:	18d1      	adds	r1, r2, r3
    3268:	0089      	lsls	r1, r1, #2
    326a:	1841      	adds	r1, r0, r1
    326c:	684c      	ldr	r4, [r1, #4]
    326e:	6864      	ldr	r4, [r4, #4]
    3270:	604c      	str	r4, [r1, #4]
    3272:	18d2      	adds	r2, r2, r3
    3274:	0092      	lsls	r2, r2, #2
    3276:	3208      	adds	r2, #8
    3278:	1882      	adds	r2, r0, r2
    327a:	4294      	cmp	r4, r2
    327c:	d00b      	beq.n	3296 <vTaskSwitchContext+0xa6>
    327e:	009a      	lsls	r2, r3, #2
    3280:	18d2      	adds	r2, r2, r3
    3282:	0092      	lsls	r2, r2, #2
    3284:	490e      	ldr	r1, [pc, #56]	; (32c0 <vTaskSwitchContext+0xd0>)
    3286:	188a      	adds	r2, r1, r2
    3288:	6852      	ldr	r2, [r2, #4]
    328a:	68d1      	ldr	r1, [r2, #12]
    328c:	4a08      	ldr	r2, [pc, #32]	; (32b0 <vTaskSwitchContext+0xc0>)
    328e:	6011      	str	r1, [r2, #0]
    3290:	4a0a      	ldr	r2, [pc, #40]	; (32bc <vTaskSwitchContext+0xcc>)
    3292:	6013      	str	r3, [r2, #0]
}
    3294:	e7dd      	b.n	3252 <vTaskSwitchContext+0x62>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3296:	6860      	ldr	r0, [r4, #4]
    3298:	009a      	lsls	r2, r3, #2
    329a:	18d2      	adds	r2, r2, r3
    329c:	0092      	lsls	r2, r2, #2
    329e:	4908      	ldr	r1, [pc, #32]	; (32c0 <vTaskSwitchContext+0xd0>)
    32a0:	188a      	adds	r2, r1, r2
    32a2:	6050      	str	r0, [r2, #4]
    32a4:	e7eb      	b.n	327e <vTaskSwitchContext+0x8e>
    32a6:	46c0      	nop			; (mov r8, r8)
    32a8:	200051c4 	.word	0x200051c4
    32ac:	20005248 	.word	0x20005248
    32b0:	20005148 	.word	0x20005148
    32b4:	a5a5a5a5 	.word	0xa5a5a5a5
    32b8:	000049d3 	.word	0x000049d3
    32bc:	200051cc 	.word	0x200051cc
    32c0:	20005154 	.word	0x20005154

000032c4 <vTaskPlaceOnEventList>:
{
    32c4:	b510      	push	{r4, lr}
    32c6:	000c      	movs	r4, r1
	configASSERT( pxEventList );
    32c8:	2800      	cmp	r0, #0
    32ca:	d101      	bne.n	32d0 <vTaskPlaceOnEventList+0xc>
    32cc:	b672      	cpsid	i
    32ce:	e7fe      	b.n	32ce <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    32d0:	4b04      	ldr	r3, [pc, #16]	; (32e4 <vTaskPlaceOnEventList+0x20>)
    32d2:	6819      	ldr	r1, [r3, #0]
    32d4:	3118      	adds	r1, #24
    32d6:	4b04      	ldr	r3, [pc, #16]	; (32e8 <vTaskPlaceOnEventList+0x24>)
    32d8:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    32da:	2101      	movs	r1, #1
    32dc:	0020      	movs	r0, r4
    32de:	4b03      	ldr	r3, [pc, #12]	; (32ec <vTaskPlaceOnEventList+0x28>)
    32e0:	4798      	blx	r3
}
    32e2:	bd10      	pop	{r4, pc}
    32e4:	20005148 	.word	0x20005148
    32e8:	0000240d 	.word	0x0000240d
    32ec:	00002b71 	.word	0x00002b71

000032f0 <vTaskPlaceOnEventListRestricted>:
	{
    32f0:	b570      	push	{r4, r5, r6, lr}
    32f2:	000c      	movs	r4, r1
    32f4:	0015      	movs	r5, r2
		configASSERT( pxEventList );
    32f6:	2800      	cmp	r0, #0
    32f8:	d00d      	beq.n	3316 <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    32fa:	4b08      	ldr	r3, [pc, #32]	; (331c <vTaskPlaceOnEventListRestricted+0x2c>)
    32fc:	6819      	ldr	r1, [r3, #0]
    32fe:	3118      	adds	r1, #24
    3300:	4b07      	ldr	r3, [pc, #28]	; (3320 <vTaskPlaceOnEventListRestricted+0x30>)
    3302:	4798      	blx	r3
		if( xWaitIndefinitely != pdFALSE )
    3304:	2d00      	cmp	r5, #0
    3306:	d001      	beq.n	330c <vTaskPlaceOnEventListRestricted+0x1c>
			xTicksToWait = portMAX_DELAY;
    3308:	2401      	movs	r4, #1
    330a:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    330c:	0029      	movs	r1, r5
    330e:	0020      	movs	r0, r4
    3310:	4b04      	ldr	r3, [pc, #16]	; (3324 <vTaskPlaceOnEventListRestricted+0x34>)
    3312:	4798      	blx	r3
	}
    3314:	bd70      	pop	{r4, r5, r6, pc}
		configASSERT( pxEventList );
    3316:	b672      	cpsid	i
    3318:	e7fe      	b.n	3318 <vTaskPlaceOnEventListRestricted+0x28>
    331a:	46c0      	nop			; (mov r8, r8)
    331c:	20005148 	.word	0x20005148
    3320:	000023f5 	.word	0x000023f5
    3324:	00002b71 	.word	0x00002b71

00003328 <xTaskRemoveFromEventList>:
{
    3328:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    332a:	68c3      	ldr	r3, [r0, #12]
    332c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
    332e:	2c00      	cmp	r4, #0
    3330:	d027      	beq.n	3382 <xTaskRemoveFromEventList+0x5a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3332:	0025      	movs	r5, r4
    3334:	3518      	adds	r5, #24
    3336:	0028      	movs	r0, r5
    3338:	4b15      	ldr	r3, [pc, #84]	; (3390 <xTaskRemoveFromEventList+0x68>)
    333a:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    333c:	4b15      	ldr	r3, [pc, #84]	; (3394 <xTaskRemoveFromEventList+0x6c>)
    333e:	681b      	ldr	r3, [r3, #0]
    3340:	2b00      	cmp	r3, #0
    3342:	d120      	bne.n	3386 <xTaskRemoveFromEventList+0x5e>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    3344:	1d25      	adds	r5, r4, #4
    3346:	0028      	movs	r0, r5
    3348:	4b11      	ldr	r3, [pc, #68]	; (3390 <xTaskRemoveFromEventList+0x68>)
    334a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    334c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    334e:	4a12      	ldr	r2, [pc, #72]	; (3398 <xTaskRemoveFromEventList+0x70>)
    3350:	6812      	ldr	r2, [r2, #0]
    3352:	4293      	cmp	r3, r2
    3354:	d901      	bls.n	335a <xTaskRemoveFromEventList+0x32>
    3356:	4a10      	ldr	r2, [pc, #64]	; (3398 <xTaskRemoveFromEventList+0x70>)
    3358:	6013      	str	r3, [r2, #0]
    335a:	0098      	lsls	r0, r3, #2
    335c:	18c0      	adds	r0, r0, r3
    335e:	0080      	lsls	r0, r0, #2
    3360:	4b0e      	ldr	r3, [pc, #56]	; (339c <xTaskRemoveFromEventList+0x74>)
    3362:	1818      	adds	r0, r3, r0
    3364:	0029      	movs	r1, r5
    3366:	4b0e      	ldr	r3, [pc, #56]	; (33a0 <xTaskRemoveFromEventList+0x78>)
    3368:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    336a:	4b0e      	ldr	r3, [pc, #56]	; (33a4 <xTaskRemoveFromEventList+0x7c>)
    336c:	681b      	ldr	r3, [r3, #0]
    336e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		xReturn = pdFALSE;
    3372:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3374:	429a      	cmp	r2, r3
    3376:	d903      	bls.n	3380 <xTaskRemoveFromEventList+0x58>
		xYieldPending = pdTRUE;
    3378:	2201      	movs	r2, #1
    337a:	4b0b      	ldr	r3, [pc, #44]	; (33a8 <xTaskRemoveFromEventList+0x80>)
    337c:	601a      	str	r2, [r3, #0]
		xReturn = pdTRUE;
    337e:	3001      	adds	r0, #1
}
    3380:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxUnblockedTCB );
    3382:	b672      	cpsid	i
    3384:	e7fe      	b.n	3384 <xTaskRemoveFromEventList+0x5c>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3386:	0029      	movs	r1, r5
    3388:	4808      	ldr	r0, [pc, #32]	; (33ac <xTaskRemoveFromEventList+0x84>)
    338a:	4b05      	ldr	r3, [pc, #20]	; (33a0 <xTaskRemoveFromEventList+0x78>)
    338c:	4798      	blx	r3
    338e:	e7ec      	b.n	336a <xTaskRemoveFromEventList+0x42>
    3390:	0000243b 	.word	0x0000243b
    3394:	200051c4 	.word	0x200051c4
    3398:	200051cc 	.word	0x200051cc
    339c:	20005154 	.word	0x20005154
    33a0:	000023f5 	.word	0x000023f5
    33a4:	20005148 	.word	0x20005148
    33a8:	20005248 	.word	0x20005248
    33ac:	20005204 	.word	0x20005204

000033b0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    33b0:	4b03      	ldr	r3, [pc, #12]	; (33c0 <vTaskInternalSetTimeOutState+0x10>)
    33b2:	681b      	ldr	r3, [r3, #0]
    33b4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    33b6:	4b03      	ldr	r3, [pc, #12]	; (33c4 <vTaskInternalSetTimeOutState+0x14>)
    33b8:	681b      	ldr	r3, [r3, #0]
    33ba:	6043      	str	r3, [r0, #4]
}
    33bc:	4770      	bx	lr
    33be:	46c0      	nop			; (mov r8, r8)
    33c0:	20005200 	.word	0x20005200
    33c4:	20005244 	.word	0x20005244

000033c8 <xTaskCheckForTimeOut>:
{
    33c8:	b570      	push	{r4, r5, r6, lr}
    33ca:	0006      	movs	r6, r0
    33cc:	000d      	movs	r5, r1
	configASSERT( pxTimeOut );
    33ce:	2800      	cmp	r0, #0
    33d0:	d01b      	beq.n	340a <xTaskCheckForTimeOut+0x42>
	configASSERT( pxTicksToWait );
    33d2:	2900      	cmp	r1, #0
    33d4:	d01b      	beq.n	340e <xTaskCheckForTimeOut+0x46>
	taskENTER_CRITICAL();
    33d6:	4b13      	ldr	r3, [pc, #76]	; (3424 <xTaskCheckForTimeOut+0x5c>)
    33d8:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    33da:	4b13      	ldr	r3, [pc, #76]	; (3428 <xTaskCheckForTimeOut+0x60>)
    33dc:	681a      	ldr	r2, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    33de:	6871      	ldr	r1, [r6, #4]
			if( *pxTicksToWait == portMAX_DELAY )
    33e0:	682b      	ldr	r3, [r5, #0]
    33e2:	1c58      	adds	r0, r3, #1
    33e4:	d01c      	beq.n	3420 <xTaskCheckForTimeOut+0x58>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    33e6:	4811      	ldr	r0, [pc, #68]	; (342c <xTaskCheckForTimeOut+0x64>)
    33e8:	6800      	ldr	r0, [r0, #0]
    33ea:	6834      	ldr	r4, [r6, #0]
    33ec:	4284      	cmp	r4, r0
    33ee:	d002      	beq.n	33f6 <xTaskCheckForTimeOut+0x2e>
			xReturn = pdTRUE;
    33f0:	2401      	movs	r4, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    33f2:	428a      	cmp	r2, r1
    33f4:	d205      	bcs.n	3402 <xTaskCheckForTimeOut+0x3a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
    33f6:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    33f8:	429a      	cmp	r2, r3
    33fa:	d30a      	bcc.n	3412 <xTaskCheckForTimeOut+0x4a>
			*pxTicksToWait = 0;
    33fc:	2300      	movs	r3, #0
    33fe:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
    3400:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    3402:	4b0b      	ldr	r3, [pc, #44]	; (3430 <xTaskCheckForTimeOut+0x68>)
    3404:	4798      	blx	r3
}
    3406:	0020      	movs	r0, r4
    3408:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( pxTimeOut );
    340a:	b672      	cpsid	i
    340c:	e7fe      	b.n	340c <xTaskCheckForTimeOut+0x44>
	configASSERT( pxTicksToWait );
    340e:	b672      	cpsid	i
    3410:	e7fe      	b.n	3410 <xTaskCheckForTimeOut+0x48>
			*pxTicksToWait -= xElapsedTime;
    3412:	1a9b      	subs	r3, r3, r2
    3414:	602b      	str	r3, [r5, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
    3416:	0030      	movs	r0, r6
    3418:	4b06      	ldr	r3, [pc, #24]	; (3434 <xTaskCheckForTimeOut+0x6c>)
    341a:	4798      	blx	r3
			xReturn = pdFALSE;
    341c:	2400      	movs	r4, #0
    341e:	e7f0      	b.n	3402 <xTaskCheckForTimeOut+0x3a>
				xReturn = pdFALSE;
    3420:	2400      	movs	r4, #0
    3422:	e7ee      	b.n	3402 <xTaskCheckForTimeOut+0x3a>
    3424:	00001021 	.word	0x00001021
    3428:	20005244 	.word	0x20005244
    342c:	20005200 	.word	0x20005200
    3430:	00001039 	.word	0x00001039
    3434:	000033b1 	.word	0x000033b1

00003438 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    3438:	2201      	movs	r2, #1
    343a:	4b01      	ldr	r3, [pc, #4]	; (3440 <vTaskMissedYield+0x8>)
    343c:	601a      	str	r2, [r3, #0]
}
    343e:	4770      	bx	lr
    3440:	20005248 	.word	0x20005248

00003444 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
    3444:	4b05      	ldr	r3, [pc, #20]	; (345c <xTaskGetSchedulerState+0x18>)
    3446:	681b      	ldr	r3, [r3, #0]
			xReturn = taskSCHEDULER_NOT_STARTED;
    3448:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
    344a:	2b00      	cmp	r3, #0
    344c:	d004      	beq.n	3458 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    344e:	4b04      	ldr	r3, [pc, #16]	; (3460 <xTaskGetSchedulerState+0x1c>)
    3450:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
    3452:	4243      	negs	r3, r0
    3454:	4158      	adcs	r0, r3
    3456:	0040      	lsls	r0, r0, #1
	}
    3458:	4770      	bx	lr
    345a:	46c0      	nop			; (mov r8, r8)
    345c:	20005218 	.word	0x20005218
    3460:	200051c4 	.word	0x200051c4

00003464 <xTaskPriorityDisinherit>:
	{
    3464:	b570      	push	{r4, r5, r6, lr}
    3466:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
    3468:	d02c      	beq.n	34c4 <xTaskPriorityDisinherit+0x60>
			configASSERT( pxTCB == pxCurrentTCB );
    346a:	4b18      	ldr	r3, [pc, #96]	; (34cc <xTaskPriorityDisinherit+0x68>)
    346c:	681b      	ldr	r3, [r3, #0]
    346e:	4298      	cmp	r0, r3
    3470:	d001      	beq.n	3476 <xTaskPriorityDisinherit+0x12>
    3472:	b672      	cpsid	i
    3474:	e7fe      	b.n	3474 <xTaskPriorityDisinherit+0x10>
			configASSERT( pxTCB->uxMutexesHeld );
    3476:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    3478:	2b00      	cmp	r3, #0
    347a:	d101      	bne.n	3480 <xTaskPriorityDisinherit+0x1c>
    347c:	b672      	cpsid	i
    347e:	e7fe      	b.n	347e <xTaskPriorityDisinherit+0x1a>
			( pxTCB->uxMutexesHeld )--;
    3480:	3b01      	subs	r3, #1
    3482:	64c3      	str	r3, [r0, #76]	; 0x4c
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3484:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    3486:	6c81      	ldr	r1, [r0, #72]	; 0x48
    3488:	428a      	cmp	r2, r1
    348a:	d01d      	beq.n	34c8 <xTaskPriorityDisinherit+0x64>
	BaseType_t xReturn = pdFALSE;
    348c:	2000      	movs	r0, #0
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    348e:	2b00      	cmp	r3, #0
    3490:	d117      	bne.n	34c2 <xTaskPriorityDisinherit+0x5e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    3492:	1d25      	adds	r5, r4, #4
    3494:	0028      	movs	r0, r5
    3496:	4b0e      	ldr	r3, [pc, #56]	; (34d0 <xTaskPriorityDisinherit+0x6c>)
    3498:	4798      	blx	r3
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    349a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    349c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    349e:	2205      	movs	r2, #5
    34a0:	1ad2      	subs	r2, r2, r3
    34a2:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
    34a4:	4a0b      	ldr	r2, [pc, #44]	; (34d4 <xTaskPriorityDisinherit+0x70>)
    34a6:	6812      	ldr	r2, [r2, #0]
    34a8:	4293      	cmp	r3, r2
    34aa:	d901      	bls.n	34b0 <xTaskPriorityDisinherit+0x4c>
    34ac:	4a09      	ldr	r2, [pc, #36]	; (34d4 <xTaskPriorityDisinherit+0x70>)
    34ae:	6013      	str	r3, [r2, #0]
    34b0:	009a      	lsls	r2, r3, #2
    34b2:	18d3      	adds	r3, r2, r3
    34b4:	009b      	lsls	r3, r3, #2
    34b6:	4808      	ldr	r0, [pc, #32]	; (34d8 <xTaskPriorityDisinherit+0x74>)
    34b8:	18c0      	adds	r0, r0, r3
    34ba:	0029      	movs	r1, r5
    34bc:	4b07      	ldr	r3, [pc, #28]	; (34dc <xTaskPriorityDisinherit+0x78>)
    34be:	4798      	blx	r3
					xReturn = pdTRUE;
    34c0:	2001      	movs	r0, #1
	}
    34c2:	bd70      	pop	{r4, r5, r6, pc}
	BaseType_t xReturn = pdFALSE;
    34c4:	2000      	movs	r0, #0
    34c6:	e7fc      	b.n	34c2 <xTaskPriorityDisinherit+0x5e>
    34c8:	2000      	movs	r0, #0
    34ca:	e7fa      	b.n	34c2 <xTaskPriorityDisinherit+0x5e>
    34cc:	20005148 	.word	0x20005148
    34d0:	0000243b 	.word	0x0000243b
    34d4:	200051cc 	.word	0x200051cc
    34d8:	20005154 	.word	0x20005154
    34dc:	000023f5 	.word	0x000023f5

000034e0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    34e0:	b510      	push	{r4, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    34e2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    34e4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
    34e6:	4291      	cmp	r1, r2
    34e8:	d80b      	bhi.n	3502 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    34ea:	1ad2      	subs	r2, r2, r3
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    34ec:	2401      	movs	r4, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    34ee:	6983      	ldr	r3, [r0, #24]
    34f0:	429a      	cmp	r2, r3
    34f2:	d211      	bcs.n	3518 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    34f4:	1d01      	adds	r1, r0, #4
    34f6:	4b09      	ldr	r3, [pc, #36]	; (351c <prvInsertTimerInActiveList+0x3c>)
    34f8:	6818      	ldr	r0, [r3, #0]
    34fa:	4b09      	ldr	r3, [pc, #36]	; (3520 <prvInsertTimerInActiveList+0x40>)
    34fc:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    34fe:	2400      	movs	r4, #0
    3500:	e00a      	b.n	3518 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    3502:	429a      	cmp	r2, r3
    3504:	d202      	bcs.n	350c <prvInsertTimerInActiveList+0x2c>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    3506:	2401      	movs	r4, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    3508:	4299      	cmp	r1, r3
    350a:	d205      	bcs.n	3518 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    350c:	1d01      	adds	r1, r0, #4
    350e:	4b05      	ldr	r3, [pc, #20]	; (3524 <prvInsertTimerInActiveList+0x44>)
    3510:	6818      	ldr	r0, [r3, #0]
    3512:	4b03      	ldr	r3, [pc, #12]	; (3520 <prvInsertTimerInActiveList+0x40>)
    3514:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
    3516:	2400      	movs	r4, #0
		}
	}

	return xProcessTimerNow;
}
    3518:	0020      	movs	r0, r4
    351a:	bd10      	pop	{r4, pc}
    351c:	20005250 	.word	0x20005250
    3520:	0000240d 	.word	0x0000240d
    3524:	2000524c 	.word	0x2000524c

00003528 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    3528:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    352a:	4b10      	ldr	r3, [pc, #64]	; (356c <prvCheckForValidListAndQueue+0x44>)
    352c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    352e:	4b10      	ldr	r3, [pc, #64]	; (3570 <prvCheckForValidListAndQueue+0x48>)
    3530:	681b      	ldr	r3, [r3, #0]
    3532:	2b00      	cmp	r3, #0
    3534:	d002      	beq.n	353c <prvCheckForValidListAndQueue+0x14>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    3536:	4b0f      	ldr	r3, [pc, #60]	; (3574 <prvCheckForValidListAndQueue+0x4c>)
    3538:	4798      	blx	r3
}
    353a:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
    353c:	4d0e      	ldr	r5, [pc, #56]	; (3578 <prvCheckForValidListAndQueue+0x50>)
    353e:	0028      	movs	r0, r5
    3540:	4e0e      	ldr	r6, [pc, #56]	; (357c <prvCheckForValidListAndQueue+0x54>)
    3542:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
    3544:	4c0e      	ldr	r4, [pc, #56]	; (3580 <prvCheckForValidListAndQueue+0x58>)
    3546:	0020      	movs	r0, r4
    3548:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
    354a:	4b0e      	ldr	r3, [pc, #56]	; (3584 <prvCheckForValidListAndQueue+0x5c>)
    354c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    354e:	4b0e      	ldr	r3, [pc, #56]	; (3588 <prvCheckForValidListAndQueue+0x60>)
    3550:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    3552:	2200      	movs	r2, #0
    3554:	2110      	movs	r1, #16
    3556:	2005      	movs	r0, #5
    3558:	4b0c      	ldr	r3, [pc, #48]	; (358c <prvCheckForValidListAndQueue+0x64>)
    355a:	4798      	blx	r3
    355c:	4b04      	ldr	r3, [pc, #16]	; (3570 <prvCheckForValidListAndQueue+0x48>)
    355e:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
    3560:	2800      	cmp	r0, #0
    3562:	d0e8      	beq.n	3536 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
    3564:	490a      	ldr	r1, [pc, #40]	; (3590 <prvCheckForValidListAndQueue+0x68>)
    3566:	4b0b      	ldr	r3, [pc, #44]	; (3594 <prvCheckForValidListAndQueue+0x6c>)
    3568:	4798      	blx	r3
    356a:	e7e4      	b.n	3536 <prvCheckForValidListAndQueue+0xe>
    356c:	00001021 	.word	0x00001021
    3570:	20005280 	.word	0x20005280
    3574:	00001039 	.word	0x00001039
    3578:	20005254 	.word	0x20005254
    357c:	000023d9 	.word	0x000023d9
    3580:	20005268 	.word	0x20005268
    3584:	2000524c 	.word	0x2000524c
    3588:	20005250 	.word	0x20005250
    358c:	000026b9 	.word	0x000026b9
    3590:	000081fc 	.word	0x000081fc
    3594:	00002ab5 	.word	0x00002ab5

00003598 <xTimerCreateTimerTask>:
{
    3598:	b510      	push	{r4, lr}
    359a:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    359c:	4b0b      	ldr	r3, [pc, #44]	; (35cc <xTimerCreateTimerTask+0x34>)
    359e:	4798      	blx	r3
	if( xTimerQueue != NULL )
    35a0:	4b0b      	ldr	r3, [pc, #44]	; (35d0 <xTimerCreateTimerTask+0x38>)
    35a2:	681b      	ldr	r3, [r3, #0]
    35a4:	2b00      	cmp	r3, #0
    35a6:	d00e      	beq.n	35c6 <xTimerCreateTimerTask+0x2e>
			xReturn = xTaskCreate(	prvTimerTask,
    35a8:	4b0a      	ldr	r3, [pc, #40]	; (35d4 <xTimerCreateTimerTask+0x3c>)
    35aa:	9301      	str	r3, [sp, #4]
    35ac:	2304      	movs	r3, #4
    35ae:	9300      	str	r3, [sp, #0]
    35b0:	2300      	movs	r3, #0
    35b2:	2282      	movs	r2, #130	; 0x82
    35b4:	0052      	lsls	r2, r2, #1
    35b6:	4908      	ldr	r1, [pc, #32]	; (35d8 <xTimerCreateTimerTask+0x40>)
    35b8:	4808      	ldr	r0, [pc, #32]	; (35dc <xTimerCreateTimerTask+0x44>)
    35ba:	4c09      	ldr	r4, [pc, #36]	; (35e0 <xTimerCreateTimerTask+0x48>)
    35bc:	47a0      	blx	r4
	configASSERT( xReturn );
    35be:	2800      	cmp	r0, #0
    35c0:	d001      	beq.n	35c6 <xTimerCreateTimerTask+0x2e>
}
    35c2:	b002      	add	sp, #8
    35c4:	bd10      	pop	{r4, pc}
	configASSERT( xReturn );
    35c6:	b672      	cpsid	i
    35c8:	e7fe      	b.n	35c8 <xTimerCreateTimerTask+0x30>
    35ca:	46c0      	nop			; (mov r8, r8)
    35cc:	00003529 	.word	0x00003529
    35d0:	20005280 	.word	0x20005280
    35d4:	20005284 	.word	0x20005284
    35d8:	00008204 	.word	0x00008204
    35dc:	00003755 	.word	0x00003755
    35e0:	00002c85 	.word	0x00002c85

000035e4 <xTimerCreate>:
	{
    35e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    35e6:	46c6      	mov	lr, r8
    35e8:	b500      	push	{lr}
    35ea:	4680      	mov	r8, r0
    35ec:	000d      	movs	r5, r1
    35ee:	0017      	movs	r7, r2
    35f0:	001e      	movs	r6, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    35f2:	202c      	movs	r0, #44	; 0x2c
    35f4:	4b0b      	ldr	r3, [pc, #44]	; (3624 <xTimerCreate+0x40>)
    35f6:	4798      	blx	r3
    35f8:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
    35fa:	d00f      	beq.n	361c <xTimerCreate+0x38>
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
    35fc:	2d00      	cmp	r5, #0
    35fe:	d101      	bne.n	3604 <xTimerCreate+0x20>
    3600:	b672      	cpsid	i
    3602:	e7fe      	b.n	3602 <xTimerCreate+0x1e>
		prvCheckForValidListAndQueue();
    3604:	4b08      	ldr	r3, [pc, #32]	; (3628 <xTimerCreate+0x44>)
    3606:	4798      	blx	r3
		pxNewTimer->pcTimerName = pcTimerName;
    3608:	4643      	mov	r3, r8
    360a:	6023      	str	r3, [r4, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    360c:	61a5      	str	r5, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
    360e:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
    3610:	6226      	str	r6, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    3612:	9b06      	ldr	r3, [sp, #24]
    3614:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    3616:	1d20      	adds	r0, r4, #4
    3618:	4b04      	ldr	r3, [pc, #16]	; (362c <xTimerCreate+0x48>)
    361a:	4798      	blx	r3
	}
    361c:	0020      	movs	r0, r4
    361e:	bc04      	pop	{r2}
    3620:	4690      	mov	r8, r2
    3622:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3624:	000010bd 	.word	0x000010bd
    3628:	00003529 	.word	0x00003529
    362c:	000023ef 	.word	0x000023ef

00003630 <xTimerGenericCommand>:
{
    3630:	b530      	push	{r4, r5, lr}
    3632:	b085      	sub	sp, #20
    3634:	0004      	movs	r4, r0
    3636:	001d      	movs	r5, r3
	configASSERT( xTimer );
    3638:	2800      	cmp	r0, #0
    363a:	d014      	beq.n	3666 <xTimerGenericCommand+0x36>
	if( xTimerQueue != NULL )
    363c:	4b13      	ldr	r3, [pc, #76]	; (368c <xTimerGenericCommand+0x5c>)
    363e:	6818      	ldr	r0, [r3, #0]
    3640:	2800      	cmp	r0, #0
    3642:	d021      	beq.n	3688 <xTimerGenericCommand+0x58>
		xMessage.xMessageID = xCommandID;
    3644:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    3646:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    3648:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    364a:	2905      	cmp	r1, #5
    364c:	dc15      	bgt.n	367a <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    364e:	4b10      	ldr	r3, [pc, #64]	; (3690 <xTimerGenericCommand+0x60>)
    3650:	4798      	blx	r3
    3652:	2802      	cmp	r0, #2
    3654:	d009      	beq.n	366a <xTimerGenericCommand+0x3a>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    3656:	4b0d      	ldr	r3, [pc, #52]	; (368c <xTimerGenericCommand+0x5c>)
    3658:	6818      	ldr	r0, [r3, #0]
    365a:	2300      	movs	r3, #0
    365c:	2200      	movs	r2, #0
    365e:	4669      	mov	r1, sp
    3660:	4c0c      	ldr	r4, [pc, #48]	; (3694 <xTimerGenericCommand+0x64>)
    3662:	47a0      	blx	r4
    3664:	e00e      	b.n	3684 <xTimerGenericCommand+0x54>
	configASSERT( xTimer );
    3666:	b672      	cpsid	i
    3668:	e7fe      	b.n	3668 <xTimerGenericCommand+0x38>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    366a:	4b08      	ldr	r3, [pc, #32]	; (368c <xTimerGenericCommand+0x5c>)
    366c:	6818      	ldr	r0, [r3, #0]
    366e:	2300      	movs	r3, #0
    3670:	9a08      	ldr	r2, [sp, #32]
    3672:	4669      	mov	r1, sp
    3674:	4c07      	ldr	r4, [pc, #28]	; (3694 <xTimerGenericCommand+0x64>)
    3676:	47a0      	blx	r4
    3678:	e004      	b.n	3684 <xTimerGenericCommand+0x54>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    367a:	2300      	movs	r3, #0
    367c:	002a      	movs	r2, r5
    367e:	4669      	mov	r1, sp
    3680:	4c05      	ldr	r4, [pc, #20]	; (3698 <xTimerGenericCommand+0x68>)
    3682:	47a0      	blx	r4
}
    3684:	b005      	add	sp, #20
    3686:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
    3688:	2000      	movs	r0, #0
	return xReturn;
    368a:	e7fb      	b.n	3684 <xTimerGenericCommand+0x54>
    368c:	20005280 	.word	0x20005280
    3690:	00003445 	.word	0x00003445
    3694:	00002705 	.word	0x00002705
    3698:	00002891 	.word	0x00002891

0000369c <prvSampleTimeNow>:
{
    369c:	b5f0      	push	{r4, r5, r6, r7, lr}
    369e:	46d6      	mov	lr, sl
    36a0:	464f      	mov	r7, r9
    36a2:	4646      	mov	r6, r8
    36a4:	b5c0      	push	{r6, r7, lr}
    36a6:	b082      	sub	sp, #8
    36a8:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    36aa:	4b23      	ldr	r3, [pc, #140]	; (3738 <prvSampleTimeNow+0x9c>)
    36ac:	4798      	blx	r3
    36ae:	4682      	mov	sl, r0
	if( xTimeNow < xLastTime )
    36b0:	4b22      	ldr	r3, [pc, #136]	; (373c <prvSampleTimeNow+0xa0>)
    36b2:	681b      	ldr	r3, [r3, #0]
    36b4:	4298      	cmp	r0, r3
    36b6:	d317      	bcc.n	36e8 <prvSampleTimeNow+0x4c>
		*pxTimerListsWereSwitched = pdFALSE;
    36b8:	2300      	movs	r3, #0
    36ba:	4642      	mov	r2, r8
    36bc:	6013      	str	r3, [r2, #0]
	xLastTime = xTimeNow;
    36be:	4b1f      	ldr	r3, [pc, #124]	; (373c <prvSampleTimeNow+0xa0>)
    36c0:	4652      	mov	r2, sl
    36c2:	601a      	str	r2, [r3, #0]
}
    36c4:	4650      	mov	r0, sl
    36c6:	b002      	add	sp, #8
    36c8:	bc1c      	pop	{r2, r3, r4}
    36ca:	4690      	mov	r8, r2
    36cc:	4699      	mov	r9, r3
    36ce:	46a2      	mov	sl, r4
    36d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    36d2:	2300      	movs	r3, #0
    36d4:	9300      	str	r3, [sp, #0]
    36d6:	003a      	movs	r2, r7
    36d8:	2100      	movs	r1, #0
    36da:	0020      	movs	r0, r4
    36dc:	4c18      	ldr	r4, [pc, #96]	; (3740 <prvSampleTimeNow+0xa4>)
    36de:	47a0      	blx	r4
				configASSERT( xResult );
    36e0:	2800      	cmp	r0, #0
    36e2:	d104      	bne.n	36ee <prvSampleTimeNow+0x52>
    36e4:	b672      	cpsid	i
    36e6:	e7fe      	b.n	36e6 <prvSampleTimeNow+0x4a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    36e8:	4d16      	ldr	r5, [pc, #88]	; (3744 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    36ea:	4b17      	ldr	r3, [pc, #92]	; (3748 <prvSampleTimeNow+0xac>)
    36ec:	4699      	mov	r9, r3
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    36ee:	682b      	ldr	r3, [r5, #0]
    36f0:	681a      	ldr	r2, [r3, #0]
    36f2:	2a00      	cmp	r2, #0
    36f4:	d017      	beq.n	3726 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    36f6:	68db      	ldr	r3, [r3, #12]
    36f8:	681f      	ldr	r7, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    36fa:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    36fc:	1d26      	adds	r6, r4, #4
    36fe:	0030      	movs	r0, r6
    3700:	47c8      	blx	r9
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    3702:	0020      	movs	r0, r4
    3704:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3706:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    3708:	69e3      	ldr	r3, [r4, #28]
    370a:	2b01      	cmp	r3, #1
    370c:	d1ef      	bne.n	36ee <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    370e:	69a3      	ldr	r3, [r4, #24]
    3710:	18fb      	adds	r3, r7, r3
			if( xReloadTime > xNextExpireTime )
    3712:	429f      	cmp	r7, r3
    3714:	d2dd      	bcs.n	36d2 <prvSampleTimeNow+0x36>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    3716:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    3718:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    371a:	4b0a      	ldr	r3, [pc, #40]	; (3744 <prvSampleTimeNow+0xa8>)
    371c:	6818      	ldr	r0, [r3, #0]
    371e:	0031      	movs	r1, r6
    3720:	4b0a      	ldr	r3, [pc, #40]	; (374c <prvSampleTimeNow+0xb0>)
    3722:	4798      	blx	r3
    3724:	e7e3      	b.n	36ee <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
    3726:	4a0a      	ldr	r2, [pc, #40]	; (3750 <prvSampleTimeNow+0xb4>)
    3728:	4906      	ldr	r1, [pc, #24]	; (3744 <prvSampleTimeNow+0xa8>)
    372a:	6810      	ldr	r0, [r2, #0]
    372c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
    372e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    3730:	2301      	movs	r3, #1
    3732:	4642      	mov	r2, r8
    3734:	6013      	str	r3, [r2, #0]
    3736:	e7c2      	b.n	36be <prvSampleTimeNow+0x22>
    3738:	00002ef1 	.word	0x00002ef1
    373c:	2000527c 	.word	0x2000527c
    3740:	00003631 	.word	0x00003631
    3744:	2000524c 	.word	0x2000524c
    3748:	0000243b 	.word	0x0000243b
    374c:	0000240d 	.word	0x0000240d
    3750:	20005250 	.word	0x20005250

00003754 <prvTimerTask>:
{
    3754:	b5f0      	push	{r4, r5, r6, r7, lr}
    3756:	b08d      	sub	sp, #52	; 0x34
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    3758:	4f59      	ldr	r7, [pc, #356]	; (38c0 <prvTimerTask+0x16c>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    375a:	4b5a      	ldr	r3, [pc, #360]	; (38c4 <prvTimerTask+0x170>)
    375c:	681b      	ldr	r3, [r3, #0]
    375e:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    3760:	2a00      	cmp	r2, #0
    3762:	d00e      	beq.n	3782 <prvTimerTask+0x2e>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    3764:	68db      	ldr	r3, [r3, #12]
    3766:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
    3768:	4b57      	ldr	r3, [pc, #348]	; (38c8 <prvTimerTask+0x174>)
    376a:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    376c:	a808      	add	r0, sp, #32
    376e:	4b57      	ldr	r3, [pc, #348]	; (38cc <prvTimerTask+0x178>)
    3770:	4798      	blx	r3
    3772:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    3774:	9b08      	ldr	r3, [sp, #32]
    3776:	2b00      	cmp	r3, #0
    3778:	d146      	bne.n	3808 <prvTimerTask+0xb4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    377a:	42a0      	cmp	r0, r4
    377c:	d21d      	bcs.n	37ba <prvTimerTask+0x66>
    377e:	2200      	movs	r2, #0
    3780:	e00f      	b.n	37a2 <prvTimerTask+0x4e>
	vTaskSuspendAll();
    3782:	4b51      	ldr	r3, [pc, #324]	; (38c8 <prvTimerTask+0x174>)
    3784:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    3786:	a808      	add	r0, sp, #32
    3788:	4b50      	ldr	r3, [pc, #320]	; (38cc <prvTimerTask+0x178>)
    378a:	4798      	blx	r3
    378c:	0005      	movs	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
    378e:	9b08      	ldr	r3, [sp, #32]
    3790:	2b00      	cmp	r3, #0
    3792:	d139      	bne.n	3808 <prvTimerTask+0xb4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    3794:	4b4e      	ldr	r3, [pc, #312]	; (38d0 <prvTimerTask+0x17c>)
    3796:	681b      	ldr	r3, [r3, #0]
    3798:	681b      	ldr	r3, [r3, #0]
    379a:	425a      	negs	r2, r3
    379c:	415a      	adcs	r2, r3
    379e:	b2d2      	uxtb	r2, r2
    37a0:	2400      	movs	r4, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    37a2:	1b61      	subs	r1, r4, r5
    37a4:	4b4b      	ldr	r3, [pc, #300]	; (38d4 <prvTimerTask+0x180>)
    37a6:	6818      	ldr	r0, [r3, #0]
    37a8:	4b4b      	ldr	r3, [pc, #300]	; (38d8 <prvTimerTask+0x184>)
    37aa:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    37ac:	4b4b      	ldr	r3, [pc, #300]	; (38dc <prvTimerTask+0x188>)
    37ae:	4798      	blx	r3
    37b0:	2800      	cmp	r0, #0
    37b2:	d026      	beq.n	3802 <prvTimerTask+0xae>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    37b4:	4d47      	ldr	r5, [pc, #284]	; (38d4 <prvTimerTask+0x180>)
    37b6:	4c4a      	ldr	r4, [pc, #296]	; (38e0 <prvTimerTask+0x18c>)
    37b8:	e036      	b.n	3828 <prvTimerTask+0xd4>
				( void ) xTaskResumeAll();
    37ba:	4b48      	ldr	r3, [pc, #288]	; (38dc <prvTimerTask+0x188>)
    37bc:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    37be:	4b41      	ldr	r3, [pc, #260]	; (38c4 <prvTimerTask+0x170>)
    37c0:	681b      	ldr	r3, [r3, #0]
    37c2:	68db      	ldr	r3, [r3, #12]
    37c4:	68de      	ldr	r6, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    37c6:	1d30      	adds	r0, r6, #4
    37c8:	4b3d      	ldr	r3, [pc, #244]	; (38c0 <prvTimerTask+0x16c>)
    37ca:	4798      	blx	r3
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    37cc:	69f3      	ldr	r3, [r6, #28]
    37ce:	2b01      	cmp	r3, #1
    37d0:	d003      	beq.n	37da <prvTimerTask+0x86>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    37d2:	6a73      	ldr	r3, [r6, #36]	; 0x24
    37d4:	0030      	movs	r0, r6
    37d6:	4798      	blx	r3
    37d8:	e7ec      	b.n	37b4 <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    37da:	69b3      	ldr	r3, [r6, #24]
    37dc:	18e1      	adds	r1, r4, r3
    37de:	0023      	movs	r3, r4
    37e0:	002a      	movs	r2, r5
    37e2:	0030      	movs	r0, r6
    37e4:	4d3f      	ldr	r5, [pc, #252]	; (38e4 <prvTimerTask+0x190>)
    37e6:	47a8      	blx	r5
    37e8:	2800      	cmp	r0, #0
    37ea:	d0f2      	beq.n	37d2 <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    37ec:	2300      	movs	r3, #0
    37ee:	9300      	str	r3, [sp, #0]
    37f0:	0022      	movs	r2, r4
    37f2:	2100      	movs	r1, #0
    37f4:	0030      	movs	r0, r6
    37f6:	4c3c      	ldr	r4, [pc, #240]	; (38e8 <prvTimerTask+0x194>)
    37f8:	47a0      	blx	r4
			configASSERT( xResult );
    37fa:	2800      	cmp	r0, #0
    37fc:	d1e9      	bne.n	37d2 <prvTimerTask+0x7e>
    37fe:	b672      	cpsid	i
    3800:	e7fe      	b.n	3800 <prvTimerTask+0xac>
					portYIELD_WITHIN_API();
    3802:	4b3a      	ldr	r3, [pc, #232]	; (38ec <prvTimerTask+0x198>)
    3804:	4798      	blx	r3
    3806:	e7d5      	b.n	37b4 <prvTimerTask+0x60>
			( void ) xTaskResumeAll();
    3808:	4b34      	ldr	r3, [pc, #208]	; (38dc <prvTimerTask+0x188>)
    380a:	4798      	blx	r3
    380c:	e7d2      	b.n	37b4 <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
    380e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3810:	9303      	str	r3, [sp, #12]
    3812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3814:	9304      	str	r3, [sp, #16]
    3816:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3818:	9305      	str	r3, [sp, #20]
    381a:	9903      	ldr	r1, [sp, #12]
    381c:	9804      	ldr	r0, [sp, #16]
    381e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    3820:	9b08      	ldr	r3, [sp, #32]
    3822:	9303      	str	r3, [sp, #12]
    3824:	2b00      	cmp	r3, #0
    3826:	da09      	bge.n	383c <prvTimerTask+0xe8>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    3828:	2200      	movs	r2, #0
    382a:	a908      	add	r1, sp, #32
    382c:	6828      	ldr	r0, [r5, #0]
    382e:	47a0      	blx	r4
    3830:	2800      	cmp	r0, #0
    3832:	d092      	beq.n	375a <prvTimerTask+0x6>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
    3834:	9b08      	ldr	r3, [sp, #32]
    3836:	9303      	str	r3, [sp, #12]
    3838:	2b00      	cmp	r3, #0
    383a:	dbe8      	blt.n	380e <prvTimerTask+0xba>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    383c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
    383e:	6973      	ldr	r3, [r6, #20]
    3840:	2b00      	cmp	r3, #0
    3842:	d001      	beq.n	3848 <prvTimerTask+0xf4>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    3844:	1d30      	adds	r0, r6, #4
    3846:	47b8      	blx	r7
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    3848:	a807      	add	r0, sp, #28
    384a:	4b20      	ldr	r3, [pc, #128]	; (38cc <prvTimerTask+0x178>)
    384c:	4798      	blx	r3
			switch( xMessage.xMessageID )
    384e:	9b08      	ldr	r3, [sp, #32]
    3850:	2b09      	cmp	r3, #9
    3852:	d8e9      	bhi.n	3828 <prvTimerTask+0xd4>
    3854:	009b      	lsls	r3, r3, #2
    3856:	4a26      	ldr	r2, [pc, #152]	; (38f0 <prvTimerTask+0x19c>)
    3858:	58d3      	ldr	r3, [r2, r3]
    385a:	469f      	mov	pc, r3
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    385c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    385e:	69b2      	ldr	r2, [r6, #24]
    3860:	4694      	mov	ip, r2
    3862:	4463      	add	r3, ip
    3864:	0019      	movs	r1, r3
    3866:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3868:	0002      	movs	r2, r0
    386a:	0030      	movs	r0, r6
    386c:	4c1d      	ldr	r4, [pc, #116]	; (38e4 <prvTimerTask+0x190>)
    386e:	47a0      	blx	r4
    3870:	2800      	cmp	r0, #0
    3872:	d0a0      	beq.n	37b6 <prvTimerTask+0x62>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    3874:	0030      	movs	r0, r6
    3876:	6a73      	ldr	r3, [r6, #36]	; 0x24
    3878:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    387a:	69f3      	ldr	r3, [r6, #28]
    387c:	2b01      	cmp	r3, #1
    387e:	d19a      	bne.n	37b6 <prvTimerTask+0x62>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    3880:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3882:	69b1      	ldr	r1, [r6, #24]
    3884:	468c      	mov	ip, r1
    3886:	4463      	add	r3, ip
    3888:	001a      	movs	r2, r3
    388a:	2300      	movs	r3, #0
    388c:	9300      	str	r3, [sp, #0]
    388e:	2100      	movs	r1, #0
    3890:	0030      	movs	r0, r6
    3892:	4c15      	ldr	r4, [pc, #84]	; (38e8 <prvTimerTask+0x194>)
    3894:	47a0      	blx	r4
							configASSERT( xResult );
    3896:	2800      	cmp	r0, #0
    3898:	d18d      	bne.n	37b6 <prvTimerTask+0x62>
    389a:	b672      	cpsid	i
    389c:	e7fe      	b.n	389c <prvTimerTask+0x148>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    389e:	9909      	ldr	r1, [sp, #36]	; 0x24
    38a0:	61b1      	str	r1, [r6, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    38a2:	2900      	cmp	r1, #0
    38a4:	d006      	beq.n	38b4 <prvTimerTask+0x160>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    38a6:	1841      	adds	r1, r0, r1
    38a8:	0003      	movs	r3, r0
    38aa:	0002      	movs	r2, r0
    38ac:	0030      	movs	r0, r6
    38ae:	4c0d      	ldr	r4, [pc, #52]	; (38e4 <prvTimerTask+0x190>)
    38b0:	47a0      	blx	r4
    38b2:	e780      	b.n	37b6 <prvTimerTask+0x62>
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    38b4:	b672      	cpsid	i
    38b6:	e7fe      	b.n	38b6 <prvTimerTask+0x162>
						vPortFree( pxTimer );
    38b8:	0030      	movs	r0, r6
    38ba:	4b0e      	ldr	r3, [pc, #56]	; (38f4 <prvTimerTask+0x1a0>)
    38bc:	4798      	blx	r3
    38be:	e77a      	b.n	37b6 <prvTimerTask+0x62>
    38c0:	0000243b 	.word	0x0000243b
    38c4:	2000524c 	.word	0x2000524c
    38c8:	00002ee1 	.word	0x00002ee1
    38cc:	0000369d 	.word	0x0000369d
    38d0:	20005250 	.word	0x20005250
    38d4:	20005280 	.word	0x20005280
    38d8:	00002ae5 	.word	0x00002ae5
    38dc:	00003035 	.word	0x00003035
    38e0:	00002961 	.word	0x00002961
    38e4:	000034e1 	.word	0x000034e1
    38e8:	00003631 	.word	0x00003631
    38ec:	00001009 	.word	0x00001009
    38f0:	000081d4 	.word	0x000081d4
    38f4:	000011e9 	.word	0x000011e9

000038f8 <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
    38f8:	b510      	push	{r4, lr}
    38fa:	b082      	sub	sp, #8
    38fc:	0004      	movs	r4, r0
			PM->APBAMASK.reg |= mask;
    38fe:	4a39      	ldr	r2, [pc, #228]	; (39e4 <wdt_set_config+0xec>)
    3900:	6993      	ldr	r3, [r2, #24]
    3902:	2110      	movs	r1, #16
    3904:	430b      	orrs	r3, r1
    3906:	6193      	str	r3, [r2, #24]
	Wdt *const WDT_module = WDT;

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
    3908:	4b37      	ldr	r3, [pc, #220]	; (39e8 <wdt_set_config+0xf0>)
    390a:	781b      	ldrb	r3, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
    390c:	b25b      	sxtb	r3, r3
		return STATUS_ERR_IO;
    390e:	2010      	movs	r0, #16
	if (wdt_is_locked()) {
    3910:	2b00      	cmp	r3, #0
    3912:	db03      	blt.n	391c <wdt_set_config+0x24>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
    3914:	78e3      	ldrb	r3, [r4, #3]
		return STATUS_ERR_INVALID_ARG;
    3916:	3007      	adds	r0, #7
	if (config->timeout_period == WDT_PERIOD_NONE) {
    3918:	2b00      	cmp	r3, #0
    391a:	d101      	bne.n	3920 <wdt_set_config+0x28>
	while (wdt_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
}
    391c:	b002      	add	sp, #8
    391e:	bd10      	pop	{r4, pc}
	if ((config->timeout_period < config->window_period) ||
    3920:	7922      	ldrb	r2, [r4, #4]
    3922:	429a      	cmp	r2, r3
    3924:	d8fa      	bhi.n	391c <wdt_set_config+0x24>
    3926:	7962      	ldrb	r2, [r4, #5]
    3928:	429a      	cmp	r2, r3
    392a:	d8f7      	bhi.n	391c <wdt_set_config+0x24>
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
    392c:	4a2e      	ldr	r2, [pc, #184]	; (39e8 <wdt_set_config+0xf0>)
    392e:	7813      	ldrb	r3, [r2, #0]
    3930:	390e      	subs	r1, #14
    3932:	438b      	bics	r3, r1
    3934:	7013      	strb	r3, [r2, #0]
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
    3936:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    3938:	b25b      	sxtb	r3, r3
    393a:	2b00      	cmp	r3, #0
    393c:	dbfb      	blt.n	3936 <wdt_set_config+0x3e>
	if(config->enable == false) {
    393e:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
    3940:	2000      	movs	r0, #0
	if(config->enable == false) {
    3942:	2b00      	cmp	r3, #0
    3944:	d0ea      	beq.n	391c <wdt_set_config+0x24>
	gclk_chan_conf.source_generator = config->clock_source;
    3946:	a901      	add	r1, sp, #4
    3948:	78a3      	ldrb	r3, [r4, #2]
    394a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
    394c:	3003      	adds	r0, #3
    394e:	4b27      	ldr	r3, [pc, #156]	; (39ec <wdt_set_config+0xf4>)
    3950:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
    3952:	2003      	movs	r0, #3
    3954:	4b26      	ldr	r3, [pc, #152]	; (39f0 <wdt_set_config+0xf8>)
    3956:	4798      	blx	r3
	if (config->always_on) {
    3958:	7823      	ldrb	r3, [r4, #0]
    395a:	2b00      	cmp	r3, #0
    395c:	d127      	bne.n	39ae <wdt_set_config+0xb6>
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
    395e:	78e3      	ldrb	r3, [r4, #3]
    3960:	3b01      	subs	r3, #1
	if (config->window_period != WDT_PERIOD_NONE) {
    3962:	7922      	ldrb	r2, [r4, #4]
    3964:	2a00      	cmp	r2, #0
    3966:	d026      	beq.n	39b6 <wdt_set_config+0xbe>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
    3968:	491f      	ldr	r1, [pc, #124]	; (39e8 <wdt_set_config+0xf0>)
    396a:	780a      	ldrb	r2, [r1, #0]
    396c:	2004      	movs	r0, #4
    396e:	4302      	orrs	r2, r0
    3970:	700a      	strb	r2, [r1, #0]
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
    3972:	7922      	ldrb	r2, [r4, #4]
    3974:	3a01      	subs	r2, #1
    3976:	4082      	lsls	r2, r0
    3978:	4313      	orrs	r3, r2
    397a:	491b      	ldr	r1, [pc, #108]	; (39e8 <wdt_set_config+0xf0>)
    397c:	79ca      	ldrb	r2, [r1, #7]
	while (wdt_is_syncing()) {
    397e:	b252      	sxtb	r2, r2
    3980:	2a00      	cmp	r2, #0
    3982:	dbfb      	blt.n	397c <wdt_set_config+0x84>
	WDT_module->CONFIG.reg = new_config;
    3984:	b2db      	uxtb	r3, r3
    3986:	4a18      	ldr	r2, [pc, #96]	; (39e8 <wdt_set_config+0xf0>)
    3988:	7053      	strb	r3, [r2, #1]
	if (config->early_warning_period != WDT_PERIOD_NONE) {
    398a:	7963      	ldrb	r3, [r4, #5]
    398c:	2b00      	cmp	r3, #0
    398e:	d118      	bne.n	39c2 <wdt_set_config+0xca>
	if (config->always_on) {
    3990:	7823      	ldrb	r3, [r4, #0]
    3992:	2b00      	cmp	r3, #0
    3994:	d01f      	beq.n	39d6 <wdt_set_config+0xde>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
    3996:	4a14      	ldr	r2, [pc, #80]	; (39e8 <wdt_set_config+0xf0>)
    3998:	7813      	ldrb	r3, [r2, #0]
    399a:	2180      	movs	r1, #128	; 0x80
    399c:	430b      	orrs	r3, r1
    399e:	7013      	strb	r3, [r2, #0]
    39a0:	4a11      	ldr	r2, [pc, #68]	; (39e8 <wdt_set_config+0xf0>)
    39a2:	79d3      	ldrb	r3, [r2, #7]
	while (wdt_is_syncing()) {
    39a4:	b25b      	sxtb	r3, r3
    39a6:	2b00      	cmp	r3, #0
    39a8:	dbfb      	blt.n	39a2 <wdt_set_config+0xaa>
	return STATUS_OK;
    39aa:	2000      	movs	r0, #0
    39ac:	e7b6      	b.n	391c <wdt_set_config+0x24>
		system_gclk_chan_lock(WDT_GCLK_ID);
    39ae:	2003      	movs	r0, #3
    39b0:	4b10      	ldr	r3, [pc, #64]	; (39f4 <wdt_set_config+0xfc>)
    39b2:	4798      	blx	r3
    39b4:	e7d3      	b.n	395e <wdt_set_config+0x66>
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
    39b6:	490c      	ldr	r1, [pc, #48]	; (39e8 <wdt_set_config+0xf0>)
    39b8:	780a      	ldrb	r2, [r1, #0]
    39ba:	2004      	movs	r0, #4
    39bc:	4382      	bics	r2, r0
    39be:	700a      	strb	r2, [r1, #0]
    39c0:	e7db      	b.n	397a <wdt_set_config+0x82>
    39c2:	0011      	movs	r1, r2
    39c4:	79ca      	ldrb	r2, [r1, #7]
		while (wdt_is_syncing()) {
    39c6:	b252      	sxtb	r2, r2
    39c8:	2a00      	cmp	r2, #0
    39ca:	dbfb      	blt.n	39c4 <wdt_set_config+0xcc>
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
    39cc:	3b01      	subs	r3, #1
    39ce:	b2db      	uxtb	r3, r3
    39d0:	4a05      	ldr	r2, [pc, #20]	; (39e8 <wdt_set_config+0xf0>)
    39d2:	7093      	strb	r3, [r2, #2]
    39d4:	e7dc      	b.n	3990 <wdt_set_config+0x98>
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
    39d6:	4a04      	ldr	r2, [pc, #16]	; (39e8 <wdt_set_config+0xf0>)
    39d8:	7813      	ldrb	r3, [r2, #0]
    39da:	2102      	movs	r1, #2
    39dc:	430b      	orrs	r3, r1
    39de:	7013      	strb	r3, [r2, #0]
    39e0:	e7de      	b.n	39a0 <wdt_set_config+0xa8>
    39e2:	46c0      	nop			; (mov r8, r8)
    39e4:	40000400 	.word	0x40000400
    39e8:	40001000 	.word	0x40001000
    39ec:	000046b5 	.word	0x000046b5
    39f0:	00004629 	.word	0x00004629
    39f4:	000046d1 	.word	0x000046d1

000039f8 <wdt_reset_count>:
void wdt_reset_count(void)
{
	Wdt *const WDT_module = WDT;

	/* Disable the Watchdog module */
	WDT_module->CLEAR.reg = WDT_CLEAR_CLEAR_KEY;
    39f8:	22a5      	movs	r2, #165	; 0xa5
    39fa:	4b04      	ldr	r3, [pc, #16]	; (3a0c <wdt_reset_count+0x14>)
    39fc:	721a      	strb	r2, [r3, #8]
    39fe:	001a      	movs	r2, r3
    3a00:	79d3      	ldrb	r3, [r2, #7]

	while (wdt_is_syncing()) {
    3a02:	b25b      	sxtb	r3, r3
    3a04:	2b00      	cmp	r3, #0
    3a06:	dbfb      	blt.n	3a00 <wdt_reset_count+0x8>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3a08:	4770      	bx	lr
    3a0a:	46c0      	nop			; (mov r8, r8)
    3a0c:	40001000 	.word	0x40001000

00003a10 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    3a10:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    3a12:	2201      	movs	r2, #1
    3a14:	4b03      	ldr	r3, [pc, #12]	; (3a24 <WDT_Handler+0x14>)
    3a16:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    3a18:	4b03      	ldr	r3, [pc, #12]	; (3a28 <WDT_Handler+0x18>)
    3a1a:	681b      	ldr	r3, [r3, #0]
    3a1c:	2b00      	cmp	r3, #0
    3a1e:	d000      	beq.n	3a22 <WDT_Handler+0x12>
		wdt_early_warning_callback();
    3a20:	4798      	blx	r3
	}
}
    3a22:	bd10      	pop	{r4, pc}
    3a24:	40001000 	.word	0x40001000
    3a28:	20005318 	.word	0x20005318

00003a2c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3a2c:	b510      	push	{r4, lr}
    3a2e:	b082      	sub	sp, #8
    3a30:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3a32:	4b0e      	ldr	r3, [pc, #56]	; (3a6c <sercom_set_gclk_generator+0x40>)
    3a34:	781b      	ldrb	r3, [r3, #0]
    3a36:	2b00      	cmp	r3, #0
    3a38:	d007      	beq.n	3a4a <sercom_set_gclk_generator+0x1e>
    3a3a:	2900      	cmp	r1, #0
    3a3c:	d105      	bne.n	3a4a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3a3e:	4b0b      	ldr	r3, [pc, #44]	; (3a6c <sercom_set_gclk_generator+0x40>)
    3a40:	785b      	ldrb	r3, [r3, #1]
    3a42:	4283      	cmp	r3, r0
    3a44:	d010      	beq.n	3a68 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    3a46:	201d      	movs	r0, #29
    3a48:	e00c      	b.n	3a64 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    3a4a:	a901      	add	r1, sp, #4
    3a4c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3a4e:	2013      	movs	r0, #19
    3a50:	4b07      	ldr	r3, [pc, #28]	; (3a70 <sercom_set_gclk_generator+0x44>)
    3a52:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3a54:	2013      	movs	r0, #19
    3a56:	4b07      	ldr	r3, [pc, #28]	; (3a74 <sercom_set_gclk_generator+0x48>)
    3a58:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    3a5a:	4b04      	ldr	r3, [pc, #16]	; (3a6c <sercom_set_gclk_generator+0x40>)
    3a5c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3a5e:	2201      	movs	r2, #1
    3a60:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3a62:	2000      	movs	r0, #0
}
    3a64:	b002      	add	sp, #8
    3a66:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    3a68:	2000      	movs	r0, #0
    3a6a:	e7fb      	b.n	3a64 <sercom_set_gclk_generator+0x38>
    3a6c:	20005288 	.word	0x20005288
    3a70:	000046b5 	.word	0x000046b5
    3a74:	00004629 	.word	0x00004629

00003a78 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    3a78:	4b40      	ldr	r3, [pc, #256]	; (3b7c <_sercom_get_default_pad+0x104>)
    3a7a:	4298      	cmp	r0, r3
    3a7c:	d031      	beq.n	3ae2 <_sercom_get_default_pad+0x6a>
    3a7e:	d90a      	bls.n	3a96 <_sercom_get_default_pad+0x1e>
    3a80:	4b3f      	ldr	r3, [pc, #252]	; (3b80 <_sercom_get_default_pad+0x108>)
    3a82:	4298      	cmp	r0, r3
    3a84:	d04d      	beq.n	3b22 <_sercom_get_default_pad+0xaa>
    3a86:	4b3f      	ldr	r3, [pc, #252]	; (3b84 <_sercom_get_default_pad+0x10c>)
    3a88:	4298      	cmp	r0, r3
    3a8a:	d05a      	beq.n	3b42 <_sercom_get_default_pad+0xca>
    3a8c:	4b3e      	ldr	r3, [pc, #248]	; (3b88 <_sercom_get_default_pad+0x110>)
    3a8e:	4298      	cmp	r0, r3
    3a90:	d037      	beq.n	3b02 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    3a92:	2000      	movs	r0, #0
}
    3a94:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    3a96:	4b3d      	ldr	r3, [pc, #244]	; (3b8c <_sercom_get_default_pad+0x114>)
    3a98:	4298      	cmp	r0, r3
    3a9a:	d00c      	beq.n	3ab6 <_sercom_get_default_pad+0x3e>
    3a9c:	4b3c      	ldr	r3, [pc, #240]	; (3b90 <_sercom_get_default_pad+0x118>)
    3a9e:	4298      	cmp	r0, r3
    3aa0:	d1f7      	bne.n	3a92 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3aa2:	2901      	cmp	r1, #1
    3aa4:	d017      	beq.n	3ad6 <_sercom_get_default_pad+0x5e>
    3aa6:	2900      	cmp	r1, #0
    3aa8:	d05d      	beq.n	3b66 <_sercom_get_default_pad+0xee>
    3aaa:	2902      	cmp	r1, #2
    3aac:	d015      	beq.n	3ada <_sercom_get_default_pad+0x62>
    3aae:	2903      	cmp	r1, #3
    3ab0:	d015      	beq.n	3ade <_sercom_get_default_pad+0x66>
	return 0;
    3ab2:	2000      	movs	r0, #0
    3ab4:	e7ee      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3ab6:	2901      	cmp	r1, #1
    3ab8:	d007      	beq.n	3aca <_sercom_get_default_pad+0x52>
    3aba:	2900      	cmp	r1, #0
    3abc:	d051      	beq.n	3b62 <_sercom_get_default_pad+0xea>
    3abe:	2902      	cmp	r1, #2
    3ac0:	d005      	beq.n	3ace <_sercom_get_default_pad+0x56>
    3ac2:	2903      	cmp	r1, #3
    3ac4:	d005      	beq.n	3ad2 <_sercom_get_default_pad+0x5a>
	return 0;
    3ac6:	2000      	movs	r0, #0
    3ac8:	e7e4      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3aca:	4832      	ldr	r0, [pc, #200]	; (3b94 <_sercom_get_default_pad+0x11c>)
    3acc:	e7e2      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ace:	4832      	ldr	r0, [pc, #200]	; (3b98 <_sercom_get_default_pad+0x120>)
    3ad0:	e7e0      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ad2:	4832      	ldr	r0, [pc, #200]	; (3b9c <_sercom_get_default_pad+0x124>)
    3ad4:	e7de      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ad6:	4832      	ldr	r0, [pc, #200]	; (3ba0 <_sercom_get_default_pad+0x128>)
    3ad8:	e7dc      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ada:	4832      	ldr	r0, [pc, #200]	; (3ba4 <_sercom_get_default_pad+0x12c>)
    3adc:	e7da      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ade:	4832      	ldr	r0, [pc, #200]	; (3ba8 <_sercom_get_default_pad+0x130>)
    3ae0:	e7d8      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3ae2:	2901      	cmp	r1, #1
    3ae4:	d007      	beq.n	3af6 <_sercom_get_default_pad+0x7e>
    3ae6:	2900      	cmp	r1, #0
    3ae8:	d03f      	beq.n	3b6a <_sercom_get_default_pad+0xf2>
    3aea:	2902      	cmp	r1, #2
    3aec:	d005      	beq.n	3afa <_sercom_get_default_pad+0x82>
    3aee:	2903      	cmp	r1, #3
    3af0:	d005      	beq.n	3afe <_sercom_get_default_pad+0x86>
	return 0;
    3af2:	2000      	movs	r0, #0
    3af4:	e7ce      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3af6:	482d      	ldr	r0, [pc, #180]	; (3bac <_sercom_get_default_pad+0x134>)
    3af8:	e7cc      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3afa:	482d      	ldr	r0, [pc, #180]	; (3bb0 <_sercom_get_default_pad+0x138>)
    3afc:	e7ca      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3afe:	482d      	ldr	r0, [pc, #180]	; (3bb4 <_sercom_get_default_pad+0x13c>)
    3b00:	e7c8      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b02:	2901      	cmp	r1, #1
    3b04:	d007      	beq.n	3b16 <_sercom_get_default_pad+0x9e>
    3b06:	2900      	cmp	r1, #0
    3b08:	d031      	beq.n	3b6e <_sercom_get_default_pad+0xf6>
    3b0a:	2902      	cmp	r1, #2
    3b0c:	d005      	beq.n	3b1a <_sercom_get_default_pad+0xa2>
    3b0e:	2903      	cmp	r1, #3
    3b10:	d005      	beq.n	3b1e <_sercom_get_default_pad+0xa6>
	return 0;
    3b12:	2000      	movs	r0, #0
    3b14:	e7be      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3b16:	4828      	ldr	r0, [pc, #160]	; (3bb8 <_sercom_get_default_pad+0x140>)
    3b18:	e7bc      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b1a:	4828      	ldr	r0, [pc, #160]	; (3bbc <_sercom_get_default_pad+0x144>)
    3b1c:	e7ba      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b1e:	4828      	ldr	r0, [pc, #160]	; (3bc0 <_sercom_get_default_pad+0x148>)
    3b20:	e7b8      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b22:	2901      	cmp	r1, #1
    3b24:	d007      	beq.n	3b36 <_sercom_get_default_pad+0xbe>
    3b26:	2900      	cmp	r1, #0
    3b28:	d023      	beq.n	3b72 <_sercom_get_default_pad+0xfa>
    3b2a:	2902      	cmp	r1, #2
    3b2c:	d005      	beq.n	3b3a <_sercom_get_default_pad+0xc2>
    3b2e:	2903      	cmp	r1, #3
    3b30:	d005      	beq.n	3b3e <_sercom_get_default_pad+0xc6>
	return 0;
    3b32:	2000      	movs	r0, #0
    3b34:	e7ae      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3b36:	4823      	ldr	r0, [pc, #140]	; (3bc4 <_sercom_get_default_pad+0x14c>)
    3b38:	e7ac      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b3a:	4823      	ldr	r0, [pc, #140]	; (3bc8 <_sercom_get_default_pad+0x150>)
    3b3c:	e7aa      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b3e:	4823      	ldr	r0, [pc, #140]	; (3bcc <_sercom_get_default_pad+0x154>)
    3b40:	e7a8      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b42:	2901      	cmp	r1, #1
    3b44:	d007      	beq.n	3b56 <_sercom_get_default_pad+0xde>
    3b46:	2900      	cmp	r1, #0
    3b48:	d015      	beq.n	3b76 <_sercom_get_default_pad+0xfe>
    3b4a:	2902      	cmp	r1, #2
    3b4c:	d005      	beq.n	3b5a <_sercom_get_default_pad+0xe2>
    3b4e:	2903      	cmp	r1, #3
    3b50:	d005      	beq.n	3b5e <_sercom_get_default_pad+0xe6>
	return 0;
    3b52:	2000      	movs	r0, #0
    3b54:	e79e      	b.n	3a94 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3b56:	481e      	ldr	r0, [pc, #120]	; (3bd0 <_sercom_get_default_pad+0x158>)
    3b58:	e79c      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b5a:	481e      	ldr	r0, [pc, #120]	; (3bd4 <_sercom_get_default_pad+0x15c>)
    3b5c:	e79a      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b5e:	481e      	ldr	r0, [pc, #120]	; (3bd8 <_sercom_get_default_pad+0x160>)
    3b60:	e798      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b62:	481e      	ldr	r0, [pc, #120]	; (3bdc <_sercom_get_default_pad+0x164>)
    3b64:	e796      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b66:	2003      	movs	r0, #3
    3b68:	e794      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b6a:	481d      	ldr	r0, [pc, #116]	; (3be0 <_sercom_get_default_pad+0x168>)
    3b6c:	e792      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b6e:	481d      	ldr	r0, [pc, #116]	; (3be4 <_sercom_get_default_pad+0x16c>)
    3b70:	e790      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b72:	481d      	ldr	r0, [pc, #116]	; (3be8 <_sercom_get_default_pad+0x170>)
    3b74:	e78e      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b76:	481d      	ldr	r0, [pc, #116]	; (3bec <_sercom_get_default_pad+0x174>)
    3b78:	e78c      	b.n	3a94 <_sercom_get_default_pad+0x1c>
    3b7a:	46c0      	nop			; (mov r8, r8)
    3b7c:	42001000 	.word	0x42001000
    3b80:	42001800 	.word	0x42001800
    3b84:	42001c00 	.word	0x42001c00
    3b88:	42001400 	.word	0x42001400
    3b8c:	42000800 	.word	0x42000800
    3b90:	42000c00 	.word	0x42000c00
    3b94:	00050003 	.word	0x00050003
    3b98:	00060003 	.word	0x00060003
    3b9c:	00070003 	.word	0x00070003
    3ba0:	00010003 	.word	0x00010003
    3ba4:	001e0003 	.word	0x001e0003
    3ba8:	001f0003 	.word	0x001f0003
    3bac:	00090003 	.word	0x00090003
    3bb0:	000a0003 	.word	0x000a0003
    3bb4:	000b0003 	.word	0x000b0003
    3bb8:	00110003 	.word	0x00110003
    3bbc:	00120003 	.word	0x00120003
    3bc0:	00130003 	.word	0x00130003
    3bc4:	000d0003 	.word	0x000d0003
    3bc8:	000e0003 	.word	0x000e0003
    3bcc:	000f0003 	.word	0x000f0003
    3bd0:	00170003 	.word	0x00170003
    3bd4:	00180003 	.word	0x00180003
    3bd8:	00190003 	.word	0x00190003
    3bdc:	00040003 	.word	0x00040003
    3be0:	00080003 	.word	0x00080003
    3be4:	00100003 	.word	0x00100003
    3be8:	000c0003 	.word	0x000c0003
    3bec:	00160003 	.word	0x00160003

00003bf0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3bf0:	b530      	push	{r4, r5, lr}
    3bf2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3bf4:	4b0b      	ldr	r3, [pc, #44]	; (3c24 <_sercom_get_sercom_inst_index+0x34>)
    3bf6:	466a      	mov	r2, sp
    3bf8:	cb32      	ldmia	r3!, {r1, r4, r5}
    3bfa:	c232      	stmia	r2!, {r1, r4, r5}
    3bfc:	cb32      	ldmia	r3!, {r1, r4, r5}
    3bfe:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3c00:	9b00      	ldr	r3, [sp, #0]
    3c02:	4283      	cmp	r3, r0
    3c04:	d00b      	beq.n	3c1e <_sercom_get_sercom_inst_index+0x2e>
    3c06:	2301      	movs	r3, #1
    3c08:	009a      	lsls	r2, r3, #2
    3c0a:	4669      	mov	r1, sp
    3c0c:	5852      	ldr	r2, [r2, r1]
    3c0e:	4282      	cmp	r2, r0
    3c10:	d006      	beq.n	3c20 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3c12:	3301      	adds	r3, #1
    3c14:	2b06      	cmp	r3, #6
    3c16:	d1f7      	bne.n	3c08 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3c18:	2000      	movs	r0, #0
}
    3c1a:	b007      	add	sp, #28
    3c1c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3c1e:	2300      	movs	r3, #0
			return i;
    3c20:	b2d8      	uxtb	r0, r3
    3c22:	e7fa      	b.n	3c1a <_sercom_get_sercom_inst_index+0x2a>
    3c24:	0000820c 	.word	0x0000820c

00003c28 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3c28:	4770      	bx	lr
	...

00003c2c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3c2e:	4b0a      	ldr	r3, [pc, #40]	; (3c58 <_sercom_set_handler+0x2c>)
    3c30:	781b      	ldrb	r3, [r3, #0]
    3c32:	2b00      	cmp	r3, #0
    3c34:	d10c      	bne.n	3c50 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3c36:	4f09      	ldr	r7, [pc, #36]	; (3c5c <_sercom_set_handler+0x30>)
    3c38:	4e09      	ldr	r6, [pc, #36]	; (3c60 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    3c3a:	4d0a      	ldr	r5, [pc, #40]	; (3c64 <_sercom_set_handler+0x38>)
    3c3c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3c3e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3c40:	195a      	adds	r2, r3, r5
    3c42:	6014      	str	r4, [r2, #0]
    3c44:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3c46:	2b18      	cmp	r3, #24
    3c48:	d1f9      	bne.n	3c3e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    3c4a:	2201      	movs	r2, #1
    3c4c:	4b02      	ldr	r3, [pc, #8]	; (3c58 <_sercom_set_handler+0x2c>)
    3c4e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3c50:	0080      	lsls	r0, r0, #2
    3c52:	4b02      	ldr	r3, [pc, #8]	; (3c5c <_sercom_set_handler+0x30>)
    3c54:	50c1      	str	r1, [r0, r3]
}
    3c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c58:	2000528a 	.word	0x2000528a
    3c5c:	2000528c 	.word	0x2000528c
    3c60:	00003c29 	.word	0x00003c29
    3c64:	2000531c 	.word	0x2000531c

00003c68 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3c68:	b500      	push	{lr}
    3c6a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3c6c:	2309      	movs	r3, #9
    3c6e:	466a      	mov	r2, sp
    3c70:	7013      	strb	r3, [r2, #0]
    3c72:	3301      	adds	r3, #1
    3c74:	7053      	strb	r3, [r2, #1]
    3c76:	3301      	adds	r3, #1
    3c78:	7093      	strb	r3, [r2, #2]
    3c7a:	3301      	adds	r3, #1
    3c7c:	70d3      	strb	r3, [r2, #3]
    3c7e:	3301      	adds	r3, #1
    3c80:	7113      	strb	r3, [r2, #4]
    3c82:	3301      	adds	r3, #1
    3c84:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3c86:	4b03      	ldr	r3, [pc, #12]	; (3c94 <_sercom_get_interrupt_vector+0x2c>)
    3c88:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3c8a:	466b      	mov	r3, sp
    3c8c:	5618      	ldrsb	r0, [r3, r0]
}
    3c8e:	b003      	add	sp, #12
    3c90:	bd00      	pop	{pc}
    3c92:	46c0      	nop			; (mov r8, r8)
    3c94:	00003bf1 	.word	0x00003bf1

00003c98 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3c98:	b510      	push	{r4, lr}
    3c9a:	4b02      	ldr	r3, [pc, #8]	; (3ca4 <SERCOM0_Handler+0xc>)
    3c9c:	681b      	ldr	r3, [r3, #0]
    3c9e:	2000      	movs	r0, #0
    3ca0:	4798      	blx	r3
    3ca2:	bd10      	pop	{r4, pc}
    3ca4:	2000528c 	.word	0x2000528c

00003ca8 <SERCOM1_Handler>:
    3ca8:	b510      	push	{r4, lr}
    3caa:	4b02      	ldr	r3, [pc, #8]	; (3cb4 <SERCOM1_Handler+0xc>)
    3cac:	685b      	ldr	r3, [r3, #4]
    3cae:	2001      	movs	r0, #1
    3cb0:	4798      	blx	r3
    3cb2:	bd10      	pop	{r4, pc}
    3cb4:	2000528c 	.word	0x2000528c

00003cb8 <SERCOM2_Handler>:
    3cb8:	b510      	push	{r4, lr}
    3cba:	4b02      	ldr	r3, [pc, #8]	; (3cc4 <SERCOM2_Handler+0xc>)
    3cbc:	689b      	ldr	r3, [r3, #8]
    3cbe:	2002      	movs	r0, #2
    3cc0:	4798      	blx	r3
    3cc2:	bd10      	pop	{r4, pc}
    3cc4:	2000528c 	.word	0x2000528c

00003cc8 <SERCOM3_Handler>:
    3cc8:	b510      	push	{r4, lr}
    3cca:	4b02      	ldr	r3, [pc, #8]	; (3cd4 <SERCOM3_Handler+0xc>)
    3ccc:	68db      	ldr	r3, [r3, #12]
    3cce:	2003      	movs	r0, #3
    3cd0:	4798      	blx	r3
    3cd2:	bd10      	pop	{r4, pc}
    3cd4:	2000528c 	.word	0x2000528c

00003cd8 <SERCOM4_Handler>:
    3cd8:	b510      	push	{r4, lr}
    3cda:	4b02      	ldr	r3, [pc, #8]	; (3ce4 <SERCOM4_Handler+0xc>)
    3cdc:	691b      	ldr	r3, [r3, #16]
    3cde:	2004      	movs	r0, #4
    3ce0:	4798      	blx	r3
    3ce2:	bd10      	pop	{r4, pc}
    3ce4:	2000528c 	.word	0x2000528c

00003ce8 <SERCOM5_Handler>:
    3ce8:	b510      	push	{r4, lr}
    3cea:	4b02      	ldr	r3, [pc, #8]	; (3cf4 <SERCOM5_Handler+0xc>)
    3cec:	695b      	ldr	r3, [r3, #20]
    3cee:	2005      	movs	r0, #5
    3cf0:	4798      	blx	r3
    3cf2:	bd10      	pop	{r4, pc}
    3cf4:	2000528c 	.word	0x2000528c

00003cf8 <delay_init>:
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
}
    3cf8:	4770      	bx	lr
	...

00003cfc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    3cfc:	b530      	push	{r4, r5, lr}
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    3cfe:	4bcb      	ldr	r3, [pc, #812]	; (402c <system_board_init+0x330>)
    3d00:	2201      	movs	r2, #1
    3d02:	609a      	str	r2, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3d04:	2540      	movs	r5, #64	; 0x40
    3d06:	5d59      	ldrb	r1, [r3, r5]
    3d08:	2002      	movs	r0, #2
    3d0a:	2402      	movs	r4, #2
    3d0c:	4321      	orrs	r1, r4
    3d0e:	b2c9      	uxtb	r1, r1
    3d10:	5559      	strb	r1, [r3, r5]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    3d12:	615a      	str	r2, [r3, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    3d14:	6058      	str	r0, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3d16:	2141      	movs	r1, #65	; 0x41
    3d18:	5c5a      	ldrb	r2, [r3, r1]
    3d1a:	4322      	orrs	r2, r4
    3d1c:	b2d2      	uxtb	r2, r2
    3d1e:	545a      	strb	r2, [r3, r1]
	base->WRCONFIG.reg =
    3d20:	4ac3      	ldr	r2, [pc, #780]	; (4030 <system_board_init+0x334>)
    3d22:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3d24:	4ac3      	ldr	r2, [pc, #780]	; (4034 <system_board_init+0x338>)
    3d26:	629a      	str	r2, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    3d28:	6158      	str	r0, [r3, #20]
	base->WRCONFIG.reg =
    3d2a:	4ac3      	ldr	r2, [pc, #780]	; (4038 <system_board_init+0x33c>)
    3d2c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3d2e:	4ac3      	ldr	r2, [pc, #780]	; (403c <system_board_init+0x340>)
    3d30:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3d32:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3d34:	2401      	movs	r4, #1
    3d36:	3002      	adds	r0, #2
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3d38:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3d3a:	3301      	adds	r3, #1
    3d3c:	2b20      	cmp	r3, #32
    3d3e:	d00a      	beq.n	3d56 <system_board_init+0x5a>
		if (mask & (1 << i)) {
    3d40:	0022      	movs	r2, r4
    3d42:	409a      	lsls	r2, r3
    3d44:	4210      	tst	r0, r2
    3d46:	d0f8      	beq.n	3d3a <system_board_init+0x3e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3d48:	4abd      	ldr	r2, [pc, #756]	; (4040 <system_board_init+0x344>)
    3d4a:	1899      	adds	r1, r3, r2
    3d4c:	780a      	ldrb	r2, [r1, #0]
    3d4e:	432a      	orrs	r2, r5
    3d50:	b2d2      	uxtb	r2, r2
    3d52:	700a      	strb	r2, [r1, #0]
    3d54:	e7f1      	b.n	3d3a <system_board_init+0x3e>
	base->WRCONFIG.reg =
    3d56:	4bbb      	ldr	r3, [pc, #748]	; (4044 <system_board_init+0x348>)
    3d58:	4abb      	ldr	r2, [pc, #748]	; (4048 <system_board_init+0x34c>)
    3d5a:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3d5c:	4ab7      	ldr	r2, [pc, #732]	; (403c <system_board_init+0x340>)
    3d5e:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3d60:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3d62:	2401      	movs	r4, #1
    3d64:	2080      	movs	r0, #128	; 0x80
    3d66:	0040      	lsls	r0, r0, #1
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3d68:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3d6a:	3301      	adds	r3, #1
    3d6c:	2b20      	cmp	r3, #32
    3d6e:	d00a      	beq.n	3d86 <system_board_init+0x8a>
		if (mask & (1 << i)) {
    3d70:	0022      	movs	r2, r4
    3d72:	409a      	lsls	r2, r3
    3d74:	4202      	tst	r2, r0
    3d76:	d0f8      	beq.n	3d6a <system_board_init+0x6e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3d78:	4ab4      	ldr	r2, [pc, #720]	; (404c <system_board_init+0x350>)
    3d7a:	1899      	adds	r1, r3, r2
    3d7c:	780a      	ldrb	r2, [r1, #0]
    3d7e:	432a      	orrs	r2, r5
    3d80:	b2d2      	uxtb	r2, r2
    3d82:	700a      	strb	r2, [r1, #0]
    3d84:	e7f1      	b.n	3d6a <system_board_init+0x6e>
	base->WRCONFIG.reg =
    3d86:	4baf      	ldr	r3, [pc, #700]	; (4044 <system_board_init+0x348>)
    3d88:	4ab1      	ldr	r2, [pc, #708]	; (4050 <system_board_init+0x354>)
    3d8a:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3d8c:	4aab      	ldr	r2, [pc, #684]	; (403c <system_board_init+0x340>)
    3d8e:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3d90:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3d92:	2401      	movs	r4, #1
    3d94:	2080      	movs	r0, #128	; 0x80
    3d96:	0080      	lsls	r0, r0, #2
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3d98:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3d9a:	3301      	adds	r3, #1
    3d9c:	2b20      	cmp	r3, #32
    3d9e:	d00a      	beq.n	3db6 <system_board_init+0xba>
		if (mask & (1 << i)) {
    3da0:	0022      	movs	r2, r4
    3da2:	409a      	lsls	r2, r3
    3da4:	4202      	tst	r2, r0
    3da6:	d0f8      	beq.n	3d9a <system_board_init+0x9e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3da8:	4aa8      	ldr	r2, [pc, #672]	; (404c <system_board_init+0x350>)
    3daa:	1899      	adds	r1, r3, r2
    3dac:	780a      	ldrb	r2, [r1, #0]
    3dae:	432a      	orrs	r2, r5
    3db0:	b2d2      	uxtb	r2, r2
    3db2:	700a      	strb	r2, [r1, #0]
    3db4:	e7f1      	b.n	3d9a <system_board_init+0x9e>
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    3db6:	4b9d      	ldr	r3, [pc, #628]	; (402c <system_board_init+0x330>)
    3db8:	2280      	movs	r2, #128	; 0x80
    3dba:	05d2      	lsls	r2, r2, #23
    3dbc:	605a      	str	r2, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3dbe:	205e      	movs	r0, #94	; 0x5e
    3dc0:	5c19      	ldrb	r1, [r3, r0]
    3dc2:	2502      	movs	r5, #2
    3dc4:	4329      	orrs	r1, r5
    3dc6:	b2c9      	uxtb	r1, r1
    3dc8:	5419      	strb	r1, [r3, r0]
	base->WRCONFIG.reg =
    3dca:	48a2      	ldr	r0, [pc, #648]	; (4054 <system_board_init+0x358>)
    3dcc:	6298      	str	r0, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3dce:	49a2      	ldr	r1, [pc, #648]	; (4058 <system_board_init+0x35c>)
    3dd0:	6299      	str	r1, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    3dd2:	615a      	str	r2, [r3, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    3dd4:	2180      	movs	r1, #128	; 0x80
    3dd6:	0609      	lsls	r1, r1, #24
    3dd8:	6059      	str	r1, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3dda:	245f      	movs	r4, #95	; 0x5f
    3ddc:	5d1a      	ldrb	r2, [r3, r4]
    3dde:	432a      	orrs	r2, r5
    3de0:	b2d2      	uxtb	r2, r2
    3de2:	551a      	strb	r2, [r3, r4]
	base->WRCONFIG.reg =
    3de4:	6298      	str	r0, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3de6:	4a9d      	ldr	r2, [pc, #628]	; (405c <system_board_init+0x360>)
    3de8:	629a      	str	r2, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    3dea:	6159      	str	r1, [r3, #20]
	base->WRCONFIG.reg =
    3dec:	4a9c      	ldr	r2, [pc, #624]	; (4060 <system_board_init+0x364>)
    3dee:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3df0:	4a92      	ldr	r2, [pc, #584]	; (403c <system_board_init+0x340>)
    3df2:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3df4:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3df6:	3c5e      	subs	r4, #94	; 0x5e
    3df8:	2010      	movs	r0, #16
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3dfa:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3dfc:	3301      	adds	r3, #1
    3dfe:	2b20      	cmp	r3, #32
    3e00:	d00a      	beq.n	3e18 <system_board_init+0x11c>
		if (mask & (1 << i)) {
    3e02:	0022      	movs	r2, r4
    3e04:	409a      	lsls	r2, r3
    3e06:	4210      	tst	r0, r2
    3e08:	d0f8      	beq.n	3dfc <system_board_init+0x100>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e0a:	4a8d      	ldr	r2, [pc, #564]	; (4040 <system_board_init+0x344>)
    3e0c:	1899      	adds	r1, r3, r2
    3e0e:	780a      	ldrb	r2, [r1, #0]
    3e10:	432a      	orrs	r2, r5
    3e12:	b2d2      	uxtb	r2, r2
    3e14:	700a      	strb	r2, [r1, #0]
    3e16:	e7f1      	b.n	3dfc <system_board_init+0x100>
	base->WRCONFIG.reg =
    3e18:	4b84      	ldr	r3, [pc, #528]	; (402c <system_board_init+0x330>)
    3e1a:	4a92      	ldr	r2, [pc, #584]	; (4064 <system_board_init+0x368>)
    3e1c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3e1e:	4a87      	ldr	r2, [pc, #540]	; (403c <system_board_init+0x340>)
    3e20:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3e22:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3e24:	2401      	movs	r4, #1
    3e26:	2020      	movs	r0, #32
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e28:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3e2a:	3301      	adds	r3, #1
    3e2c:	2b20      	cmp	r3, #32
    3e2e:	d00a      	beq.n	3e46 <system_board_init+0x14a>
		if (mask & (1 << i)) {
    3e30:	0022      	movs	r2, r4
    3e32:	409a      	lsls	r2, r3
    3e34:	4210      	tst	r0, r2
    3e36:	d0f8      	beq.n	3e2a <system_board_init+0x12e>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e38:	4a81      	ldr	r2, [pc, #516]	; (4040 <system_board_init+0x344>)
    3e3a:	1899      	adds	r1, r3, r2
    3e3c:	780a      	ldrb	r2, [r1, #0]
    3e3e:	432a      	orrs	r2, r5
    3e40:	b2d2      	uxtb	r2, r2
    3e42:	700a      	strb	r2, [r1, #0]
    3e44:	e7f1      	b.n	3e2a <system_board_init+0x12e>
	base->WRCONFIG.reg =
    3e46:	4b79      	ldr	r3, [pc, #484]	; (402c <system_board_init+0x330>)
    3e48:	4a87      	ldr	r2, [pc, #540]	; (4068 <system_board_init+0x36c>)
    3e4a:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3e4c:	4a7b      	ldr	r2, [pc, #492]	; (403c <system_board_init+0x340>)
    3e4e:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3e50:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3e52:	2401      	movs	r4, #1
    3e54:	2040      	movs	r0, #64	; 0x40
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e56:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3e58:	3301      	adds	r3, #1
    3e5a:	2b20      	cmp	r3, #32
    3e5c:	d00a      	beq.n	3e74 <system_board_init+0x178>
		if (mask & (1 << i)) {
    3e5e:	0022      	movs	r2, r4
    3e60:	409a      	lsls	r2, r3
    3e62:	4210      	tst	r0, r2
    3e64:	d0f8      	beq.n	3e58 <system_board_init+0x15c>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e66:	4a76      	ldr	r2, [pc, #472]	; (4040 <system_board_init+0x344>)
    3e68:	1899      	adds	r1, r3, r2
    3e6a:	780a      	ldrb	r2, [r1, #0]
    3e6c:	432a      	orrs	r2, r5
    3e6e:	b2d2      	uxtb	r2, r2
    3e70:	700a      	strb	r2, [r1, #0]
    3e72:	e7f1      	b.n	3e58 <system_board_init+0x15c>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    3e74:	4b73      	ldr	r3, [pc, #460]	; (4044 <system_board_init+0x348>)
    3e76:	2180      	movs	r1, #128	; 0x80
    3e78:	0409      	lsls	r1, r1, #16
    3e7a:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3e7c:	2077      	movs	r0, #119	; 0x77
    3e7e:	5c1a      	ldrb	r2, [r3, r0]
    3e80:	2402      	movs	r4, #2
    3e82:	4322      	orrs	r2, r4
    3e84:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    3e86:	6159      	str	r1, [r3, #20]
	base->WRCONFIG.reg =
    3e88:	4b68      	ldr	r3, [pc, #416]	; (402c <system_board_init+0x330>)
    3e8a:	4a78      	ldr	r2, [pc, #480]	; (406c <system_board_init+0x370>)
    3e8c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3e8e:	4a78      	ldr	r2, [pc, #480]	; (4070 <system_board_init+0x374>)
    3e90:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3e92:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3e94:	3c01      	subs	r4, #1
    3e96:	2080      	movs	r0, #128	; 0x80
    3e98:	03c0      	lsls	r0, r0, #15
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3e9a:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3e9c:	3301      	adds	r3, #1
    3e9e:	2b20      	cmp	r3, #32
    3ea0:	d00a      	beq.n	3eb8 <system_board_init+0x1bc>
		if (mask & (1 << i)) {
    3ea2:	0022      	movs	r2, r4
    3ea4:	409a      	lsls	r2, r3
    3ea6:	4202      	tst	r2, r0
    3ea8:	d0f8      	beq.n	3e9c <system_board_init+0x1a0>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3eaa:	4a65      	ldr	r2, [pc, #404]	; (4040 <system_board_init+0x344>)
    3eac:	1899      	adds	r1, r3, r2
    3eae:	780a      	ldrb	r2, [r1, #0]
    3eb0:	432a      	orrs	r2, r5
    3eb2:	b2d2      	uxtb	r2, r2
    3eb4:	700a      	strb	r2, [r1, #0]
    3eb6:	e7f1      	b.n	3e9c <system_board_init+0x1a0>
	base->WRCONFIG.reg =
    3eb8:	4b5c      	ldr	r3, [pc, #368]	; (402c <system_board_init+0x330>)
    3eba:	4a6c      	ldr	r2, [pc, #432]	; (406c <system_board_init+0x370>)
    3ebc:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3ebe:	4a6d      	ldr	r2, [pc, #436]	; (4074 <system_board_init+0x378>)
    3ec0:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3ec2:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3ec4:	2401      	movs	r4, #1
    3ec6:	2080      	movs	r0, #128	; 0x80
    3ec8:	0400      	lsls	r0, r0, #16
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3eca:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3ecc:	3301      	adds	r3, #1
    3ece:	2b20      	cmp	r3, #32
    3ed0:	d00a      	beq.n	3ee8 <system_board_init+0x1ec>
		if (mask & (1 << i)) {
    3ed2:	0022      	movs	r2, r4
    3ed4:	409a      	lsls	r2, r3
    3ed6:	4202      	tst	r2, r0
    3ed8:	d0f8      	beq.n	3ecc <system_board_init+0x1d0>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3eda:	4a59      	ldr	r2, [pc, #356]	; (4040 <system_board_init+0x344>)
    3edc:	1899      	adds	r1, r3, r2
    3ede:	780a      	ldrb	r2, [r1, #0]
    3ee0:	432a      	orrs	r2, r5
    3ee2:	b2d2      	uxtb	r2, r2
    3ee4:	700a      	strb	r2, [r1, #0]
    3ee6:	e7f1      	b.n	3ecc <system_board_init+0x1d0>
	base->WRCONFIG.reg =
    3ee8:	4b56      	ldr	r3, [pc, #344]	; (4044 <system_board_init+0x348>)
    3eea:	4a53      	ldr	r2, [pc, #332]	; (4038 <system_board_init+0x33c>)
    3eec:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3eee:	4a53      	ldr	r2, [pc, #332]	; (403c <system_board_init+0x340>)
    3ef0:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3ef2:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3ef4:	2401      	movs	r4, #1
    3ef6:	2004      	movs	r0, #4
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3ef8:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3efa:	3301      	adds	r3, #1
    3efc:	2b20      	cmp	r3, #32
    3efe:	d00a      	beq.n	3f16 <system_board_init+0x21a>
		if (mask & (1 << i)) {
    3f00:	0022      	movs	r2, r4
    3f02:	409a      	lsls	r2, r3
    3f04:	4210      	tst	r0, r2
    3f06:	d0f8      	beq.n	3efa <system_board_init+0x1fe>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3f08:	4a50      	ldr	r2, [pc, #320]	; (404c <system_board_init+0x350>)
    3f0a:	1899      	adds	r1, r3, r2
    3f0c:	780a      	ldrb	r2, [r1, #0]
    3f0e:	432a      	orrs	r2, r5
    3f10:	b2d2      	uxtb	r2, r2
    3f12:	700a      	strb	r2, [r1, #0]
    3f14:	e7f1      	b.n	3efa <system_board_init+0x1fe>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    3f16:	4b45      	ldr	r3, [pc, #276]	; (402c <system_board_init+0x330>)
    3f18:	2180      	movs	r1, #128	; 0x80
    3f1a:	0509      	lsls	r1, r1, #20
    3f1c:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3f1e:	205b      	movs	r0, #91	; 0x5b
    3f20:	5c1a      	ldrb	r2, [r3, r0]
    3f22:	2402      	movs	r4, #2
    3f24:	4322      	orrs	r2, r4
    3f26:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    3f28:	6159      	str	r1, [r3, #20]
	base->WRCONFIG.reg =
    3f2a:	4a50      	ldr	r2, [pc, #320]	; (406c <system_board_init+0x370>)
    3f2c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3f2e:	4a52      	ldr	r2, [pc, #328]	; (4078 <system_board_init+0x37c>)
    3f30:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3f32:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3f34:	3c01      	subs	r4, #1
    3f36:	2080      	movs	r0, #128	; 0x80
    3f38:	0240      	lsls	r0, r0, #9
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3f3a:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3f3c:	3301      	adds	r3, #1
    3f3e:	2b20      	cmp	r3, #32
    3f40:	d00a      	beq.n	3f58 <system_board_init+0x25c>
		if (mask & (1 << i)) {
    3f42:	0022      	movs	r2, r4
    3f44:	409a      	lsls	r2, r3
    3f46:	4202      	tst	r2, r0
    3f48:	d0f8      	beq.n	3f3c <system_board_init+0x240>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3f4a:	4a3d      	ldr	r2, [pc, #244]	; (4040 <system_board_init+0x344>)
    3f4c:	1899      	adds	r1, r3, r2
    3f4e:	780a      	ldrb	r2, [r1, #0]
    3f50:	432a      	orrs	r2, r5
    3f52:	b2d2      	uxtb	r2, r2
    3f54:	700a      	strb	r2, [r1, #0]
    3f56:	e7f1      	b.n	3f3c <system_board_init+0x240>
	base->WRCONFIG.reg =
    3f58:	4b34      	ldr	r3, [pc, #208]	; (402c <system_board_init+0x330>)
    3f5a:	4a44      	ldr	r2, [pc, #272]	; (406c <system_board_init+0x370>)
    3f5c:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3f5e:	4a47      	ldr	r2, [pc, #284]	; (407c <system_board_init+0x380>)
    3f60:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3f62:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3f64:	2401      	movs	r4, #1
    3f66:	2080      	movs	r0, #128	; 0x80
    3f68:	0280      	lsls	r0, r0, #10
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3f6a:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3f6c:	3301      	adds	r3, #1
    3f6e:	2b20      	cmp	r3, #32
    3f70:	d00a      	beq.n	3f88 <system_board_init+0x28c>
		if (mask & (1 << i)) {
    3f72:	0022      	movs	r2, r4
    3f74:	409a      	lsls	r2, r3
    3f76:	4202      	tst	r2, r0
    3f78:	d0f8      	beq.n	3f6c <system_board_init+0x270>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3f7a:	4a31      	ldr	r2, [pc, #196]	; (4040 <system_board_init+0x344>)
    3f7c:	1899      	adds	r1, r3, r2
    3f7e:	780a      	ldrb	r2, [r1, #0]
    3f80:	432a      	orrs	r2, r5
    3f82:	b2d2      	uxtb	r2, r2
    3f84:	700a      	strb	r2, [r1, #0]
    3f86:	e7f1      	b.n	3f6c <system_board_init+0x270>
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    3f88:	4b28      	ldr	r3, [pc, #160]	; (402c <system_board_init+0x330>)
    3f8a:	2180      	movs	r1, #128	; 0x80
    3f8c:	0109      	lsls	r1, r1, #4
    3f8e:	6099      	str	r1, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    3f90:	204b      	movs	r0, #75	; 0x4b
    3f92:	5c1a      	ldrb	r2, [r3, r0]
    3f94:	2402      	movs	r4, #2
    3f96:	4322      	orrs	r2, r4
    3f98:	541a      	strb	r2, [r3, r0]
		arch_ioport_pin_to_base(pin)->OUTSET.reg = arch_ioport_pin_to_mask(pin);
    3f9a:	6199      	str	r1, [r3, #24]
	base->WRCONFIG.reg =
    3f9c:	4a38      	ldr	r2, [pc, #224]	; (4080 <system_board_init+0x384>)
    3f9e:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3fa0:	4a38      	ldr	r2, [pc, #224]	; (4084 <system_board_init+0x388>)
    3fa2:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3fa4:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3fa6:	3c01      	subs	r4, #1
    3fa8:	30b6      	adds	r0, #182	; 0xb6
    3faa:	30ff      	adds	r0, #255	; 0xff
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3fac:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3fae:	3301      	adds	r3, #1
    3fb0:	2b20      	cmp	r3, #32
    3fb2:	d00a      	beq.n	3fca <system_board_init+0x2ce>
		if (mask & (1 << i)) {
    3fb4:	0022      	movs	r2, r4
    3fb6:	409a      	lsls	r2, r3
    3fb8:	4202      	tst	r2, r0
    3fba:	d0f8      	beq.n	3fae <system_board_init+0x2b2>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3fbc:	4a20      	ldr	r2, [pc, #128]	; (4040 <system_board_init+0x344>)
    3fbe:	1899      	adds	r1, r3, r2
    3fc0:	780a      	ldrb	r2, [r1, #0]
    3fc2:	432a      	orrs	r2, r5
    3fc4:	b2d2      	uxtb	r2, r2
    3fc6:	700a      	strb	r2, [r1, #0]
    3fc8:	e7f1      	b.n	3fae <system_board_init+0x2b2>
	base->WRCONFIG.reg =
    3fca:	4b18      	ldr	r3, [pc, #96]	; (402c <system_board_init+0x330>)
    3fcc:	4a2e      	ldr	r2, [pc, #184]	; (4088 <system_board_init+0x38c>)
    3fce:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    3fd0:	4a2c      	ldr	r2, [pc, #176]	; (4084 <system_board_init+0x388>)
    3fd2:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    3fd4:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    3fd6:	2401      	movs	r4, #1
    3fd8:	2080      	movs	r0, #128	; 0x80
    3fda:	00c0      	lsls	r0, r0, #3
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3fdc:	2501      	movs	r5, #1
	for (uint32_t i = 0; i < 32; i++) {
    3fde:	3301      	adds	r3, #1
    3fe0:	2b20      	cmp	r3, #32
    3fe2:	d00a      	beq.n	3ffa <system_board_init+0x2fe>
		if (mask & (1 << i)) {
    3fe4:	0022      	movs	r2, r4
    3fe6:	409a      	lsls	r2, r3
    3fe8:	4202      	tst	r2, r0
    3fea:	d0f8      	beq.n	3fde <system_board_init+0x2e2>
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    3fec:	4a14      	ldr	r2, [pc, #80]	; (4040 <system_board_init+0x344>)
    3fee:	1899      	adds	r1, r3, r2
    3ff0:	780a      	ldrb	r2, [r1, #0]
    3ff2:	432a      	orrs	r2, r5
    3ff4:	b2d2      	uxtb	r2, r2
    3ff6:	700a      	strb	r2, [r1, #0]
    3ff8:	e7f1      	b.n	3fde <system_board_init+0x2e2>
	base->WRCONFIG.reg =
    3ffa:	4b0c      	ldr	r3, [pc, #48]	; (402c <system_board_init+0x330>)
    3ffc:	4a23      	ldr	r2, [pc, #140]	; (408c <system_board_init+0x390>)
    3ffe:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    4000:	4a20      	ldr	r2, [pc, #128]	; (4084 <system_board_init+0x388>)
    4002:	629a      	str	r2, [r3, #40]	; 0x28
	for (uint32_t i = 0; i < 32; i++) {
    4004:	2300      	movs	r3, #0
		if (mask & (1 << i)) {
    4006:	2401      	movs	r4, #1
    4008:	2080      	movs	r0, #128	; 0x80
    400a:	0040      	lsls	r0, r0, #1
			base->PINCFG[i].reg |= PORT_PINCFG_PMUXEN;
    400c:	2501      	movs	r5, #1
    400e:	e005      	b.n	401c <system_board_init+0x320>
    4010:	4a0b      	ldr	r2, [pc, #44]	; (4040 <system_board_init+0x344>)
    4012:	1899      	adds	r1, r3, r2
    4014:	780a      	ldrb	r2, [r1, #0]
    4016:	432a      	orrs	r2, r5
    4018:	b2d2      	uxtb	r2, r2
    401a:	700a      	strb	r2, [r1, #0]
	for (uint32_t i = 0; i < 32; i++) {
    401c:	3301      	adds	r3, #1
    401e:	2b20      	cmp	r3, #32
    4020:	d036      	beq.n	4090 <system_board_init+0x394>
		if (mask & (1 << i)) {
    4022:	0022      	movs	r2, r4
    4024:	409a      	lsls	r2, r3
    4026:	4202      	tst	r2, r0
    4028:	d1f2      	bne.n	4010 <system_board_init+0x314>
    402a:	e7f7      	b.n	401c <system_board_init+0x320>
    402c:	41004400 	.word	0x41004400
    4030:	50060002 	.word	0x50060002
    4034:	d0060000 	.word	0xd0060000
    4038:	51020004 	.word	0x51020004
    403c:	d1020000 	.word	0xd1020000
    4040:	41004440 	.word	0x41004440
    4044:	41004480 	.word	0x41004480
    4048:	51020100 	.word	0x51020100
    404c:	410044c0 	.word	0x410044c0
    4050:	51020200 	.word	0x51020200
    4054:	50060000 	.word	0x50060000
    4058:	d0064000 	.word	0xd0064000
    405c:	d0068000 	.word	0xd0068000
    4060:	51020010 	.word	0x51020010
    4064:	51020020 	.word	0x51020020
    4068:	51020040 	.word	0x51020040
    406c:	52020000 	.word	0x52020000
    4070:	d2020040 	.word	0xd2020040
    4074:	d2020080 	.word	0xd2020080
    4078:	d2020001 	.word	0xd2020001
    407c:	d2020002 	.word	0xd2020002
    4080:	52020200 	.word	0x52020200
    4084:	d2020000 	.word	0xd2020000
    4088:	52020400 	.word	0x52020400
    408c:	52020100 	.word	0x52020100
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    4090:	4911      	ldr	r1, [pc, #68]	; (40d8 <system_board_init+0x3dc>)
    4092:	2280      	movs	r2, #128	; 0x80
    4094:	03d2      	lsls	r2, r2, #15
    4096:	608a      	str	r2, [r1, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    4098:	2476      	movs	r4, #118	; 0x76
    409a:	5d0b      	ldrb	r3, [r1, r4]
    409c:	2002      	movs	r0, #2
    409e:	4303      	orrs	r3, r0
    40a0:	b2db      	uxtb	r3, r3
    40a2:	550b      	strb	r3, [r1, r4]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    40a4:	614a      	str	r2, [r1, #20]
		base->DIRSET.reg = arch_ioport_pin_to_mask(pin);
    40a6:	4b0d      	ldr	r3, [pc, #52]	; (40dc <system_board_init+0x3e0>)
    40a8:	2280      	movs	r2, #128	; 0x80
    40aa:	0392      	lsls	r2, r2, #14
    40ac:	609a      	str	r2, [r3, #8]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    40ae:	3c21      	subs	r4, #33	; 0x21
    40b0:	5d19      	ldrb	r1, [r3, r4]
    40b2:	4301      	orrs	r1, r0
    40b4:	b2c9      	uxtb	r1, r1
    40b6:	5519      	strb	r1, [r3, r4]
		arch_ioport_pin_to_base(pin)->OUTCLR.reg = arch_ioport_pin_to_mask(pin);
    40b8:	615a      	str	r2, [r3, #20]
		base->DIRCLR.reg = arch_ioport_pin_to_mask(pin);
    40ba:	2180      	movs	r1, #128	; 0x80
    40bc:	0549      	lsls	r1, r1, #21
    40be:	6059      	str	r1, [r3, #4]
	base->PINCFG[pin].reg |= PORT_PINCFG_INEN;
    40c0:	3407      	adds	r4, #7
    40c2:	5d1a      	ldrb	r2, [r3, r4]
    40c4:	4302      	orrs	r2, r0
    40c6:	b2d2      	uxtb	r2, r2
    40c8:	551a      	strb	r2, [r3, r4]
	base->WRCONFIG.reg =
    40ca:	4a05      	ldr	r2, [pc, #20]	; (40e0 <system_board_init+0x3e4>)
    40cc:	629a      	str	r2, [r3, #40]	; 0x28
	base->WRCONFIG.reg =
    40ce:	4a05      	ldr	r2, [pc, #20]	; (40e4 <system_board_init+0x3e8>)
    40d0:	629a      	str	r2, [r3, #40]	; 0x28
		base->OUTCLR.reg = mask;
    40d2:	6159      	str	r1, [r3, #20]

	// Power monitoring
	ioport_set_pin_dir(POWER_MONITOR_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(POWER_MONITOR_GPIO, IOPORT_MODE_PULLDOWN);
	
    40d4:	bd30      	pop	{r4, r5, pc}
    40d6:	46c0      	nop			; (mov r8, r8)
    40d8:	41004480 	.word	0x41004480
    40dc:	41004400 	.word	0x41004400
    40e0:	50060000 	.word	0x50060000
    40e4:	d0061000 	.word	0xd0061000

000040e8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    40e8:	4b0c      	ldr	r3, [pc, #48]	; (411c <cpu_irq_enter_critical+0x34>)
    40ea:	681b      	ldr	r3, [r3, #0]
    40ec:	2b00      	cmp	r3, #0
    40ee:	d106      	bne.n	40fe <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    40f0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    40f4:	2b00      	cmp	r3, #0
    40f6:	d007      	beq.n	4108 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    40f8:	2200      	movs	r2, #0
    40fa:	4b09      	ldr	r3, [pc, #36]	; (4120 <cpu_irq_enter_critical+0x38>)
    40fc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    40fe:	4a07      	ldr	r2, [pc, #28]	; (411c <cpu_irq_enter_critical+0x34>)
    4100:	6813      	ldr	r3, [r2, #0]
    4102:	3301      	adds	r3, #1
    4104:	6013      	str	r3, [r2, #0]
}
    4106:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    4108:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    410a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    410e:	2200      	movs	r2, #0
    4110:	4b04      	ldr	r3, [pc, #16]	; (4124 <cpu_irq_enter_critical+0x3c>)
    4112:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4114:	3201      	adds	r2, #1
    4116:	4b02      	ldr	r3, [pc, #8]	; (4120 <cpu_irq_enter_critical+0x38>)
    4118:	701a      	strb	r2, [r3, #0]
    411a:	e7f0      	b.n	40fe <cpu_irq_enter_critical+0x16>
    411c:	200052a4 	.word	0x200052a4
    4120:	200052a8 	.word	0x200052a8
    4124:	2000000f 	.word	0x2000000f

00004128 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4128:	4b08      	ldr	r3, [pc, #32]	; (414c <cpu_irq_leave_critical+0x24>)
    412a:	681a      	ldr	r2, [r3, #0]
    412c:	3a01      	subs	r2, #1
    412e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4130:	681b      	ldr	r3, [r3, #0]
    4132:	2b00      	cmp	r3, #0
    4134:	d109      	bne.n	414a <cpu_irq_leave_critical+0x22>
    4136:	4b06      	ldr	r3, [pc, #24]	; (4150 <cpu_irq_leave_critical+0x28>)
    4138:	781b      	ldrb	r3, [r3, #0]
    413a:	2b00      	cmp	r3, #0
    413c:	d005      	beq.n	414a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    413e:	2201      	movs	r2, #1
    4140:	4b04      	ldr	r3, [pc, #16]	; (4154 <cpu_irq_leave_critical+0x2c>)
    4142:	701a      	strb	r2, [r3, #0]
    4144:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    4148:	b662      	cpsie	i
	}
}
    414a:	4770      	bx	lr
    414c:	200052a4 	.word	0x200052a4
    4150:	200052a8 	.word	0x200052a8
    4154:	2000000f 	.word	0x2000000f

00004158 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4158:	b510      	push	{r4, lr}
	switch (clock_source) {
    415a:	2808      	cmp	r0, #8
    415c:	d803      	bhi.n	4166 <system_clock_source_get_hz+0xe>
    415e:	0080      	lsls	r0, r0, #2
    4160:	4b1c      	ldr	r3, [pc, #112]	; (41d4 <system_clock_source_get_hz+0x7c>)
    4162:	581b      	ldr	r3, [r3, r0]
    4164:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    4166:	2000      	movs	r0, #0
    4168:	e032      	b.n	41d0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    416a:	4b1b      	ldr	r3, [pc, #108]	; (41d8 <system_clock_source_get_hz+0x80>)
    416c:	6918      	ldr	r0, [r3, #16]
    416e:	e02f      	b.n	41d0 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4170:	4b1a      	ldr	r3, [pc, #104]	; (41dc <system_clock_source_get_hz+0x84>)
    4172:	6a1b      	ldr	r3, [r3, #32]
    4174:	059b      	lsls	r3, r3, #22
    4176:	0f9b      	lsrs	r3, r3, #30
    4178:	4819      	ldr	r0, [pc, #100]	; (41e0 <system_clock_source_get_hz+0x88>)
    417a:	40d8      	lsrs	r0, r3
    417c:	e028      	b.n	41d0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    417e:	4b16      	ldr	r3, [pc, #88]	; (41d8 <system_clock_source_get_hz+0x80>)
    4180:	6958      	ldr	r0, [r3, #20]
    4182:	e025      	b.n	41d0 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4184:	4b14      	ldr	r3, [pc, #80]	; (41d8 <system_clock_source_get_hz+0x80>)
    4186:	681b      	ldr	r3, [r3, #0]
			return 0;
    4188:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    418a:	079b      	lsls	r3, r3, #30
    418c:	d520      	bpl.n	41d0 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    418e:	4913      	ldr	r1, [pc, #76]	; (41dc <system_clock_source_get_hz+0x84>)
    4190:	2210      	movs	r2, #16
    4192:	68cb      	ldr	r3, [r1, #12]
    4194:	421a      	tst	r2, r3
    4196:	d0fc      	beq.n	4192 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    4198:	4b0f      	ldr	r3, [pc, #60]	; (41d8 <system_clock_source_get_hz+0x80>)
    419a:	681a      	ldr	r2, [r3, #0]
    419c:	2324      	movs	r3, #36	; 0x24
    419e:	4013      	ands	r3, r2
    41a0:	2b04      	cmp	r3, #4
    41a2:	d001      	beq.n	41a8 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    41a4:	480f      	ldr	r0, [pc, #60]	; (41e4 <system_clock_source_get_hz+0x8c>)
    41a6:	e013      	b.n	41d0 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    41a8:	2000      	movs	r0, #0
    41aa:	4b0f      	ldr	r3, [pc, #60]	; (41e8 <system_clock_source_get_hz+0x90>)
    41ac:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    41ae:	4b0a      	ldr	r3, [pc, #40]	; (41d8 <system_clock_source_get_hz+0x80>)
    41b0:	689b      	ldr	r3, [r3, #8]
    41b2:	041b      	lsls	r3, r3, #16
    41b4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    41b6:	4358      	muls	r0, r3
    41b8:	e00a      	b.n	41d0 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    41ba:	2350      	movs	r3, #80	; 0x50
    41bc:	4a07      	ldr	r2, [pc, #28]	; (41dc <system_clock_source_get_hz+0x84>)
    41be:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    41c0:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    41c2:	075b      	lsls	r3, r3, #29
    41c4:	d504      	bpl.n	41d0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    41c6:	4b04      	ldr	r3, [pc, #16]	; (41d8 <system_clock_source_get_hz+0x80>)
    41c8:	68d8      	ldr	r0, [r3, #12]
    41ca:	e001      	b.n	41d0 <system_clock_source_get_hz+0x78>
		return 32768UL;
    41cc:	2080      	movs	r0, #128	; 0x80
    41ce:	0200      	lsls	r0, r0, #8
	}
}
    41d0:	bd10      	pop	{r4, pc}
    41d2:	46c0      	nop			; (mov r8, r8)
    41d4:	00008224 	.word	0x00008224
    41d8:	200052ac 	.word	0x200052ac
    41dc:	40000800 	.word	0x40000800
    41e0:	007a1200 	.word	0x007a1200
    41e4:	02dc6c00 	.word	0x02dc6c00
    41e8:	00004701 	.word	0x00004701

000041ec <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    41ec:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    41ee:	490c      	ldr	r1, [pc, #48]	; (4220 <system_clock_source_osc8m_set_config+0x34>)
    41f0:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    41f2:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    41f4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    41f6:	7840      	ldrb	r0, [r0, #1]
    41f8:	2201      	movs	r2, #1
    41fa:	4010      	ands	r0, r2
    41fc:	0180      	lsls	r0, r0, #6
    41fe:	2640      	movs	r6, #64	; 0x40
    4200:	43b3      	bics	r3, r6
    4202:	4303      	orrs	r3, r0
    4204:	402a      	ands	r2, r5
    4206:	01d2      	lsls	r2, r2, #7
    4208:	2080      	movs	r0, #128	; 0x80
    420a:	4383      	bics	r3, r0
    420c:	4313      	orrs	r3, r2
    420e:	2203      	movs	r2, #3
    4210:	4022      	ands	r2, r4
    4212:	0212      	lsls	r2, r2, #8
    4214:	4803      	ldr	r0, [pc, #12]	; (4224 <system_clock_source_osc8m_set_config+0x38>)
    4216:	4003      	ands	r3, r0
    4218:	4313      	orrs	r3, r2
    421a:	620b      	str	r3, [r1, #32]
}
    421c:	bd70      	pop	{r4, r5, r6, pc}
    421e:	46c0      	nop			; (mov r8, r8)
    4220:	40000800 	.word	0x40000800
    4224:	fffffcff 	.word	0xfffffcff

00004228 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4228:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    422a:	7a03      	ldrb	r3, [r0, #8]
    422c:	069b      	lsls	r3, r3, #26
    422e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4230:	8942      	ldrh	r2, [r0, #10]
    4232:	0592      	lsls	r2, r2, #22
    4234:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4236:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    4238:	4918      	ldr	r1, [pc, #96]	; (429c <system_clock_source_dfll_set_config+0x74>)
    423a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    423c:	7983      	ldrb	r3, [r0, #6]
    423e:	79c2      	ldrb	r2, [r0, #7]
    4240:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    4242:	8842      	ldrh	r2, [r0, #2]
    4244:	8884      	ldrh	r4, [r0, #4]
    4246:	4322      	orrs	r2, r4
    4248:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    424a:	7842      	ldrb	r2, [r0, #1]
    424c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    424e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    4250:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    4252:	7803      	ldrb	r3, [r0, #0]
    4254:	2b04      	cmp	r3, #4
    4256:	d011      	beq.n	427c <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    4258:	2b20      	cmp	r3, #32
    425a:	d10e      	bne.n	427a <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    425c:	7b03      	ldrb	r3, [r0, #12]
    425e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4260:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4262:	4313      	orrs	r3, r2
    4264:	89c2      	ldrh	r2, [r0, #14]
    4266:	0412      	lsls	r2, r2, #16
    4268:	490d      	ldr	r1, [pc, #52]	; (42a0 <system_clock_source_dfll_set_config+0x78>)
    426a:	400a      	ands	r2, r1
    426c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    426e:	4a0b      	ldr	r2, [pc, #44]	; (429c <system_clock_source_dfll_set_config+0x74>)
    4270:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    4272:	6811      	ldr	r1, [r2, #0]
    4274:	4b0b      	ldr	r3, [pc, #44]	; (42a4 <system_clock_source_dfll_set_config+0x7c>)
    4276:	430b      	orrs	r3, r1
    4278:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    427a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    427c:	7b03      	ldrb	r3, [r0, #12]
    427e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4280:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4282:	4313      	orrs	r3, r2
    4284:	89c2      	ldrh	r2, [r0, #14]
    4286:	0412      	lsls	r2, r2, #16
    4288:	4905      	ldr	r1, [pc, #20]	; (42a0 <system_clock_source_dfll_set_config+0x78>)
    428a:	400a      	ands	r2, r1
    428c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    428e:	4a03      	ldr	r2, [pc, #12]	; (429c <system_clock_source_dfll_set_config+0x74>)
    4290:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    4292:	6813      	ldr	r3, [r2, #0]
    4294:	2104      	movs	r1, #4
    4296:	430b      	orrs	r3, r1
    4298:	6013      	str	r3, [r2, #0]
    429a:	e7ee      	b.n	427a <system_clock_source_dfll_set_config+0x52>
    429c:	200052ac 	.word	0x200052ac
    42a0:	03ff0000 	.word	0x03ff0000
    42a4:	00000424 	.word	0x00000424

000042a8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    42a8:	2808      	cmp	r0, #8
    42aa:	d803      	bhi.n	42b4 <system_clock_source_enable+0xc>
    42ac:	0080      	lsls	r0, r0, #2
    42ae:	4b25      	ldr	r3, [pc, #148]	; (4344 <system_clock_source_enable+0x9c>)
    42b0:	581b      	ldr	r3, [r3, r0]
    42b2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    42b4:	2017      	movs	r0, #23
    42b6:	e044      	b.n	4342 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    42b8:	4a23      	ldr	r2, [pc, #140]	; (4348 <system_clock_source_enable+0xa0>)
    42ba:	6a13      	ldr	r3, [r2, #32]
    42bc:	2102      	movs	r1, #2
    42be:	430b      	orrs	r3, r1
    42c0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    42c2:	2000      	movs	r0, #0
    42c4:	e03d      	b.n	4342 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    42c6:	4a20      	ldr	r2, [pc, #128]	; (4348 <system_clock_source_enable+0xa0>)
    42c8:	6993      	ldr	r3, [r2, #24]
    42ca:	2102      	movs	r1, #2
    42cc:	430b      	orrs	r3, r1
    42ce:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    42d0:	2000      	movs	r0, #0
		break;
    42d2:	e036      	b.n	4342 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    42d4:	4a1c      	ldr	r2, [pc, #112]	; (4348 <system_clock_source_enable+0xa0>)
    42d6:	8a13      	ldrh	r3, [r2, #16]
    42d8:	2102      	movs	r1, #2
    42da:	430b      	orrs	r3, r1
    42dc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    42de:	2000      	movs	r0, #0
		break;
    42e0:	e02f      	b.n	4342 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    42e2:	4a19      	ldr	r2, [pc, #100]	; (4348 <system_clock_source_enable+0xa0>)
    42e4:	8a93      	ldrh	r3, [r2, #20]
    42e6:	2102      	movs	r1, #2
    42e8:	430b      	orrs	r3, r1
    42ea:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    42ec:	2000      	movs	r0, #0
		break;
    42ee:	e028      	b.n	4342 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    42f0:	4916      	ldr	r1, [pc, #88]	; (434c <system_clock_source_enable+0xa4>)
    42f2:	680b      	ldr	r3, [r1, #0]
    42f4:	2202      	movs	r2, #2
    42f6:	4313      	orrs	r3, r2
    42f8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    42fa:	4b13      	ldr	r3, [pc, #76]	; (4348 <system_clock_source_enable+0xa0>)
    42fc:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    42fe:	0019      	movs	r1, r3
    4300:	320e      	adds	r2, #14
    4302:	68cb      	ldr	r3, [r1, #12]
    4304:	421a      	tst	r2, r3
    4306:	d0fc      	beq.n	4302 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4308:	4a10      	ldr	r2, [pc, #64]	; (434c <system_clock_source_enable+0xa4>)
    430a:	6891      	ldr	r1, [r2, #8]
    430c:	4b0e      	ldr	r3, [pc, #56]	; (4348 <system_clock_source_enable+0xa0>)
    430e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4310:	6852      	ldr	r2, [r2, #4]
    4312:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4314:	2200      	movs	r2, #0
    4316:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4318:	0019      	movs	r1, r3
    431a:	3210      	adds	r2, #16
    431c:	68cb      	ldr	r3, [r1, #12]
    431e:	421a      	tst	r2, r3
    4320:	d0fc      	beq.n	431c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4322:	4b0a      	ldr	r3, [pc, #40]	; (434c <system_clock_source_enable+0xa4>)
    4324:	681b      	ldr	r3, [r3, #0]
    4326:	b29b      	uxth	r3, r3
    4328:	4a07      	ldr	r2, [pc, #28]	; (4348 <system_clock_source_enable+0xa0>)
    432a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    432c:	2000      	movs	r0, #0
    432e:	e008      	b.n	4342 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4330:	4905      	ldr	r1, [pc, #20]	; (4348 <system_clock_source_enable+0xa0>)
    4332:	2244      	movs	r2, #68	; 0x44
    4334:	5c8b      	ldrb	r3, [r1, r2]
    4336:	2002      	movs	r0, #2
    4338:	4303      	orrs	r3, r0
    433a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    433c:	2000      	movs	r0, #0
		break;
    433e:	e000      	b.n	4342 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    4340:	2000      	movs	r0, #0
}
    4342:	4770      	bx	lr
    4344:	00008248 	.word	0x00008248
    4348:	40000800 	.word	0x40000800
    434c:	200052ac 	.word	0x200052ac

00004350 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4350:	b5f0      	push	{r4, r5, r6, r7, lr}
    4352:	46ce      	mov	lr, r9
    4354:	4647      	mov	r7, r8
    4356:	b580      	push	{r7, lr}
    4358:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    435a:	22c2      	movs	r2, #194	; 0xc2
    435c:	00d2      	lsls	r2, r2, #3
    435e:	4b3c      	ldr	r3, [pc, #240]	; (4450 <system_clock_init+0x100>)
    4360:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4362:	4a3c      	ldr	r2, [pc, #240]	; (4454 <system_clock_init+0x104>)
    4364:	6853      	ldr	r3, [r2, #4]
    4366:	211e      	movs	r1, #30
    4368:	438b      	bics	r3, r1
    436a:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    436c:	2202      	movs	r2, #2
    436e:	ab01      	add	r3, sp, #4
    4370:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4372:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4374:	4d38      	ldr	r5, [pc, #224]	; (4458 <system_clock_init+0x108>)
    4376:	b2e0      	uxtb	r0, r4
    4378:	a901      	add	r1, sp, #4
    437a:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    437c:	3401      	adds	r4, #1
    437e:	2c25      	cmp	r4, #37	; 0x25
    4380:	d1f9      	bne.n	4376 <system_clock_init+0x26>
	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    4382:	ab05      	add	r3, sp, #20
    4384:	2100      	movs	r1, #0
    4386:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    4388:	2200      	movs	r2, #0
    438a:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    438c:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    438e:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4390:	71da      	strb	r2, [r3, #7]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    4392:	3106      	adds	r1, #6
    4394:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    4396:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4398:	4b30      	ldr	r3, [pc, #192]	; (445c <system_clock_init+0x10c>)
    439a:	681b      	ldr	r3, [r3, #0]
    439c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    439e:	2b3f      	cmp	r3, #63	; 0x3f
    43a0:	d054      	beq.n	444c <system_clock_init+0xfc>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    43a2:	a805      	add	r0, sp, #20
    43a4:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
    43a6:	2380      	movs	r3, #128	; 0x80
    43a8:	009b      	lsls	r3, r3, #2
    43aa:	8143      	strh	r3, [r0, #10]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    43ac:	3bfa      	subs	r3, #250	; 0xfa
    43ae:	3bff      	subs	r3, #255	; 0xff
    43b0:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    43b2:	3338      	adds	r3, #56	; 0x38
    43b4:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    43b6:	4b2a      	ldr	r3, [pc, #168]	; (4460 <system_clock_init+0x110>)
    43b8:	4798      	blx	r3
	config->run_in_standby  = false;
    43ba:	a804      	add	r0, sp, #16
    43bc:	2500      	movs	r5, #0
    43be:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    43c0:	2701      	movs	r7, #1
    43c2:	7087      	strb	r7, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    43c4:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    43c6:	4b27      	ldr	r3, [pc, #156]	; (4464 <system_clock_init+0x114>)
    43c8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    43ca:	2006      	movs	r0, #6
    43cc:	4e26      	ldr	r6, [pc, #152]	; (4468 <system_clock_init+0x118>)
    43ce:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    43d0:	4b26      	ldr	r3, [pc, #152]	; (446c <system_clock_init+0x11c>)
    43d2:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    43d4:	ac01      	add	r4, sp, #4
    43d6:	9702      	str	r7, [sp, #8]
	config->high_when_disabled = false;
    43d8:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    43da:	2306      	movs	r3, #6
    43dc:	4699      	mov	r9, r3
    43de:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    43e0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    43e2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    43e4:	0021      	movs	r1, r4
    43e6:	2001      	movs	r0, #1
    43e8:	4b21      	ldr	r3, [pc, #132]	; (4470 <system_clock_init+0x120>)
    43ea:	4698      	mov	r8, r3
    43ec:	4798      	blx	r3
    43ee:	2001      	movs	r0, #1
    43f0:	4f20      	ldr	r7, [pc, #128]	; (4474 <system_clock_init+0x124>)
    43f2:	47b8      	blx	r7
	config->high_when_disabled = false;
    43f4:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    43f6:	464b      	mov	r3, r9
    43f8:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    43fa:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    43fc:	7265      	strb	r5, [r4, #9]
    43fe:	23ff      	movs	r3, #255	; 0xff
    4400:	6063      	str	r3, [r4, #4]
    4402:	0021      	movs	r1, r4
    4404:	2004      	movs	r0, #4
    4406:	47c0      	blx	r8
    4408:	2004      	movs	r0, #4
    440a:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    440c:	2007      	movs	r0, #7
    440e:	47b0      	blx	r6
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    4410:	490f      	ldr	r1, [pc, #60]	; (4450 <system_clock_init+0x100>)
    4412:	2210      	movs	r2, #16
    4414:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    4416:	421a      	tst	r2, r3
    4418:	d0fc      	beq.n	4414 <system_clock_init+0xc4>
	PM->CPUSEL.reg = (uint32_t)divider;
    441a:	4a17      	ldr	r2, [pc, #92]	; (4478 <system_clock_init+0x128>)
    441c:	2300      	movs	r3, #0
    441e:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    4420:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    4422:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    4424:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    4426:	a901      	add	r1, sp, #4
    4428:	2201      	movs	r2, #1
    442a:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    442c:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    442e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4430:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4432:	3307      	adds	r3, #7
    4434:	700b      	strb	r3, [r1, #0]
    4436:	2000      	movs	r0, #0
    4438:	4b0d      	ldr	r3, [pc, #52]	; (4470 <system_clock_init+0x120>)
    443a:	4798      	blx	r3
    443c:	2000      	movs	r0, #0
    443e:	4b0d      	ldr	r3, [pc, #52]	; (4474 <system_clock_init+0x124>)
    4440:	4798      	blx	r3
#endif
}
    4442:	b00b      	add	sp, #44	; 0x2c
    4444:	bc0c      	pop	{r2, r3}
    4446:	4690      	mov	r8, r2
    4448:	4699      	mov	r9, r3
    444a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    444c:	3b20      	subs	r3, #32
    444e:	e7a8      	b.n	43a2 <system_clock_init+0x52>
    4450:	40000800 	.word	0x40000800
    4454:	41004000 	.word	0x41004000
    4458:	000046b5 	.word	0x000046b5
    445c:	00806024 	.word	0x00806024
    4460:	00004229 	.word	0x00004229
    4464:	000041ed 	.word	0x000041ed
    4468:	000042a9 	.word	0x000042a9
    446c:	0000447d 	.word	0x0000447d
    4470:	000044a1 	.word	0x000044a1
    4474:	00004559 	.word	0x00004559
    4478:	40000400 	.word	0x40000400

0000447c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    447c:	4a06      	ldr	r2, [pc, #24]	; (4498 <system_gclk_init+0x1c>)
    447e:	6993      	ldr	r3, [r2, #24]
    4480:	2108      	movs	r1, #8
    4482:	430b      	orrs	r3, r1
    4484:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4486:	2201      	movs	r2, #1
    4488:	4b04      	ldr	r3, [pc, #16]	; (449c <system_gclk_init+0x20>)
    448a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    448c:	0019      	movs	r1, r3
    448e:	780b      	ldrb	r3, [r1, #0]
    4490:	4213      	tst	r3, r2
    4492:	d1fc      	bne.n	448e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4494:	4770      	bx	lr
    4496:	46c0      	nop			; (mov r8, r8)
    4498:	40000400 	.word	0x40000400
    449c:	40000c00 	.word	0x40000c00

000044a0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    44a0:	b570      	push	{r4, r5, r6, lr}
    44a2:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    44a4:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    44a6:	780d      	ldrb	r5, [r1, #0]
    44a8:	022d      	lsls	r5, r5, #8
    44aa:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    44ac:	784b      	ldrb	r3, [r1, #1]
    44ae:	2b00      	cmp	r3, #0
    44b0:	d002      	beq.n	44b8 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    44b2:	2380      	movs	r3, #128	; 0x80
    44b4:	02db      	lsls	r3, r3, #11
    44b6:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    44b8:	7a4b      	ldrb	r3, [r1, #9]
    44ba:	2b00      	cmp	r3, #0
    44bc:	d002      	beq.n	44c4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    44be:	2380      	movs	r3, #128	; 0x80
    44c0:	031b      	lsls	r3, r3, #12
    44c2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    44c4:	6848      	ldr	r0, [r1, #4]
    44c6:	2801      	cmp	r0, #1
    44c8:	d910      	bls.n	44ec <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    44ca:	1e43      	subs	r3, r0, #1
    44cc:	4218      	tst	r0, r3
    44ce:	d134      	bne.n	453a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    44d0:	2802      	cmp	r0, #2
    44d2:	d930      	bls.n	4536 <system_gclk_gen_set_config+0x96>
    44d4:	2302      	movs	r3, #2
    44d6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    44d8:	3201      	adds	r2, #1
						mask <<= 1) {
    44da:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    44dc:	4298      	cmp	r0, r3
    44de:	d8fb      	bhi.n	44d8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    44e0:	0212      	lsls	r2, r2, #8
    44e2:	4332      	orrs	r2, r6
    44e4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    44e6:	2380      	movs	r3, #128	; 0x80
    44e8:	035b      	lsls	r3, r3, #13
    44ea:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    44ec:	7a0b      	ldrb	r3, [r1, #8]
    44ee:	2b00      	cmp	r3, #0
    44f0:	d002      	beq.n	44f8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    44f2:	2380      	movs	r3, #128	; 0x80
    44f4:	039b      	lsls	r3, r3, #14
    44f6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    44f8:	4a13      	ldr	r2, [pc, #76]	; (4548 <system_gclk_gen_set_config+0xa8>)
    44fa:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    44fc:	b25b      	sxtb	r3, r3
    44fe:	2b00      	cmp	r3, #0
    4500:	dbfb      	blt.n	44fa <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4502:	4b12      	ldr	r3, [pc, #72]	; (454c <system_gclk_gen_set_config+0xac>)
    4504:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4506:	4b12      	ldr	r3, [pc, #72]	; (4550 <system_gclk_gen_set_config+0xb0>)
    4508:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    450a:	4a0f      	ldr	r2, [pc, #60]	; (4548 <system_gclk_gen_set_config+0xa8>)
    450c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    450e:	b25b      	sxtb	r3, r3
    4510:	2b00      	cmp	r3, #0
    4512:	dbfb      	blt.n	450c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4514:	4b0c      	ldr	r3, [pc, #48]	; (4548 <system_gclk_gen_set_config+0xa8>)
    4516:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4518:	001a      	movs	r2, r3
    451a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    451c:	b25b      	sxtb	r3, r3
    451e:	2b00      	cmp	r3, #0
    4520:	dbfb      	blt.n	451a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4522:	4a09      	ldr	r2, [pc, #36]	; (4548 <system_gclk_gen_set_config+0xa8>)
    4524:	6853      	ldr	r3, [r2, #4]
    4526:	2180      	movs	r1, #128	; 0x80
    4528:	0249      	lsls	r1, r1, #9
    452a:	400b      	ands	r3, r1
    452c:	431d      	orrs	r5, r3
    452e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4530:	4b08      	ldr	r3, [pc, #32]	; (4554 <system_gclk_gen_set_config+0xb4>)
    4532:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4534:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4536:	2200      	movs	r2, #0
    4538:	e7d2      	b.n	44e0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    453a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    453c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    453e:	2380      	movs	r3, #128	; 0x80
    4540:	029b      	lsls	r3, r3, #10
    4542:	431d      	orrs	r5, r3
    4544:	e7d2      	b.n	44ec <system_gclk_gen_set_config+0x4c>
    4546:	46c0      	nop			; (mov r8, r8)
    4548:	40000c00 	.word	0x40000c00
    454c:	000040e9 	.word	0x000040e9
    4550:	40000c08 	.word	0x40000c08
    4554:	00004129 	.word	0x00004129

00004558 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4558:	b510      	push	{r4, lr}
    455a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    455c:	4a0b      	ldr	r2, [pc, #44]	; (458c <system_gclk_gen_enable+0x34>)
    455e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4560:	b25b      	sxtb	r3, r3
    4562:	2b00      	cmp	r3, #0
    4564:	dbfb      	blt.n	455e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4566:	4b0a      	ldr	r3, [pc, #40]	; (4590 <system_gclk_gen_enable+0x38>)
    4568:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    456a:	4b0a      	ldr	r3, [pc, #40]	; (4594 <system_gclk_gen_enable+0x3c>)
    456c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    456e:	4a07      	ldr	r2, [pc, #28]	; (458c <system_gclk_gen_enable+0x34>)
    4570:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4572:	b25b      	sxtb	r3, r3
    4574:	2b00      	cmp	r3, #0
    4576:	dbfb      	blt.n	4570 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4578:	4a04      	ldr	r2, [pc, #16]	; (458c <system_gclk_gen_enable+0x34>)
    457a:	6851      	ldr	r1, [r2, #4]
    457c:	2380      	movs	r3, #128	; 0x80
    457e:	025b      	lsls	r3, r3, #9
    4580:	430b      	orrs	r3, r1
    4582:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4584:	4b04      	ldr	r3, [pc, #16]	; (4598 <system_gclk_gen_enable+0x40>)
    4586:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4588:	bd10      	pop	{r4, pc}
    458a:	46c0      	nop			; (mov r8, r8)
    458c:	40000c00 	.word	0x40000c00
    4590:	000040e9 	.word	0x000040e9
    4594:	40000c04 	.word	0x40000c04
    4598:	00004129 	.word	0x00004129

0000459c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    459c:	b570      	push	{r4, r5, r6, lr}
    459e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    45a0:	4a1a      	ldr	r2, [pc, #104]	; (460c <system_gclk_gen_get_hz+0x70>)
    45a2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    45a4:	b25b      	sxtb	r3, r3
    45a6:	2b00      	cmp	r3, #0
    45a8:	dbfb      	blt.n	45a2 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    45aa:	4b19      	ldr	r3, [pc, #100]	; (4610 <system_gclk_gen_get_hz+0x74>)
    45ac:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    45ae:	4b19      	ldr	r3, [pc, #100]	; (4614 <system_gclk_gen_get_hz+0x78>)
    45b0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    45b2:	4a16      	ldr	r2, [pc, #88]	; (460c <system_gclk_gen_get_hz+0x70>)
    45b4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    45b6:	b25b      	sxtb	r3, r3
    45b8:	2b00      	cmp	r3, #0
    45ba:	dbfb      	blt.n	45b4 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    45bc:	4e13      	ldr	r6, [pc, #76]	; (460c <system_gclk_gen_get_hz+0x70>)
    45be:	6870      	ldr	r0, [r6, #4]
    45c0:	04c0      	lsls	r0, r0, #19
    45c2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    45c4:	4b14      	ldr	r3, [pc, #80]	; (4618 <system_gclk_gen_get_hz+0x7c>)
    45c6:	4798      	blx	r3
    45c8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    45ca:	4b12      	ldr	r3, [pc, #72]	; (4614 <system_gclk_gen_get_hz+0x78>)
    45cc:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    45ce:	6876      	ldr	r6, [r6, #4]
    45d0:	02f6      	lsls	r6, r6, #11
    45d2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    45d4:	4b11      	ldr	r3, [pc, #68]	; (461c <system_gclk_gen_get_hz+0x80>)
    45d6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    45d8:	4a0c      	ldr	r2, [pc, #48]	; (460c <system_gclk_gen_get_hz+0x70>)
    45da:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    45dc:	b25b      	sxtb	r3, r3
    45de:	2b00      	cmp	r3, #0
    45e0:	dbfb      	blt.n	45da <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    45e2:	4b0a      	ldr	r3, [pc, #40]	; (460c <system_gclk_gen_get_hz+0x70>)
    45e4:	689c      	ldr	r4, [r3, #8]
    45e6:	0224      	lsls	r4, r4, #8
    45e8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    45ea:	4b0d      	ldr	r3, [pc, #52]	; (4620 <system_gclk_gen_get_hz+0x84>)
    45ec:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    45ee:	2e00      	cmp	r6, #0
    45f0:	d107      	bne.n	4602 <system_gclk_gen_get_hz+0x66>
    45f2:	2c01      	cmp	r4, #1
    45f4:	d907      	bls.n	4606 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    45f6:	0021      	movs	r1, r4
    45f8:	0028      	movs	r0, r5
    45fa:	4b0a      	ldr	r3, [pc, #40]	; (4624 <system_gclk_gen_get_hz+0x88>)
    45fc:	4798      	blx	r3
    45fe:	0005      	movs	r5, r0
    4600:	e001      	b.n	4606 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4602:	3401      	adds	r4, #1
    4604:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    4606:	0028      	movs	r0, r5
    4608:	bd70      	pop	{r4, r5, r6, pc}
    460a:	46c0      	nop			; (mov r8, r8)
    460c:	40000c00 	.word	0x40000c00
    4610:	000040e9 	.word	0x000040e9
    4614:	40000c04 	.word	0x40000c04
    4618:	00004159 	.word	0x00004159
    461c:	40000c08 	.word	0x40000c08
    4620:	00004129 	.word	0x00004129
    4624:	000049d9 	.word	0x000049d9

00004628 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4628:	b510      	push	{r4, lr}
    462a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    462c:	4b06      	ldr	r3, [pc, #24]	; (4648 <system_gclk_chan_enable+0x20>)
    462e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4630:	4b06      	ldr	r3, [pc, #24]	; (464c <system_gclk_chan_enable+0x24>)
    4632:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4634:	4a06      	ldr	r2, [pc, #24]	; (4650 <system_gclk_chan_enable+0x28>)
    4636:	8853      	ldrh	r3, [r2, #2]
    4638:	2180      	movs	r1, #128	; 0x80
    463a:	01c9      	lsls	r1, r1, #7
    463c:	430b      	orrs	r3, r1
    463e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4640:	4b04      	ldr	r3, [pc, #16]	; (4654 <system_gclk_chan_enable+0x2c>)
    4642:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4644:	bd10      	pop	{r4, pc}
    4646:	46c0      	nop			; (mov r8, r8)
    4648:	000040e9 	.word	0x000040e9
    464c:	40000c02 	.word	0x40000c02
    4650:	40000c00 	.word	0x40000c00
    4654:	00004129 	.word	0x00004129

00004658 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4658:	b510      	push	{r4, lr}
    465a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    465c:	4b0f      	ldr	r3, [pc, #60]	; (469c <system_gclk_chan_disable+0x44>)
    465e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4660:	4b0f      	ldr	r3, [pc, #60]	; (46a0 <system_gclk_chan_disable+0x48>)
    4662:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4664:	4a0f      	ldr	r2, [pc, #60]	; (46a4 <system_gclk_chan_disable+0x4c>)
    4666:	8853      	ldrh	r3, [r2, #2]
    4668:	051b      	lsls	r3, r3, #20
    466a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    466c:	8853      	ldrh	r3, [r2, #2]
    466e:	490e      	ldr	r1, [pc, #56]	; (46a8 <system_gclk_chan_disable+0x50>)
    4670:	400b      	ands	r3, r1
    4672:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4674:	8853      	ldrh	r3, [r2, #2]
    4676:	490d      	ldr	r1, [pc, #52]	; (46ac <system_gclk_chan_disable+0x54>)
    4678:	400b      	ands	r3, r1
    467a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    467c:	0011      	movs	r1, r2
    467e:	2280      	movs	r2, #128	; 0x80
    4680:	01d2      	lsls	r2, r2, #7
    4682:	884b      	ldrh	r3, [r1, #2]
    4684:	4213      	tst	r3, r2
    4686:	d1fc      	bne.n	4682 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4688:	4906      	ldr	r1, [pc, #24]	; (46a4 <system_gclk_chan_disable+0x4c>)
    468a:	884a      	ldrh	r2, [r1, #2]
    468c:	0203      	lsls	r3, r0, #8
    468e:	4806      	ldr	r0, [pc, #24]	; (46a8 <system_gclk_chan_disable+0x50>)
    4690:	4002      	ands	r2, r0
    4692:	4313      	orrs	r3, r2
    4694:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4696:	4b06      	ldr	r3, [pc, #24]	; (46b0 <system_gclk_chan_disable+0x58>)
    4698:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    469a:	bd10      	pop	{r4, pc}
    469c:	000040e9 	.word	0x000040e9
    46a0:	40000c02 	.word	0x40000c02
    46a4:	40000c00 	.word	0x40000c00
    46a8:	fffff0ff 	.word	0xfffff0ff
    46ac:	ffffbfff 	.word	0xffffbfff
    46b0:	00004129 	.word	0x00004129

000046b4 <system_gclk_chan_set_config>:
{
    46b4:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    46b6:	780c      	ldrb	r4, [r1, #0]
    46b8:	0224      	lsls	r4, r4, #8
    46ba:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    46bc:	4b02      	ldr	r3, [pc, #8]	; (46c8 <system_gclk_chan_set_config+0x14>)
    46be:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    46c0:	b2a4      	uxth	r4, r4
    46c2:	4b02      	ldr	r3, [pc, #8]	; (46cc <system_gclk_chan_set_config+0x18>)
    46c4:	805c      	strh	r4, [r3, #2]
}
    46c6:	bd10      	pop	{r4, pc}
    46c8:	00004659 	.word	0x00004659
    46cc:	40000c00 	.word	0x40000c00

000046d0 <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    46d0:	b510      	push	{r4, lr}
    46d2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    46d4:	4b06      	ldr	r3, [pc, #24]	; (46f0 <system_gclk_chan_lock+0x20>)
    46d6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    46d8:	4b06      	ldr	r3, [pc, #24]	; (46f4 <system_gclk_chan_lock+0x24>)
    46da:	701c      	strb	r4, [r3, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    46dc:	4a06      	ldr	r2, [pc, #24]	; (46f8 <system_gclk_chan_lock+0x28>)
    46de:	8853      	ldrh	r3, [r2, #2]
    46e0:	21c0      	movs	r1, #192	; 0xc0
    46e2:	0209      	lsls	r1, r1, #8
    46e4:	430b      	orrs	r3, r1
    46e6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    46e8:	4b04      	ldr	r3, [pc, #16]	; (46fc <system_gclk_chan_lock+0x2c>)
    46ea:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    46ec:	bd10      	pop	{r4, pc}
    46ee:	46c0      	nop			; (mov r8, r8)
    46f0:	000040e9 	.word	0x000040e9
    46f4:	40000c02 	.word	0x40000c02
    46f8:	40000c00 	.word	0x40000c00
    46fc:	00004129 	.word	0x00004129

00004700 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4700:	b510      	push	{r4, lr}
    4702:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4704:	4b06      	ldr	r3, [pc, #24]	; (4720 <system_gclk_chan_get_hz+0x20>)
    4706:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4708:	4b06      	ldr	r3, [pc, #24]	; (4724 <system_gclk_chan_get_hz+0x24>)
    470a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    470c:	4b06      	ldr	r3, [pc, #24]	; (4728 <system_gclk_chan_get_hz+0x28>)
    470e:	885c      	ldrh	r4, [r3, #2]
    4710:	0524      	lsls	r4, r4, #20
    4712:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4714:	4b05      	ldr	r3, [pc, #20]	; (472c <system_gclk_chan_get_hz+0x2c>)
    4716:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4718:	0020      	movs	r0, r4
    471a:	4b05      	ldr	r3, [pc, #20]	; (4730 <system_gclk_chan_get_hz+0x30>)
    471c:	4798      	blx	r3
}
    471e:	bd10      	pop	{r4, pc}
    4720:	000040e9 	.word	0x000040e9
    4724:	40000c02 	.word	0x40000c02
    4728:	40000c00 	.word	0x40000c00
    472c:	00004129 	.word	0x00004129
    4730:	0000459d 	.word	0x0000459d

00004734 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4734:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4736:	78d3      	ldrb	r3, [r2, #3]
    4738:	2b00      	cmp	r3, #0
    473a:	d135      	bne.n	47a8 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    473c:	7813      	ldrb	r3, [r2, #0]
    473e:	2b80      	cmp	r3, #128	; 0x80
    4740:	d029      	beq.n	4796 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4742:	061b      	lsls	r3, r3, #24
    4744:	2480      	movs	r4, #128	; 0x80
    4746:	0264      	lsls	r4, r4, #9
    4748:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    474a:	7854      	ldrb	r4, [r2, #1]
    474c:	2502      	movs	r5, #2
    474e:	43ac      	bics	r4, r5
    4750:	d106      	bne.n	4760 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4752:	7894      	ldrb	r4, [r2, #2]
    4754:	2c00      	cmp	r4, #0
    4756:	d120      	bne.n	479a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4758:	2480      	movs	r4, #128	; 0x80
    475a:	02a4      	lsls	r4, r4, #10
    475c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    475e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4760:	7854      	ldrb	r4, [r2, #1]
    4762:	3c01      	subs	r4, #1
    4764:	2c01      	cmp	r4, #1
    4766:	d91c      	bls.n	47a2 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4768:	040d      	lsls	r5, r1, #16
    476a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    476c:	24a0      	movs	r4, #160	; 0xa0
    476e:	05e4      	lsls	r4, r4, #23
    4770:	432c      	orrs	r4, r5
    4772:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4774:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4776:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4778:	24d0      	movs	r4, #208	; 0xd0
    477a:	0624      	lsls	r4, r4, #24
    477c:	432c      	orrs	r4, r5
    477e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4780:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4782:	78d4      	ldrb	r4, [r2, #3]
    4784:	2c00      	cmp	r4, #0
    4786:	d122      	bne.n	47ce <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4788:	035b      	lsls	r3, r3, #13
    478a:	d51c      	bpl.n	47c6 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    478c:	7893      	ldrb	r3, [r2, #2]
    478e:	2b01      	cmp	r3, #1
    4790:	d01e      	beq.n	47d0 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4792:	6141      	str	r1, [r0, #20]
    4794:	e017      	b.n	47c6 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4796:	2300      	movs	r3, #0
    4798:	e7d7      	b.n	474a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    479a:	24c0      	movs	r4, #192	; 0xc0
    479c:	02e4      	lsls	r4, r4, #11
    479e:	4323      	orrs	r3, r4
    47a0:	e7dd      	b.n	475e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    47a2:	4c0d      	ldr	r4, [pc, #52]	; (47d8 <_system_pinmux_config+0xa4>)
    47a4:	4023      	ands	r3, r4
    47a6:	e7df      	b.n	4768 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    47a8:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    47aa:	040c      	lsls	r4, r1, #16
    47ac:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    47ae:	23a0      	movs	r3, #160	; 0xa0
    47b0:	05db      	lsls	r3, r3, #23
    47b2:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    47b4:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    47b6:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    47b8:	23d0      	movs	r3, #208	; 0xd0
    47ba:	061b      	lsls	r3, r3, #24
    47bc:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    47be:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    47c0:	78d3      	ldrb	r3, [r2, #3]
    47c2:	2b00      	cmp	r3, #0
    47c4:	d103      	bne.n	47ce <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    47c6:	7853      	ldrb	r3, [r2, #1]
    47c8:	3b01      	subs	r3, #1
    47ca:	2b01      	cmp	r3, #1
    47cc:	d902      	bls.n	47d4 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    47ce:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    47d0:	6181      	str	r1, [r0, #24]
    47d2:	e7f8      	b.n	47c6 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    47d4:	6081      	str	r1, [r0, #8]
}
    47d6:	e7fa      	b.n	47ce <_system_pinmux_config+0x9a>
    47d8:	fffbffff 	.word	0xfffbffff

000047dc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    47dc:	b510      	push	{r4, lr}
    47de:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    47e0:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    47e2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    47e4:	2900      	cmp	r1, #0
    47e6:	d104      	bne.n	47f2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    47e8:	0943      	lsrs	r3, r0, #5
    47ea:	01db      	lsls	r3, r3, #7
    47ec:	4905      	ldr	r1, [pc, #20]	; (4804 <system_pinmux_pin_set_config+0x28>)
    47ee:	468c      	mov	ip, r1
    47f0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    47f2:	241f      	movs	r4, #31
    47f4:	4020      	ands	r0, r4
    47f6:	2101      	movs	r1, #1
    47f8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    47fa:	0018      	movs	r0, r3
    47fc:	4b02      	ldr	r3, [pc, #8]	; (4808 <system_pinmux_pin_set_config+0x2c>)
    47fe:	4798      	blx	r3
}
    4800:	bd10      	pop	{r4, pc}
    4802:	46c0      	nop			; (mov r8, r8)
    4804:	41004400 	.word	0x41004400
    4808:	00004735 	.word	0x00004735

0000480c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    480c:	4770      	bx	lr
	...

00004810 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4810:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4812:	4b05      	ldr	r3, [pc, #20]	; (4828 <system_init+0x18>)
    4814:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4816:	4b05      	ldr	r3, [pc, #20]	; (482c <system_init+0x1c>)
    4818:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    481a:	4b05      	ldr	r3, [pc, #20]	; (4830 <system_init+0x20>)
    481c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    481e:	4b05      	ldr	r3, [pc, #20]	; (4834 <system_init+0x24>)
    4820:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4822:	4b05      	ldr	r3, [pc, #20]	; (4838 <system_init+0x28>)
    4824:	4798      	blx	r3
}
    4826:	bd10      	pop	{r4, pc}
    4828:	00004351 	.word	0x00004351
    482c:	00003cfd 	.word	0x00003cfd
    4830:	0000480d 	.word	0x0000480d
    4834:	0000480d 	.word	0x0000480d
    4838:	0000480d 	.word	0x0000480d

0000483c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    483c:	e7fe      	b.n	483c <Dummy_Handler>
	...

00004840 <Reset_Handler>:
{
    4840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    4842:	4a2a      	ldr	r2, [pc, #168]	; (48ec <Reset_Handler+0xac>)
    4844:	4b2a      	ldr	r3, [pc, #168]	; (48f0 <Reset_Handler+0xb0>)
    4846:	429a      	cmp	r2, r3
    4848:	d011      	beq.n	486e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    484a:	001a      	movs	r2, r3
    484c:	4b29      	ldr	r3, [pc, #164]	; (48f4 <Reset_Handler+0xb4>)
    484e:	429a      	cmp	r2, r3
    4850:	d20d      	bcs.n	486e <Reset_Handler+0x2e>
    4852:	4a29      	ldr	r2, [pc, #164]	; (48f8 <Reset_Handler+0xb8>)
    4854:	3303      	adds	r3, #3
    4856:	1a9b      	subs	r3, r3, r2
    4858:	089b      	lsrs	r3, r3, #2
    485a:	3301      	adds	r3, #1
    485c:	009b      	lsls	r3, r3, #2
    485e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    4860:	4823      	ldr	r0, [pc, #140]	; (48f0 <Reset_Handler+0xb0>)
    4862:	4922      	ldr	r1, [pc, #136]	; (48ec <Reset_Handler+0xac>)
    4864:	588c      	ldr	r4, [r1, r2]
    4866:	5084      	str	r4, [r0, r2]
    4868:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    486a:	429a      	cmp	r2, r3
    486c:	d1fa      	bne.n	4864 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    486e:	4a23      	ldr	r2, [pc, #140]	; (48fc <Reset_Handler+0xbc>)
    4870:	4b23      	ldr	r3, [pc, #140]	; (4900 <Reset_Handler+0xc0>)
    4872:	429a      	cmp	r2, r3
    4874:	d20a      	bcs.n	488c <Reset_Handler+0x4c>
    4876:	43d3      	mvns	r3, r2
    4878:	4921      	ldr	r1, [pc, #132]	; (4900 <Reset_Handler+0xc0>)
    487a:	185b      	adds	r3, r3, r1
    487c:	2103      	movs	r1, #3
    487e:	438b      	bics	r3, r1
    4880:	3304      	adds	r3, #4
    4882:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    4884:	2100      	movs	r1, #0
    4886:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    4888:	4293      	cmp	r3, r2
    488a:	d1fc      	bne.n	4886 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    488c:	4a1d      	ldr	r2, [pc, #116]	; (4904 <Reset_Handler+0xc4>)
    488e:	21ff      	movs	r1, #255	; 0xff
    4890:	4b1d      	ldr	r3, [pc, #116]	; (4908 <Reset_Handler+0xc8>)
    4892:	438b      	bics	r3, r1
    4894:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    4896:	39fd      	subs	r1, #253	; 0xfd
    4898:	2390      	movs	r3, #144	; 0x90
    489a:	005b      	lsls	r3, r3, #1
    489c:	4a1b      	ldr	r2, [pc, #108]	; (490c <Reset_Handler+0xcc>)
    489e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    48a0:	4a1b      	ldr	r2, [pc, #108]	; (4910 <Reset_Handler+0xd0>)
    48a2:	78d3      	ldrb	r3, [r2, #3]
    48a4:	2503      	movs	r5, #3
    48a6:	43ab      	bics	r3, r5
    48a8:	2402      	movs	r4, #2
    48aa:	4323      	orrs	r3, r4
    48ac:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    48ae:	78d3      	ldrb	r3, [r2, #3]
    48b0:	270c      	movs	r7, #12
    48b2:	43bb      	bics	r3, r7
    48b4:	2608      	movs	r6, #8
    48b6:	4333      	orrs	r3, r6
    48b8:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    48ba:	4b16      	ldr	r3, [pc, #88]	; (4914 <Reset_Handler+0xd4>)
    48bc:	7b98      	ldrb	r0, [r3, #14]
    48be:	2230      	movs	r2, #48	; 0x30
    48c0:	4390      	bics	r0, r2
    48c2:	2220      	movs	r2, #32
    48c4:	4310      	orrs	r0, r2
    48c6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    48c8:	7b99      	ldrb	r1, [r3, #14]
    48ca:	43b9      	bics	r1, r7
    48cc:	4331      	orrs	r1, r6
    48ce:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    48d0:	7b9a      	ldrb	r2, [r3, #14]
    48d2:	43aa      	bics	r2, r5
    48d4:	4322      	orrs	r2, r4
    48d6:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    48d8:	4a0f      	ldr	r2, [pc, #60]	; (4918 <Reset_Handler+0xd8>)
    48da:	6853      	ldr	r3, [r2, #4]
    48dc:	2180      	movs	r1, #128	; 0x80
    48de:	430b      	orrs	r3, r1
    48e0:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    48e2:	4b0e      	ldr	r3, [pc, #56]	; (491c <Reset_Handler+0xdc>)
    48e4:	4798      	blx	r3
        main();
    48e6:	4b0e      	ldr	r3, [pc, #56]	; (4920 <Reset_Handler+0xe0>)
    48e8:	4798      	blx	r3
    48ea:	e7fe      	b.n	48ea <Reset_Handler+0xaa>
    48ec:	00008400 	.word	0x00008400
    48f0:	20000000 	.word	0x20000000
    48f4:	20000074 	.word	0x20000074
    48f8:	20000004 	.word	0x20000004
    48fc:	20000074 	.word	0x20000074
    4900:	20005338 	.word	0x20005338
    4904:	e000ed00 	.word	0xe000ed00
    4908:	00000000 	.word	0x00000000
    490c:	41007000 	.word	0x41007000
    4910:	41005000 	.word	0x41005000
    4914:	41004800 	.word	0x41004800
    4918:	41004000 	.word	0x41004000
    491c:	000076cd 	.word	0x000076cd
    4920:	00004949 	.word	0x00004949

00004924 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    4924:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    4926:	4a06      	ldr	r2, [pc, #24]	; (4940 <_sbrk+0x1c>)
    4928:	6812      	ldr	r2, [r2, #0]
    492a:	2a00      	cmp	r2, #0
    492c:	d004      	beq.n	4938 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    492e:	4a04      	ldr	r2, [pc, #16]	; (4940 <_sbrk+0x1c>)
    4930:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    4932:	18c3      	adds	r3, r0, r3
    4934:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    4936:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    4938:	4902      	ldr	r1, [pc, #8]	; (4944 <_sbrk+0x20>)
    493a:	4a01      	ldr	r2, [pc, #4]	; (4940 <_sbrk+0x1c>)
    493c:	6011      	str	r1, [r2, #0]
    493e:	e7f6      	b.n	492e <_sbrk+0xa>
    4940:	200052c4 	.word	0x200052c4
    4944:	20007338 	.word	0x20007338

00004948 <main>:
	config_wdt.timeout_period = WDT_PERIOD_16384CLK; // Approx 0.5 seconds
	wdt_set_config(&config_wdt);
}

int main (void)
{
    4948:	b510      	push	{r4, lr}
    494a:	b082      	sub	sp, #8
	system_init();
    494c:	4b14      	ldr	r3, [pc, #80]	; (49a0 <main+0x58>)
    494e:	4798      	blx	r3
	delay_init();
    4950:	4b14      	ldr	r3, [pc, #80]	; (49a4 <main+0x5c>)
    4952:	4798      	blx	r3
	config->enable               = true;
    4954:	2301      	movs	r3, #1
    4956:	466a      	mov	r2, sp
    4958:	7053      	strb	r3, [r2, #1]
	config->clock_source         = GCLK_GENERATOR_4;
    495a:	2204      	movs	r2, #4
    495c:	4669      	mov	r1, sp
    495e:	708a      	strb	r2, [r1, #2]
	config->timeout_period       = WDT_PERIOD_16384CLK;
    4960:	3208      	adds	r2, #8
    4962:	70ca      	strb	r2, [r1, #3]
	config->window_period        = WDT_PERIOD_NONE;
    4964:	2200      	movs	r2, #0
    4966:	710a      	strb	r2, [r1, #4]
	config->early_warning_period = WDT_PERIOD_NONE;
    4968:	714a      	strb	r2, [r1, #5]
	config_wdt.always_on = true; // Cannot be turned off
    496a:	700b      	strb	r3, [r1, #0]
	wdt_set_config(&config_wdt);
    496c:	4668      	mov	r0, sp
    496e:	4b0e      	ldr	r3, [pc, #56]	; (49a8 <main+0x60>)
    4970:	4798      	blx	r3
	
	// Enable WDT
	configure_wdt();
	
	// Set up application tasks.
	create_monitor_task(taskMONITOR_TASK_STACK_SIZE, taskMONITOR_TASK_PRIORITY);
    4972:	2103      	movs	r1, #3
    4974:	2080      	movs	r0, #128	; 0x80
    4976:	0040      	lsls	r0, r0, #1
    4978:	4b0c      	ldr	r3, [pc, #48]	; (49ac <main+0x64>)
    497a:	4798      	blx	r3
	create_control_task(taskCONTROL_TASK_STACK_SIZE, taskCONTROL_TASK_PRIORITY);
    497c:	2480      	movs	r4, #128	; 0x80
    497e:	00a4      	lsls	r4, r4, #2
    4980:	2102      	movs	r1, #2
    4982:	0020      	movs	r0, r4
    4984:	4b0a      	ldr	r3, [pc, #40]	; (49b0 <main+0x68>)
    4986:	4798      	blx	r3
	create_sensor_task(taskSENSOR_TASK_STACK_SIZE, taskSENSOR_TASK_PRIORITY);
    4988:	2102      	movs	r1, #2
    498a:	0020      	movs	r0, r4
    498c:	4b09      	ldr	r3, [pc, #36]	; (49b4 <main+0x6c>)
    498e:	4798      	blx	r3
	create_hmi_task(taskHMI_TASK_STACK_SIZE, taskHMI_TASK_PRIORITY);
    4990:	2101      	movs	r1, #1
    4992:	0020      	movs	r0, r4
    4994:	4b08      	ldr	r3, [pc, #32]	; (49b8 <main+0x70>)
    4996:	4798      	blx	r3

	vTaskStartScheduler();
    4998:	4b08      	ldr	r3, [pc, #32]	; (49bc <main+0x74>)
    499a:	4798      	blx	r3
    499c:	e7fe      	b.n	499c <main+0x54>
    499e:	46c0      	nop			; (mov r8, r8)
    49a0:	00004811 	.word	0x00004811
    49a4:	00003cf9 	.word	0x00003cf9
    49a8:	000038f9 	.word	0x000038f9
    49ac:	00002299 	.word	0x00002299
    49b0:	00001ffd 	.word	0x00001ffd
    49b4:	000023ad 	.word	0x000023ad
    49b8:	000020a5 	.word	0x000020a5
    49bc:	00002e71 	.word	0x00002e71

000049c0 <vApplicationMallocFailedHook>:
void vApplicationMallocFailedHook(void);

void vApplicationMallocFailedHook(void)
{
	/* Only called if configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    49c0:	b672      	cpsid	i
    49c2:	e7fe      	b.n	49c2 <vApplicationMallocFailedHook+0x2>

000049c4 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void);

void vApplicationIdleHook(void)
{
    49c4:	b510      	push	{r4, lr}
	/* Only called if configUSE_IDLE_HOOK is not set to 0 in FreeRTOSConfig.h */
	// There must be time spent in idle tick, or system will reset
	wdt_reset_count();
    49c6:	4b01      	ldr	r3, [pc, #4]	; (49cc <vApplicationIdleHook+0x8>)
    49c8:	4798      	blx	r3
}
    49ca:	bd10      	pop	{r4, pc}
    49cc:	000039f9 	.word	0x000039f9

000049d0 <vApplicationTickHook>:

void vApplicationTickHook(void)
{
	/* This function will be called by each tick interrupt if
	configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h */
}
    49d0:	4770      	bx	lr

000049d2 <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(void);

void vApplicationStackOverflowHook(void)
{
	/* Only called if configCHECK_FOR_STACK_OVERFLOW is not set to 0 in FreeRTOSConfig.h */
	taskDISABLE_INTERRUPTS();
    49d2:	b672      	cpsid	i
    49d4:	e7fe      	b.n	49d4 <vApplicationStackOverflowHook+0x2>

000049d6 <HardFault_Handler>:
	{
	}
}

ISR(HardFault_Handler)
{
    49d6:	e7fe      	b.n	49d6 <HardFault_Handler>

000049d8 <__udivsi3>:
    49d8:	2200      	movs	r2, #0
    49da:	0843      	lsrs	r3, r0, #1
    49dc:	428b      	cmp	r3, r1
    49de:	d374      	bcc.n	4aca <__udivsi3+0xf2>
    49e0:	0903      	lsrs	r3, r0, #4
    49e2:	428b      	cmp	r3, r1
    49e4:	d35f      	bcc.n	4aa6 <__udivsi3+0xce>
    49e6:	0a03      	lsrs	r3, r0, #8
    49e8:	428b      	cmp	r3, r1
    49ea:	d344      	bcc.n	4a76 <__udivsi3+0x9e>
    49ec:	0b03      	lsrs	r3, r0, #12
    49ee:	428b      	cmp	r3, r1
    49f0:	d328      	bcc.n	4a44 <__udivsi3+0x6c>
    49f2:	0c03      	lsrs	r3, r0, #16
    49f4:	428b      	cmp	r3, r1
    49f6:	d30d      	bcc.n	4a14 <__udivsi3+0x3c>
    49f8:	22ff      	movs	r2, #255	; 0xff
    49fa:	0209      	lsls	r1, r1, #8
    49fc:	ba12      	rev	r2, r2
    49fe:	0c03      	lsrs	r3, r0, #16
    4a00:	428b      	cmp	r3, r1
    4a02:	d302      	bcc.n	4a0a <__udivsi3+0x32>
    4a04:	1212      	asrs	r2, r2, #8
    4a06:	0209      	lsls	r1, r1, #8
    4a08:	d065      	beq.n	4ad6 <__udivsi3+0xfe>
    4a0a:	0b03      	lsrs	r3, r0, #12
    4a0c:	428b      	cmp	r3, r1
    4a0e:	d319      	bcc.n	4a44 <__udivsi3+0x6c>
    4a10:	e000      	b.n	4a14 <__udivsi3+0x3c>
    4a12:	0a09      	lsrs	r1, r1, #8
    4a14:	0bc3      	lsrs	r3, r0, #15
    4a16:	428b      	cmp	r3, r1
    4a18:	d301      	bcc.n	4a1e <__udivsi3+0x46>
    4a1a:	03cb      	lsls	r3, r1, #15
    4a1c:	1ac0      	subs	r0, r0, r3
    4a1e:	4152      	adcs	r2, r2
    4a20:	0b83      	lsrs	r3, r0, #14
    4a22:	428b      	cmp	r3, r1
    4a24:	d301      	bcc.n	4a2a <__udivsi3+0x52>
    4a26:	038b      	lsls	r3, r1, #14
    4a28:	1ac0      	subs	r0, r0, r3
    4a2a:	4152      	adcs	r2, r2
    4a2c:	0b43      	lsrs	r3, r0, #13
    4a2e:	428b      	cmp	r3, r1
    4a30:	d301      	bcc.n	4a36 <__udivsi3+0x5e>
    4a32:	034b      	lsls	r3, r1, #13
    4a34:	1ac0      	subs	r0, r0, r3
    4a36:	4152      	adcs	r2, r2
    4a38:	0b03      	lsrs	r3, r0, #12
    4a3a:	428b      	cmp	r3, r1
    4a3c:	d301      	bcc.n	4a42 <__udivsi3+0x6a>
    4a3e:	030b      	lsls	r3, r1, #12
    4a40:	1ac0      	subs	r0, r0, r3
    4a42:	4152      	adcs	r2, r2
    4a44:	0ac3      	lsrs	r3, r0, #11
    4a46:	428b      	cmp	r3, r1
    4a48:	d301      	bcc.n	4a4e <__udivsi3+0x76>
    4a4a:	02cb      	lsls	r3, r1, #11
    4a4c:	1ac0      	subs	r0, r0, r3
    4a4e:	4152      	adcs	r2, r2
    4a50:	0a83      	lsrs	r3, r0, #10
    4a52:	428b      	cmp	r3, r1
    4a54:	d301      	bcc.n	4a5a <__udivsi3+0x82>
    4a56:	028b      	lsls	r3, r1, #10
    4a58:	1ac0      	subs	r0, r0, r3
    4a5a:	4152      	adcs	r2, r2
    4a5c:	0a43      	lsrs	r3, r0, #9
    4a5e:	428b      	cmp	r3, r1
    4a60:	d301      	bcc.n	4a66 <__udivsi3+0x8e>
    4a62:	024b      	lsls	r3, r1, #9
    4a64:	1ac0      	subs	r0, r0, r3
    4a66:	4152      	adcs	r2, r2
    4a68:	0a03      	lsrs	r3, r0, #8
    4a6a:	428b      	cmp	r3, r1
    4a6c:	d301      	bcc.n	4a72 <__udivsi3+0x9a>
    4a6e:	020b      	lsls	r3, r1, #8
    4a70:	1ac0      	subs	r0, r0, r3
    4a72:	4152      	adcs	r2, r2
    4a74:	d2cd      	bcs.n	4a12 <__udivsi3+0x3a>
    4a76:	09c3      	lsrs	r3, r0, #7
    4a78:	428b      	cmp	r3, r1
    4a7a:	d301      	bcc.n	4a80 <__udivsi3+0xa8>
    4a7c:	01cb      	lsls	r3, r1, #7
    4a7e:	1ac0      	subs	r0, r0, r3
    4a80:	4152      	adcs	r2, r2
    4a82:	0983      	lsrs	r3, r0, #6
    4a84:	428b      	cmp	r3, r1
    4a86:	d301      	bcc.n	4a8c <__udivsi3+0xb4>
    4a88:	018b      	lsls	r3, r1, #6
    4a8a:	1ac0      	subs	r0, r0, r3
    4a8c:	4152      	adcs	r2, r2
    4a8e:	0943      	lsrs	r3, r0, #5
    4a90:	428b      	cmp	r3, r1
    4a92:	d301      	bcc.n	4a98 <__udivsi3+0xc0>
    4a94:	014b      	lsls	r3, r1, #5
    4a96:	1ac0      	subs	r0, r0, r3
    4a98:	4152      	adcs	r2, r2
    4a9a:	0903      	lsrs	r3, r0, #4
    4a9c:	428b      	cmp	r3, r1
    4a9e:	d301      	bcc.n	4aa4 <__udivsi3+0xcc>
    4aa0:	010b      	lsls	r3, r1, #4
    4aa2:	1ac0      	subs	r0, r0, r3
    4aa4:	4152      	adcs	r2, r2
    4aa6:	08c3      	lsrs	r3, r0, #3
    4aa8:	428b      	cmp	r3, r1
    4aaa:	d301      	bcc.n	4ab0 <__udivsi3+0xd8>
    4aac:	00cb      	lsls	r3, r1, #3
    4aae:	1ac0      	subs	r0, r0, r3
    4ab0:	4152      	adcs	r2, r2
    4ab2:	0883      	lsrs	r3, r0, #2
    4ab4:	428b      	cmp	r3, r1
    4ab6:	d301      	bcc.n	4abc <__udivsi3+0xe4>
    4ab8:	008b      	lsls	r3, r1, #2
    4aba:	1ac0      	subs	r0, r0, r3
    4abc:	4152      	adcs	r2, r2
    4abe:	0843      	lsrs	r3, r0, #1
    4ac0:	428b      	cmp	r3, r1
    4ac2:	d301      	bcc.n	4ac8 <__udivsi3+0xf0>
    4ac4:	004b      	lsls	r3, r1, #1
    4ac6:	1ac0      	subs	r0, r0, r3
    4ac8:	4152      	adcs	r2, r2
    4aca:	1a41      	subs	r1, r0, r1
    4acc:	d200      	bcs.n	4ad0 <__udivsi3+0xf8>
    4ace:	4601      	mov	r1, r0
    4ad0:	4152      	adcs	r2, r2
    4ad2:	4610      	mov	r0, r2
    4ad4:	4770      	bx	lr
    4ad6:	e7ff      	b.n	4ad8 <__udivsi3+0x100>
    4ad8:	b501      	push	{r0, lr}
    4ada:	2000      	movs	r0, #0
    4adc:	f000 f806 	bl	4aec <__aeabi_idiv0>
    4ae0:	bd02      	pop	{r1, pc}
    4ae2:	46c0      	nop			; (mov r8, r8)

00004ae4 <__aeabi_uidivmod>:
    4ae4:	2900      	cmp	r1, #0
    4ae6:	d0f7      	beq.n	4ad8 <__udivsi3+0x100>
    4ae8:	e776      	b.n	49d8 <__udivsi3>
    4aea:	4770      	bx	lr

00004aec <__aeabi_idiv0>:
    4aec:	4770      	bx	lr
    4aee:	46c0      	nop			; (mov r8, r8)

00004af0 <__aeabi_cdrcmple>:
    4af0:	4684      	mov	ip, r0
    4af2:	1c10      	adds	r0, r2, #0
    4af4:	4662      	mov	r2, ip
    4af6:	468c      	mov	ip, r1
    4af8:	1c19      	adds	r1, r3, #0
    4afa:	4663      	mov	r3, ip
    4afc:	e000      	b.n	4b00 <__aeabi_cdcmpeq>
    4afe:	46c0      	nop			; (mov r8, r8)

00004b00 <__aeabi_cdcmpeq>:
    4b00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4b02:	f001 fe43 	bl	678c <__ledf2>
    4b06:	2800      	cmp	r0, #0
    4b08:	d401      	bmi.n	4b0e <__aeabi_cdcmpeq+0xe>
    4b0a:	2100      	movs	r1, #0
    4b0c:	42c8      	cmn	r0, r1
    4b0e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004b10 <__aeabi_dcmpeq>:
    4b10:	b510      	push	{r4, lr}
    4b12:	f001 fd9d 	bl	6650 <__eqdf2>
    4b16:	4240      	negs	r0, r0
    4b18:	3001      	adds	r0, #1
    4b1a:	bd10      	pop	{r4, pc}

00004b1c <__aeabi_dcmplt>:
    4b1c:	b510      	push	{r4, lr}
    4b1e:	f001 fe35 	bl	678c <__ledf2>
    4b22:	2800      	cmp	r0, #0
    4b24:	db01      	blt.n	4b2a <__aeabi_dcmplt+0xe>
    4b26:	2000      	movs	r0, #0
    4b28:	bd10      	pop	{r4, pc}
    4b2a:	2001      	movs	r0, #1
    4b2c:	bd10      	pop	{r4, pc}
    4b2e:	46c0      	nop			; (mov r8, r8)

00004b30 <__aeabi_dcmple>:
    4b30:	b510      	push	{r4, lr}
    4b32:	f001 fe2b 	bl	678c <__ledf2>
    4b36:	2800      	cmp	r0, #0
    4b38:	dd01      	ble.n	4b3e <__aeabi_dcmple+0xe>
    4b3a:	2000      	movs	r0, #0
    4b3c:	bd10      	pop	{r4, pc}
    4b3e:	2001      	movs	r0, #1
    4b40:	bd10      	pop	{r4, pc}
    4b42:	46c0      	nop			; (mov r8, r8)

00004b44 <__aeabi_dcmpgt>:
    4b44:	b510      	push	{r4, lr}
    4b46:	f001 fdbd 	bl	66c4 <__gedf2>
    4b4a:	2800      	cmp	r0, #0
    4b4c:	dc01      	bgt.n	4b52 <__aeabi_dcmpgt+0xe>
    4b4e:	2000      	movs	r0, #0
    4b50:	bd10      	pop	{r4, pc}
    4b52:	2001      	movs	r0, #1
    4b54:	bd10      	pop	{r4, pc}
    4b56:	46c0      	nop			; (mov r8, r8)

00004b58 <__aeabi_dcmpge>:
    4b58:	b510      	push	{r4, lr}
    4b5a:	f001 fdb3 	bl	66c4 <__gedf2>
    4b5e:	2800      	cmp	r0, #0
    4b60:	da01      	bge.n	4b66 <__aeabi_dcmpge+0xe>
    4b62:	2000      	movs	r0, #0
    4b64:	bd10      	pop	{r4, pc}
    4b66:	2001      	movs	r0, #1
    4b68:	bd10      	pop	{r4, pc}
    4b6a:	46c0      	nop			; (mov r8, r8)

00004b6c <__aeabi_cfrcmple>:
    4b6c:	4684      	mov	ip, r0
    4b6e:	1c08      	adds	r0, r1, #0
    4b70:	4661      	mov	r1, ip
    4b72:	e7ff      	b.n	4b74 <__aeabi_cfcmpeq>

00004b74 <__aeabi_cfcmpeq>:
    4b74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4b76:	f000 fb73 	bl	5260 <__lesf2>
    4b7a:	2800      	cmp	r0, #0
    4b7c:	d401      	bmi.n	4b82 <__aeabi_cfcmpeq+0xe>
    4b7e:	2100      	movs	r1, #0
    4b80:	42c8      	cmn	r0, r1
    4b82:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004b84 <__aeabi_fcmpeq>:
    4b84:	b510      	push	{r4, lr}
    4b86:	f000 fb05 	bl	5194 <__eqsf2>
    4b8a:	4240      	negs	r0, r0
    4b8c:	3001      	adds	r0, #1
    4b8e:	bd10      	pop	{r4, pc}

00004b90 <__aeabi_fcmplt>:
    4b90:	b510      	push	{r4, lr}
    4b92:	f000 fb65 	bl	5260 <__lesf2>
    4b96:	2800      	cmp	r0, #0
    4b98:	db01      	blt.n	4b9e <__aeabi_fcmplt+0xe>
    4b9a:	2000      	movs	r0, #0
    4b9c:	bd10      	pop	{r4, pc}
    4b9e:	2001      	movs	r0, #1
    4ba0:	bd10      	pop	{r4, pc}
    4ba2:	46c0      	nop			; (mov r8, r8)

00004ba4 <__aeabi_fcmple>:
    4ba4:	b510      	push	{r4, lr}
    4ba6:	f000 fb5b 	bl	5260 <__lesf2>
    4baa:	2800      	cmp	r0, #0
    4bac:	dd01      	ble.n	4bb2 <__aeabi_fcmple+0xe>
    4bae:	2000      	movs	r0, #0
    4bb0:	bd10      	pop	{r4, pc}
    4bb2:	2001      	movs	r0, #1
    4bb4:	bd10      	pop	{r4, pc}
    4bb6:	46c0      	nop			; (mov r8, r8)

00004bb8 <__aeabi_fcmpgt>:
    4bb8:	b510      	push	{r4, lr}
    4bba:	f000 fb11 	bl	51e0 <__gesf2>
    4bbe:	2800      	cmp	r0, #0
    4bc0:	dc01      	bgt.n	4bc6 <__aeabi_fcmpgt+0xe>
    4bc2:	2000      	movs	r0, #0
    4bc4:	bd10      	pop	{r4, pc}
    4bc6:	2001      	movs	r0, #1
    4bc8:	bd10      	pop	{r4, pc}
    4bca:	46c0      	nop			; (mov r8, r8)

00004bcc <__aeabi_fcmpge>:
    4bcc:	b510      	push	{r4, lr}
    4bce:	f000 fb07 	bl	51e0 <__gesf2>
    4bd2:	2800      	cmp	r0, #0
    4bd4:	da01      	bge.n	4bda <__aeabi_fcmpge+0xe>
    4bd6:	2000      	movs	r0, #0
    4bd8:	bd10      	pop	{r4, pc}
    4bda:	2001      	movs	r0, #1
    4bdc:	bd10      	pop	{r4, pc}
    4bde:	46c0      	nop			; (mov r8, r8)

00004be0 <__aeabi_fadd>:
    4be0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4be2:	46c6      	mov	lr, r8
    4be4:	024e      	lsls	r6, r1, #9
    4be6:	0247      	lsls	r7, r0, #9
    4be8:	0a76      	lsrs	r6, r6, #9
    4bea:	0a7b      	lsrs	r3, r7, #9
    4bec:	0044      	lsls	r4, r0, #1
    4bee:	0fc5      	lsrs	r5, r0, #31
    4bf0:	00f7      	lsls	r7, r6, #3
    4bf2:	0048      	lsls	r0, r1, #1
    4bf4:	4698      	mov	r8, r3
    4bf6:	b500      	push	{lr}
    4bf8:	0e24      	lsrs	r4, r4, #24
    4bfa:	002a      	movs	r2, r5
    4bfc:	00db      	lsls	r3, r3, #3
    4bfe:	0e00      	lsrs	r0, r0, #24
    4c00:	0fc9      	lsrs	r1, r1, #31
    4c02:	46bc      	mov	ip, r7
    4c04:	428d      	cmp	r5, r1
    4c06:	d067      	beq.n	4cd8 <__aeabi_fadd+0xf8>
    4c08:	1a22      	subs	r2, r4, r0
    4c0a:	2a00      	cmp	r2, #0
    4c0c:	dc00      	bgt.n	4c10 <__aeabi_fadd+0x30>
    4c0e:	e0a5      	b.n	4d5c <__aeabi_fadd+0x17c>
    4c10:	2800      	cmp	r0, #0
    4c12:	d13a      	bne.n	4c8a <__aeabi_fadd+0xaa>
    4c14:	2f00      	cmp	r7, #0
    4c16:	d100      	bne.n	4c1a <__aeabi_fadd+0x3a>
    4c18:	e093      	b.n	4d42 <__aeabi_fadd+0x162>
    4c1a:	1e51      	subs	r1, r2, #1
    4c1c:	2900      	cmp	r1, #0
    4c1e:	d000      	beq.n	4c22 <__aeabi_fadd+0x42>
    4c20:	e0bc      	b.n	4d9c <__aeabi_fadd+0x1bc>
    4c22:	2401      	movs	r4, #1
    4c24:	1bdb      	subs	r3, r3, r7
    4c26:	015a      	lsls	r2, r3, #5
    4c28:	d546      	bpl.n	4cb8 <__aeabi_fadd+0xd8>
    4c2a:	019b      	lsls	r3, r3, #6
    4c2c:	099e      	lsrs	r6, r3, #6
    4c2e:	0030      	movs	r0, r6
    4c30:	f002 fd2e 	bl	7690 <__clzsi2>
    4c34:	3805      	subs	r0, #5
    4c36:	4086      	lsls	r6, r0
    4c38:	4284      	cmp	r4, r0
    4c3a:	dd00      	ble.n	4c3e <__aeabi_fadd+0x5e>
    4c3c:	e09d      	b.n	4d7a <__aeabi_fadd+0x19a>
    4c3e:	1b04      	subs	r4, r0, r4
    4c40:	0032      	movs	r2, r6
    4c42:	2020      	movs	r0, #32
    4c44:	3401      	adds	r4, #1
    4c46:	40e2      	lsrs	r2, r4
    4c48:	1b04      	subs	r4, r0, r4
    4c4a:	40a6      	lsls	r6, r4
    4c4c:	0033      	movs	r3, r6
    4c4e:	1e5e      	subs	r6, r3, #1
    4c50:	41b3      	sbcs	r3, r6
    4c52:	2400      	movs	r4, #0
    4c54:	4313      	orrs	r3, r2
    4c56:	075a      	lsls	r2, r3, #29
    4c58:	d004      	beq.n	4c64 <__aeabi_fadd+0x84>
    4c5a:	220f      	movs	r2, #15
    4c5c:	401a      	ands	r2, r3
    4c5e:	2a04      	cmp	r2, #4
    4c60:	d000      	beq.n	4c64 <__aeabi_fadd+0x84>
    4c62:	3304      	adds	r3, #4
    4c64:	015a      	lsls	r2, r3, #5
    4c66:	d529      	bpl.n	4cbc <__aeabi_fadd+0xdc>
    4c68:	3401      	adds	r4, #1
    4c6a:	2cff      	cmp	r4, #255	; 0xff
    4c6c:	d100      	bne.n	4c70 <__aeabi_fadd+0x90>
    4c6e:	e081      	b.n	4d74 <__aeabi_fadd+0x194>
    4c70:	002a      	movs	r2, r5
    4c72:	019b      	lsls	r3, r3, #6
    4c74:	0a5b      	lsrs	r3, r3, #9
    4c76:	b2e4      	uxtb	r4, r4
    4c78:	025b      	lsls	r3, r3, #9
    4c7a:	05e4      	lsls	r4, r4, #23
    4c7c:	0a58      	lsrs	r0, r3, #9
    4c7e:	07d2      	lsls	r2, r2, #31
    4c80:	4320      	orrs	r0, r4
    4c82:	4310      	orrs	r0, r2
    4c84:	bc04      	pop	{r2}
    4c86:	4690      	mov	r8, r2
    4c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c8a:	2cff      	cmp	r4, #255	; 0xff
    4c8c:	d0e3      	beq.n	4c56 <__aeabi_fadd+0x76>
    4c8e:	2180      	movs	r1, #128	; 0x80
    4c90:	0038      	movs	r0, r7
    4c92:	04c9      	lsls	r1, r1, #19
    4c94:	4308      	orrs	r0, r1
    4c96:	4684      	mov	ip, r0
    4c98:	2a1b      	cmp	r2, #27
    4c9a:	dd00      	ble.n	4c9e <__aeabi_fadd+0xbe>
    4c9c:	e082      	b.n	4da4 <__aeabi_fadd+0x1c4>
    4c9e:	2020      	movs	r0, #32
    4ca0:	4661      	mov	r1, ip
    4ca2:	40d1      	lsrs	r1, r2
    4ca4:	1a82      	subs	r2, r0, r2
    4ca6:	4660      	mov	r0, ip
    4ca8:	4090      	lsls	r0, r2
    4caa:	0002      	movs	r2, r0
    4cac:	1e50      	subs	r0, r2, #1
    4cae:	4182      	sbcs	r2, r0
    4cb0:	430a      	orrs	r2, r1
    4cb2:	1a9b      	subs	r3, r3, r2
    4cb4:	015a      	lsls	r2, r3, #5
    4cb6:	d4b8      	bmi.n	4c2a <__aeabi_fadd+0x4a>
    4cb8:	075a      	lsls	r2, r3, #29
    4cba:	d1ce      	bne.n	4c5a <__aeabi_fadd+0x7a>
    4cbc:	08de      	lsrs	r6, r3, #3
    4cbe:	002a      	movs	r2, r5
    4cc0:	2cff      	cmp	r4, #255	; 0xff
    4cc2:	d13a      	bne.n	4d3a <__aeabi_fadd+0x15a>
    4cc4:	2e00      	cmp	r6, #0
    4cc6:	d100      	bne.n	4cca <__aeabi_fadd+0xea>
    4cc8:	e0ae      	b.n	4e28 <__aeabi_fadd+0x248>
    4cca:	2380      	movs	r3, #128	; 0x80
    4ccc:	03db      	lsls	r3, r3, #15
    4cce:	4333      	orrs	r3, r6
    4cd0:	025b      	lsls	r3, r3, #9
    4cd2:	0a5b      	lsrs	r3, r3, #9
    4cd4:	24ff      	movs	r4, #255	; 0xff
    4cd6:	e7cf      	b.n	4c78 <__aeabi_fadd+0x98>
    4cd8:	1a21      	subs	r1, r4, r0
    4cda:	2900      	cmp	r1, #0
    4cdc:	dd52      	ble.n	4d84 <__aeabi_fadd+0x1a4>
    4cde:	2800      	cmp	r0, #0
    4ce0:	d031      	beq.n	4d46 <__aeabi_fadd+0x166>
    4ce2:	2cff      	cmp	r4, #255	; 0xff
    4ce4:	d0b7      	beq.n	4c56 <__aeabi_fadd+0x76>
    4ce6:	2080      	movs	r0, #128	; 0x80
    4ce8:	003e      	movs	r6, r7
    4cea:	04c0      	lsls	r0, r0, #19
    4cec:	4306      	orrs	r6, r0
    4cee:	46b4      	mov	ip, r6
    4cf0:	291b      	cmp	r1, #27
    4cf2:	dd00      	ble.n	4cf6 <__aeabi_fadd+0x116>
    4cf4:	e0aa      	b.n	4e4c <__aeabi_fadd+0x26c>
    4cf6:	2620      	movs	r6, #32
    4cf8:	4660      	mov	r0, ip
    4cfa:	40c8      	lsrs	r0, r1
    4cfc:	1a71      	subs	r1, r6, r1
    4cfe:	4666      	mov	r6, ip
    4d00:	408e      	lsls	r6, r1
    4d02:	0031      	movs	r1, r6
    4d04:	1e4e      	subs	r6, r1, #1
    4d06:	41b1      	sbcs	r1, r6
    4d08:	4301      	orrs	r1, r0
    4d0a:	185b      	adds	r3, r3, r1
    4d0c:	0159      	lsls	r1, r3, #5
    4d0e:	d5d3      	bpl.n	4cb8 <__aeabi_fadd+0xd8>
    4d10:	3401      	adds	r4, #1
    4d12:	2cff      	cmp	r4, #255	; 0xff
    4d14:	d100      	bne.n	4d18 <__aeabi_fadd+0x138>
    4d16:	e087      	b.n	4e28 <__aeabi_fadd+0x248>
    4d18:	2201      	movs	r2, #1
    4d1a:	4978      	ldr	r1, [pc, #480]	; (4efc <__aeabi_fadd+0x31c>)
    4d1c:	401a      	ands	r2, r3
    4d1e:	085b      	lsrs	r3, r3, #1
    4d20:	400b      	ands	r3, r1
    4d22:	4313      	orrs	r3, r2
    4d24:	e797      	b.n	4c56 <__aeabi_fadd+0x76>
    4d26:	2c00      	cmp	r4, #0
    4d28:	d000      	beq.n	4d2c <__aeabi_fadd+0x14c>
    4d2a:	e0a7      	b.n	4e7c <__aeabi_fadd+0x29c>
    4d2c:	2b00      	cmp	r3, #0
    4d2e:	d000      	beq.n	4d32 <__aeabi_fadd+0x152>
    4d30:	e0b6      	b.n	4ea0 <__aeabi_fadd+0x2c0>
    4d32:	1e3b      	subs	r3, r7, #0
    4d34:	d162      	bne.n	4dfc <__aeabi_fadd+0x21c>
    4d36:	2600      	movs	r6, #0
    4d38:	2200      	movs	r2, #0
    4d3a:	0273      	lsls	r3, r6, #9
    4d3c:	0a5b      	lsrs	r3, r3, #9
    4d3e:	b2e4      	uxtb	r4, r4
    4d40:	e79a      	b.n	4c78 <__aeabi_fadd+0x98>
    4d42:	0014      	movs	r4, r2
    4d44:	e787      	b.n	4c56 <__aeabi_fadd+0x76>
    4d46:	2f00      	cmp	r7, #0
    4d48:	d04d      	beq.n	4de6 <__aeabi_fadd+0x206>
    4d4a:	1e48      	subs	r0, r1, #1
    4d4c:	2800      	cmp	r0, #0
    4d4e:	d157      	bne.n	4e00 <__aeabi_fadd+0x220>
    4d50:	4463      	add	r3, ip
    4d52:	2401      	movs	r4, #1
    4d54:	015a      	lsls	r2, r3, #5
    4d56:	d5af      	bpl.n	4cb8 <__aeabi_fadd+0xd8>
    4d58:	2402      	movs	r4, #2
    4d5a:	e7dd      	b.n	4d18 <__aeabi_fadd+0x138>
    4d5c:	2a00      	cmp	r2, #0
    4d5e:	d124      	bne.n	4daa <__aeabi_fadd+0x1ca>
    4d60:	1c62      	adds	r2, r4, #1
    4d62:	b2d2      	uxtb	r2, r2
    4d64:	2a01      	cmp	r2, #1
    4d66:	ddde      	ble.n	4d26 <__aeabi_fadd+0x146>
    4d68:	1bde      	subs	r6, r3, r7
    4d6a:	0172      	lsls	r2, r6, #5
    4d6c:	d535      	bpl.n	4dda <__aeabi_fadd+0x1fa>
    4d6e:	1afe      	subs	r6, r7, r3
    4d70:	000d      	movs	r5, r1
    4d72:	e75c      	b.n	4c2e <__aeabi_fadd+0x4e>
    4d74:	002a      	movs	r2, r5
    4d76:	2300      	movs	r3, #0
    4d78:	e77e      	b.n	4c78 <__aeabi_fadd+0x98>
    4d7a:	0033      	movs	r3, r6
    4d7c:	4a60      	ldr	r2, [pc, #384]	; (4f00 <__aeabi_fadd+0x320>)
    4d7e:	1a24      	subs	r4, r4, r0
    4d80:	4013      	ands	r3, r2
    4d82:	e768      	b.n	4c56 <__aeabi_fadd+0x76>
    4d84:	2900      	cmp	r1, #0
    4d86:	d163      	bne.n	4e50 <__aeabi_fadd+0x270>
    4d88:	1c61      	adds	r1, r4, #1
    4d8a:	b2c8      	uxtb	r0, r1
    4d8c:	2801      	cmp	r0, #1
    4d8e:	dd4e      	ble.n	4e2e <__aeabi_fadd+0x24e>
    4d90:	29ff      	cmp	r1, #255	; 0xff
    4d92:	d049      	beq.n	4e28 <__aeabi_fadd+0x248>
    4d94:	4463      	add	r3, ip
    4d96:	085b      	lsrs	r3, r3, #1
    4d98:	000c      	movs	r4, r1
    4d9a:	e75c      	b.n	4c56 <__aeabi_fadd+0x76>
    4d9c:	2aff      	cmp	r2, #255	; 0xff
    4d9e:	d041      	beq.n	4e24 <__aeabi_fadd+0x244>
    4da0:	000a      	movs	r2, r1
    4da2:	e779      	b.n	4c98 <__aeabi_fadd+0xb8>
    4da4:	2201      	movs	r2, #1
    4da6:	1a9b      	subs	r3, r3, r2
    4da8:	e784      	b.n	4cb4 <__aeabi_fadd+0xd4>
    4daa:	2c00      	cmp	r4, #0
    4dac:	d01d      	beq.n	4dea <__aeabi_fadd+0x20a>
    4dae:	28ff      	cmp	r0, #255	; 0xff
    4db0:	d022      	beq.n	4df8 <__aeabi_fadd+0x218>
    4db2:	2480      	movs	r4, #128	; 0x80
    4db4:	04e4      	lsls	r4, r4, #19
    4db6:	4252      	negs	r2, r2
    4db8:	4323      	orrs	r3, r4
    4dba:	2a1b      	cmp	r2, #27
    4dbc:	dd00      	ble.n	4dc0 <__aeabi_fadd+0x1e0>
    4dbe:	e08a      	b.n	4ed6 <__aeabi_fadd+0x2f6>
    4dc0:	001c      	movs	r4, r3
    4dc2:	2520      	movs	r5, #32
    4dc4:	40d4      	lsrs	r4, r2
    4dc6:	1aaa      	subs	r2, r5, r2
    4dc8:	4093      	lsls	r3, r2
    4dca:	1e5a      	subs	r2, r3, #1
    4dcc:	4193      	sbcs	r3, r2
    4dce:	4323      	orrs	r3, r4
    4dd0:	4662      	mov	r2, ip
    4dd2:	0004      	movs	r4, r0
    4dd4:	1ad3      	subs	r3, r2, r3
    4dd6:	000d      	movs	r5, r1
    4dd8:	e725      	b.n	4c26 <__aeabi_fadd+0x46>
    4dda:	2e00      	cmp	r6, #0
    4ddc:	d000      	beq.n	4de0 <__aeabi_fadd+0x200>
    4dde:	e726      	b.n	4c2e <__aeabi_fadd+0x4e>
    4de0:	2200      	movs	r2, #0
    4de2:	2400      	movs	r4, #0
    4de4:	e7a9      	b.n	4d3a <__aeabi_fadd+0x15a>
    4de6:	000c      	movs	r4, r1
    4de8:	e735      	b.n	4c56 <__aeabi_fadd+0x76>
    4dea:	2b00      	cmp	r3, #0
    4dec:	d04d      	beq.n	4e8a <__aeabi_fadd+0x2aa>
    4dee:	43d2      	mvns	r2, r2
    4df0:	2a00      	cmp	r2, #0
    4df2:	d0ed      	beq.n	4dd0 <__aeabi_fadd+0x1f0>
    4df4:	28ff      	cmp	r0, #255	; 0xff
    4df6:	d1e0      	bne.n	4dba <__aeabi_fadd+0x1da>
    4df8:	4663      	mov	r3, ip
    4dfa:	24ff      	movs	r4, #255	; 0xff
    4dfc:	000d      	movs	r5, r1
    4dfe:	e72a      	b.n	4c56 <__aeabi_fadd+0x76>
    4e00:	29ff      	cmp	r1, #255	; 0xff
    4e02:	d00f      	beq.n	4e24 <__aeabi_fadd+0x244>
    4e04:	0001      	movs	r1, r0
    4e06:	e773      	b.n	4cf0 <__aeabi_fadd+0x110>
    4e08:	2b00      	cmp	r3, #0
    4e0a:	d061      	beq.n	4ed0 <__aeabi_fadd+0x2f0>
    4e0c:	24ff      	movs	r4, #255	; 0xff
    4e0e:	2f00      	cmp	r7, #0
    4e10:	d100      	bne.n	4e14 <__aeabi_fadd+0x234>
    4e12:	e720      	b.n	4c56 <__aeabi_fadd+0x76>
    4e14:	2280      	movs	r2, #128	; 0x80
    4e16:	4641      	mov	r1, r8
    4e18:	03d2      	lsls	r2, r2, #15
    4e1a:	4211      	tst	r1, r2
    4e1c:	d002      	beq.n	4e24 <__aeabi_fadd+0x244>
    4e1e:	4216      	tst	r6, r2
    4e20:	d100      	bne.n	4e24 <__aeabi_fadd+0x244>
    4e22:	003b      	movs	r3, r7
    4e24:	24ff      	movs	r4, #255	; 0xff
    4e26:	e716      	b.n	4c56 <__aeabi_fadd+0x76>
    4e28:	24ff      	movs	r4, #255	; 0xff
    4e2a:	2300      	movs	r3, #0
    4e2c:	e724      	b.n	4c78 <__aeabi_fadd+0x98>
    4e2e:	2c00      	cmp	r4, #0
    4e30:	d1ea      	bne.n	4e08 <__aeabi_fadd+0x228>
    4e32:	2b00      	cmp	r3, #0
    4e34:	d058      	beq.n	4ee8 <__aeabi_fadd+0x308>
    4e36:	2f00      	cmp	r7, #0
    4e38:	d100      	bne.n	4e3c <__aeabi_fadd+0x25c>
    4e3a:	e70c      	b.n	4c56 <__aeabi_fadd+0x76>
    4e3c:	4463      	add	r3, ip
    4e3e:	015a      	lsls	r2, r3, #5
    4e40:	d400      	bmi.n	4e44 <__aeabi_fadd+0x264>
    4e42:	e739      	b.n	4cb8 <__aeabi_fadd+0xd8>
    4e44:	4a2e      	ldr	r2, [pc, #184]	; (4f00 <__aeabi_fadd+0x320>)
    4e46:	000c      	movs	r4, r1
    4e48:	4013      	ands	r3, r2
    4e4a:	e704      	b.n	4c56 <__aeabi_fadd+0x76>
    4e4c:	2101      	movs	r1, #1
    4e4e:	e75c      	b.n	4d0a <__aeabi_fadd+0x12a>
    4e50:	2c00      	cmp	r4, #0
    4e52:	d11e      	bne.n	4e92 <__aeabi_fadd+0x2b2>
    4e54:	2b00      	cmp	r3, #0
    4e56:	d040      	beq.n	4eda <__aeabi_fadd+0x2fa>
    4e58:	43c9      	mvns	r1, r1
    4e5a:	2900      	cmp	r1, #0
    4e5c:	d00b      	beq.n	4e76 <__aeabi_fadd+0x296>
    4e5e:	28ff      	cmp	r0, #255	; 0xff
    4e60:	d036      	beq.n	4ed0 <__aeabi_fadd+0x2f0>
    4e62:	291b      	cmp	r1, #27
    4e64:	dc47      	bgt.n	4ef6 <__aeabi_fadd+0x316>
    4e66:	001c      	movs	r4, r3
    4e68:	2620      	movs	r6, #32
    4e6a:	40cc      	lsrs	r4, r1
    4e6c:	1a71      	subs	r1, r6, r1
    4e6e:	408b      	lsls	r3, r1
    4e70:	1e59      	subs	r1, r3, #1
    4e72:	418b      	sbcs	r3, r1
    4e74:	4323      	orrs	r3, r4
    4e76:	4463      	add	r3, ip
    4e78:	0004      	movs	r4, r0
    4e7a:	e747      	b.n	4d0c <__aeabi_fadd+0x12c>
    4e7c:	2b00      	cmp	r3, #0
    4e7e:	d118      	bne.n	4eb2 <__aeabi_fadd+0x2d2>
    4e80:	1e3b      	subs	r3, r7, #0
    4e82:	d02d      	beq.n	4ee0 <__aeabi_fadd+0x300>
    4e84:	000d      	movs	r5, r1
    4e86:	24ff      	movs	r4, #255	; 0xff
    4e88:	e6e5      	b.n	4c56 <__aeabi_fadd+0x76>
    4e8a:	003b      	movs	r3, r7
    4e8c:	0004      	movs	r4, r0
    4e8e:	000d      	movs	r5, r1
    4e90:	e6e1      	b.n	4c56 <__aeabi_fadd+0x76>
    4e92:	28ff      	cmp	r0, #255	; 0xff
    4e94:	d01c      	beq.n	4ed0 <__aeabi_fadd+0x2f0>
    4e96:	2480      	movs	r4, #128	; 0x80
    4e98:	04e4      	lsls	r4, r4, #19
    4e9a:	4249      	negs	r1, r1
    4e9c:	4323      	orrs	r3, r4
    4e9e:	e7e0      	b.n	4e62 <__aeabi_fadd+0x282>
    4ea0:	2f00      	cmp	r7, #0
    4ea2:	d100      	bne.n	4ea6 <__aeabi_fadd+0x2c6>
    4ea4:	e6d7      	b.n	4c56 <__aeabi_fadd+0x76>
    4ea6:	1bde      	subs	r6, r3, r7
    4ea8:	0172      	lsls	r2, r6, #5
    4eaa:	d51f      	bpl.n	4eec <__aeabi_fadd+0x30c>
    4eac:	1afb      	subs	r3, r7, r3
    4eae:	000d      	movs	r5, r1
    4eb0:	e6d1      	b.n	4c56 <__aeabi_fadd+0x76>
    4eb2:	24ff      	movs	r4, #255	; 0xff
    4eb4:	2f00      	cmp	r7, #0
    4eb6:	d100      	bne.n	4eba <__aeabi_fadd+0x2da>
    4eb8:	e6cd      	b.n	4c56 <__aeabi_fadd+0x76>
    4eba:	2280      	movs	r2, #128	; 0x80
    4ebc:	4640      	mov	r0, r8
    4ebe:	03d2      	lsls	r2, r2, #15
    4ec0:	4210      	tst	r0, r2
    4ec2:	d0af      	beq.n	4e24 <__aeabi_fadd+0x244>
    4ec4:	4216      	tst	r6, r2
    4ec6:	d1ad      	bne.n	4e24 <__aeabi_fadd+0x244>
    4ec8:	003b      	movs	r3, r7
    4eca:	000d      	movs	r5, r1
    4ecc:	24ff      	movs	r4, #255	; 0xff
    4ece:	e6c2      	b.n	4c56 <__aeabi_fadd+0x76>
    4ed0:	4663      	mov	r3, ip
    4ed2:	24ff      	movs	r4, #255	; 0xff
    4ed4:	e6bf      	b.n	4c56 <__aeabi_fadd+0x76>
    4ed6:	2301      	movs	r3, #1
    4ed8:	e77a      	b.n	4dd0 <__aeabi_fadd+0x1f0>
    4eda:	003b      	movs	r3, r7
    4edc:	0004      	movs	r4, r0
    4ede:	e6ba      	b.n	4c56 <__aeabi_fadd+0x76>
    4ee0:	2680      	movs	r6, #128	; 0x80
    4ee2:	2200      	movs	r2, #0
    4ee4:	03f6      	lsls	r6, r6, #15
    4ee6:	e6f0      	b.n	4cca <__aeabi_fadd+0xea>
    4ee8:	003b      	movs	r3, r7
    4eea:	e6b4      	b.n	4c56 <__aeabi_fadd+0x76>
    4eec:	1e33      	subs	r3, r6, #0
    4eee:	d000      	beq.n	4ef2 <__aeabi_fadd+0x312>
    4ef0:	e6e2      	b.n	4cb8 <__aeabi_fadd+0xd8>
    4ef2:	2200      	movs	r2, #0
    4ef4:	e721      	b.n	4d3a <__aeabi_fadd+0x15a>
    4ef6:	2301      	movs	r3, #1
    4ef8:	e7bd      	b.n	4e76 <__aeabi_fadd+0x296>
    4efa:	46c0      	nop			; (mov r8, r8)
    4efc:	7dffffff 	.word	0x7dffffff
    4f00:	fbffffff 	.word	0xfbffffff

00004f04 <__aeabi_fdiv>:
    4f04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f06:	4657      	mov	r7, sl
    4f08:	464e      	mov	r6, r9
    4f0a:	46de      	mov	lr, fp
    4f0c:	4645      	mov	r5, r8
    4f0e:	b5e0      	push	{r5, r6, r7, lr}
    4f10:	0244      	lsls	r4, r0, #9
    4f12:	0043      	lsls	r3, r0, #1
    4f14:	0fc6      	lsrs	r6, r0, #31
    4f16:	b083      	sub	sp, #12
    4f18:	1c0f      	adds	r7, r1, #0
    4f1a:	0a64      	lsrs	r4, r4, #9
    4f1c:	0e1b      	lsrs	r3, r3, #24
    4f1e:	46b2      	mov	sl, r6
    4f20:	d053      	beq.n	4fca <__aeabi_fdiv+0xc6>
    4f22:	2bff      	cmp	r3, #255	; 0xff
    4f24:	d027      	beq.n	4f76 <__aeabi_fdiv+0x72>
    4f26:	2280      	movs	r2, #128	; 0x80
    4f28:	00e4      	lsls	r4, r4, #3
    4f2a:	04d2      	lsls	r2, r2, #19
    4f2c:	4314      	orrs	r4, r2
    4f2e:	227f      	movs	r2, #127	; 0x7f
    4f30:	4252      	negs	r2, r2
    4f32:	4690      	mov	r8, r2
    4f34:	4498      	add	r8, r3
    4f36:	2300      	movs	r3, #0
    4f38:	4699      	mov	r9, r3
    4f3a:	469b      	mov	fp, r3
    4f3c:	027d      	lsls	r5, r7, #9
    4f3e:	0078      	lsls	r0, r7, #1
    4f40:	0ffb      	lsrs	r3, r7, #31
    4f42:	0a6d      	lsrs	r5, r5, #9
    4f44:	0e00      	lsrs	r0, r0, #24
    4f46:	9300      	str	r3, [sp, #0]
    4f48:	d024      	beq.n	4f94 <__aeabi_fdiv+0x90>
    4f4a:	28ff      	cmp	r0, #255	; 0xff
    4f4c:	d046      	beq.n	4fdc <__aeabi_fdiv+0xd8>
    4f4e:	2380      	movs	r3, #128	; 0x80
    4f50:	2100      	movs	r1, #0
    4f52:	00ed      	lsls	r5, r5, #3
    4f54:	04db      	lsls	r3, r3, #19
    4f56:	431d      	orrs	r5, r3
    4f58:	387f      	subs	r0, #127	; 0x7f
    4f5a:	4647      	mov	r7, r8
    4f5c:	1a38      	subs	r0, r7, r0
    4f5e:	464f      	mov	r7, r9
    4f60:	430f      	orrs	r7, r1
    4f62:	00bf      	lsls	r7, r7, #2
    4f64:	46b9      	mov	r9, r7
    4f66:	0033      	movs	r3, r6
    4f68:	9a00      	ldr	r2, [sp, #0]
    4f6a:	4f87      	ldr	r7, [pc, #540]	; (5188 <__aeabi_fdiv+0x284>)
    4f6c:	4053      	eors	r3, r2
    4f6e:	464a      	mov	r2, r9
    4f70:	58ba      	ldr	r2, [r7, r2]
    4f72:	9301      	str	r3, [sp, #4]
    4f74:	4697      	mov	pc, r2
    4f76:	2c00      	cmp	r4, #0
    4f78:	d14e      	bne.n	5018 <__aeabi_fdiv+0x114>
    4f7a:	2308      	movs	r3, #8
    4f7c:	4699      	mov	r9, r3
    4f7e:	33f7      	adds	r3, #247	; 0xf7
    4f80:	4698      	mov	r8, r3
    4f82:	3bfd      	subs	r3, #253	; 0xfd
    4f84:	469b      	mov	fp, r3
    4f86:	027d      	lsls	r5, r7, #9
    4f88:	0078      	lsls	r0, r7, #1
    4f8a:	0ffb      	lsrs	r3, r7, #31
    4f8c:	0a6d      	lsrs	r5, r5, #9
    4f8e:	0e00      	lsrs	r0, r0, #24
    4f90:	9300      	str	r3, [sp, #0]
    4f92:	d1da      	bne.n	4f4a <__aeabi_fdiv+0x46>
    4f94:	2d00      	cmp	r5, #0
    4f96:	d126      	bne.n	4fe6 <__aeabi_fdiv+0xe2>
    4f98:	2000      	movs	r0, #0
    4f9a:	2101      	movs	r1, #1
    4f9c:	0033      	movs	r3, r6
    4f9e:	9a00      	ldr	r2, [sp, #0]
    4fa0:	4f7a      	ldr	r7, [pc, #488]	; (518c <__aeabi_fdiv+0x288>)
    4fa2:	4053      	eors	r3, r2
    4fa4:	4642      	mov	r2, r8
    4fa6:	1a10      	subs	r0, r2, r0
    4fa8:	464a      	mov	r2, r9
    4faa:	430a      	orrs	r2, r1
    4fac:	0092      	lsls	r2, r2, #2
    4fae:	58ba      	ldr	r2, [r7, r2]
    4fb0:	001d      	movs	r5, r3
    4fb2:	4697      	mov	pc, r2
    4fb4:	9b00      	ldr	r3, [sp, #0]
    4fb6:	002c      	movs	r4, r5
    4fb8:	469a      	mov	sl, r3
    4fba:	468b      	mov	fp, r1
    4fbc:	465b      	mov	r3, fp
    4fbe:	2b02      	cmp	r3, #2
    4fc0:	d131      	bne.n	5026 <__aeabi_fdiv+0x122>
    4fc2:	4653      	mov	r3, sl
    4fc4:	21ff      	movs	r1, #255	; 0xff
    4fc6:	2400      	movs	r4, #0
    4fc8:	e038      	b.n	503c <__aeabi_fdiv+0x138>
    4fca:	2c00      	cmp	r4, #0
    4fcc:	d117      	bne.n	4ffe <__aeabi_fdiv+0xfa>
    4fce:	2304      	movs	r3, #4
    4fd0:	4699      	mov	r9, r3
    4fd2:	2300      	movs	r3, #0
    4fd4:	4698      	mov	r8, r3
    4fd6:	3301      	adds	r3, #1
    4fd8:	469b      	mov	fp, r3
    4fda:	e7af      	b.n	4f3c <__aeabi_fdiv+0x38>
    4fdc:	20ff      	movs	r0, #255	; 0xff
    4fde:	2d00      	cmp	r5, #0
    4fe0:	d10b      	bne.n	4ffa <__aeabi_fdiv+0xf6>
    4fe2:	2102      	movs	r1, #2
    4fe4:	e7da      	b.n	4f9c <__aeabi_fdiv+0x98>
    4fe6:	0028      	movs	r0, r5
    4fe8:	f002 fb52 	bl	7690 <__clzsi2>
    4fec:	1f43      	subs	r3, r0, #5
    4fee:	409d      	lsls	r5, r3
    4ff0:	2376      	movs	r3, #118	; 0x76
    4ff2:	425b      	negs	r3, r3
    4ff4:	1a18      	subs	r0, r3, r0
    4ff6:	2100      	movs	r1, #0
    4ff8:	e7af      	b.n	4f5a <__aeabi_fdiv+0x56>
    4ffa:	2103      	movs	r1, #3
    4ffc:	e7ad      	b.n	4f5a <__aeabi_fdiv+0x56>
    4ffe:	0020      	movs	r0, r4
    5000:	f002 fb46 	bl	7690 <__clzsi2>
    5004:	1f43      	subs	r3, r0, #5
    5006:	409c      	lsls	r4, r3
    5008:	2376      	movs	r3, #118	; 0x76
    500a:	425b      	negs	r3, r3
    500c:	1a1b      	subs	r3, r3, r0
    500e:	4698      	mov	r8, r3
    5010:	2300      	movs	r3, #0
    5012:	4699      	mov	r9, r3
    5014:	469b      	mov	fp, r3
    5016:	e791      	b.n	4f3c <__aeabi_fdiv+0x38>
    5018:	230c      	movs	r3, #12
    501a:	4699      	mov	r9, r3
    501c:	33f3      	adds	r3, #243	; 0xf3
    501e:	4698      	mov	r8, r3
    5020:	3bfc      	subs	r3, #252	; 0xfc
    5022:	469b      	mov	fp, r3
    5024:	e78a      	b.n	4f3c <__aeabi_fdiv+0x38>
    5026:	2b03      	cmp	r3, #3
    5028:	d100      	bne.n	502c <__aeabi_fdiv+0x128>
    502a:	e0a5      	b.n	5178 <__aeabi_fdiv+0x274>
    502c:	4655      	mov	r5, sl
    502e:	2b01      	cmp	r3, #1
    5030:	d000      	beq.n	5034 <__aeabi_fdiv+0x130>
    5032:	e081      	b.n	5138 <__aeabi_fdiv+0x234>
    5034:	2301      	movs	r3, #1
    5036:	2100      	movs	r1, #0
    5038:	2400      	movs	r4, #0
    503a:	402b      	ands	r3, r5
    503c:	0264      	lsls	r4, r4, #9
    503e:	05c9      	lsls	r1, r1, #23
    5040:	0a60      	lsrs	r0, r4, #9
    5042:	07db      	lsls	r3, r3, #31
    5044:	4308      	orrs	r0, r1
    5046:	4318      	orrs	r0, r3
    5048:	b003      	add	sp, #12
    504a:	bc3c      	pop	{r2, r3, r4, r5}
    504c:	4690      	mov	r8, r2
    504e:	4699      	mov	r9, r3
    5050:	46a2      	mov	sl, r4
    5052:	46ab      	mov	fp, r5
    5054:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5056:	2480      	movs	r4, #128	; 0x80
    5058:	2300      	movs	r3, #0
    505a:	03e4      	lsls	r4, r4, #15
    505c:	21ff      	movs	r1, #255	; 0xff
    505e:	e7ed      	b.n	503c <__aeabi_fdiv+0x138>
    5060:	21ff      	movs	r1, #255	; 0xff
    5062:	2400      	movs	r4, #0
    5064:	e7ea      	b.n	503c <__aeabi_fdiv+0x138>
    5066:	2301      	movs	r3, #1
    5068:	1a59      	subs	r1, r3, r1
    506a:	291b      	cmp	r1, #27
    506c:	dd66      	ble.n	513c <__aeabi_fdiv+0x238>
    506e:	9a01      	ldr	r2, [sp, #4]
    5070:	4013      	ands	r3, r2
    5072:	2100      	movs	r1, #0
    5074:	2400      	movs	r4, #0
    5076:	e7e1      	b.n	503c <__aeabi_fdiv+0x138>
    5078:	2380      	movs	r3, #128	; 0x80
    507a:	03db      	lsls	r3, r3, #15
    507c:	421c      	tst	r4, r3
    507e:	d038      	beq.n	50f2 <__aeabi_fdiv+0x1ee>
    5080:	421d      	tst	r5, r3
    5082:	d051      	beq.n	5128 <__aeabi_fdiv+0x224>
    5084:	431c      	orrs	r4, r3
    5086:	0264      	lsls	r4, r4, #9
    5088:	0a64      	lsrs	r4, r4, #9
    508a:	0033      	movs	r3, r6
    508c:	21ff      	movs	r1, #255	; 0xff
    508e:	e7d5      	b.n	503c <__aeabi_fdiv+0x138>
    5090:	0163      	lsls	r3, r4, #5
    5092:	016c      	lsls	r4, r5, #5
    5094:	42a3      	cmp	r3, r4
    5096:	d23b      	bcs.n	5110 <__aeabi_fdiv+0x20c>
    5098:	261b      	movs	r6, #27
    509a:	2100      	movs	r1, #0
    509c:	3801      	subs	r0, #1
    509e:	2501      	movs	r5, #1
    50a0:	001f      	movs	r7, r3
    50a2:	0049      	lsls	r1, r1, #1
    50a4:	005b      	lsls	r3, r3, #1
    50a6:	2f00      	cmp	r7, #0
    50a8:	db01      	blt.n	50ae <__aeabi_fdiv+0x1aa>
    50aa:	429c      	cmp	r4, r3
    50ac:	d801      	bhi.n	50b2 <__aeabi_fdiv+0x1ae>
    50ae:	1b1b      	subs	r3, r3, r4
    50b0:	4329      	orrs	r1, r5
    50b2:	3e01      	subs	r6, #1
    50b4:	2e00      	cmp	r6, #0
    50b6:	d1f3      	bne.n	50a0 <__aeabi_fdiv+0x19c>
    50b8:	001c      	movs	r4, r3
    50ba:	1e63      	subs	r3, r4, #1
    50bc:	419c      	sbcs	r4, r3
    50be:	430c      	orrs	r4, r1
    50c0:	0001      	movs	r1, r0
    50c2:	317f      	adds	r1, #127	; 0x7f
    50c4:	2900      	cmp	r1, #0
    50c6:	ddce      	ble.n	5066 <__aeabi_fdiv+0x162>
    50c8:	0763      	lsls	r3, r4, #29
    50ca:	d004      	beq.n	50d6 <__aeabi_fdiv+0x1d2>
    50cc:	230f      	movs	r3, #15
    50ce:	4023      	ands	r3, r4
    50d0:	2b04      	cmp	r3, #4
    50d2:	d000      	beq.n	50d6 <__aeabi_fdiv+0x1d2>
    50d4:	3404      	adds	r4, #4
    50d6:	0123      	lsls	r3, r4, #4
    50d8:	d503      	bpl.n	50e2 <__aeabi_fdiv+0x1de>
    50da:	0001      	movs	r1, r0
    50dc:	4b2c      	ldr	r3, [pc, #176]	; (5190 <__aeabi_fdiv+0x28c>)
    50de:	3180      	adds	r1, #128	; 0x80
    50e0:	401c      	ands	r4, r3
    50e2:	29fe      	cmp	r1, #254	; 0xfe
    50e4:	dd0d      	ble.n	5102 <__aeabi_fdiv+0x1fe>
    50e6:	2301      	movs	r3, #1
    50e8:	9a01      	ldr	r2, [sp, #4]
    50ea:	21ff      	movs	r1, #255	; 0xff
    50ec:	4013      	ands	r3, r2
    50ee:	2400      	movs	r4, #0
    50f0:	e7a4      	b.n	503c <__aeabi_fdiv+0x138>
    50f2:	2380      	movs	r3, #128	; 0x80
    50f4:	03db      	lsls	r3, r3, #15
    50f6:	431c      	orrs	r4, r3
    50f8:	0264      	lsls	r4, r4, #9
    50fa:	0a64      	lsrs	r4, r4, #9
    50fc:	0033      	movs	r3, r6
    50fe:	21ff      	movs	r1, #255	; 0xff
    5100:	e79c      	b.n	503c <__aeabi_fdiv+0x138>
    5102:	2301      	movs	r3, #1
    5104:	9a01      	ldr	r2, [sp, #4]
    5106:	01a4      	lsls	r4, r4, #6
    5108:	0a64      	lsrs	r4, r4, #9
    510a:	b2c9      	uxtb	r1, r1
    510c:	4013      	ands	r3, r2
    510e:	e795      	b.n	503c <__aeabi_fdiv+0x138>
    5110:	1b1b      	subs	r3, r3, r4
    5112:	261a      	movs	r6, #26
    5114:	2101      	movs	r1, #1
    5116:	e7c2      	b.n	509e <__aeabi_fdiv+0x19a>
    5118:	9b00      	ldr	r3, [sp, #0]
    511a:	468b      	mov	fp, r1
    511c:	469a      	mov	sl, r3
    511e:	2400      	movs	r4, #0
    5120:	e74c      	b.n	4fbc <__aeabi_fdiv+0xb8>
    5122:	0263      	lsls	r3, r4, #9
    5124:	d5e5      	bpl.n	50f2 <__aeabi_fdiv+0x1ee>
    5126:	2500      	movs	r5, #0
    5128:	2480      	movs	r4, #128	; 0x80
    512a:	03e4      	lsls	r4, r4, #15
    512c:	432c      	orrs	r4, r5
    512e:	0264      	lsls	r4, r4, #9
    5130:	0a64      	lsrs	r4, r4, #9
    5132:	9b00      	ldr	r3, [sp, #0]
    5134:	21ff      	movs	r1, #255	; 0xff
    5136:	e781      	b.n	503c <__aeabi_fdiv+0x138>
    5138:	9501      	str	r5, [sp, #4]
    513a:	e7c1      	b.n	50c0 <__aeabi_fdiv+0x1bc>
    513c:	0023      	movs	r3, r4
    513e:	2020      	movs	r0, #32
    5140:	40cb      	lsrs	r3, r1
    5142:	1a41      	subs	r1, r0, r1
    5144:	408c      	lsls	r4, r1
    5146:	1e61      	subs	r1, r4, #1
    5148:	418c      	sbcs	r4, r1
    514a:	431c      	orrs	r4, r3
    514c:	0763      	lsls	r3, r4, #29
    514e:	d004      	beq.n	515a <__aeabi_fdiv+0x256>
    5150:	230f      	movs	r3, #15
    5152:	4023      	ands	r3, r4
    5154:	2b04      	cmp	r3, #4
    5156:	d000      	beq.n	515a <__aeabi_fdiv+0x256>
    5158:	3404      	adds	r4, #4
    515a:	0163      	lsls	r3, r4, #5
    515c:	d505      	bpl.n	516a <__aeabi_fdiv+0x266>
    515e:	2301      	movs	r3, #1
    5160:	9a01      	ldr	r2, [sp, #4]
    5162:	2101      	movs	r1, #1
    5164:	4013      	ands	r3, r2
    5166:	2400      	movs	r4, #0
    5168:	e768      	b.n	503c <__aeabi_fdiv+0x138>
    516a:	2301      	movs	r3, #1
    516c:	9a01      	ldr	r2, [sp, #4]
    516e:	01a4      	lsls	r4, r4, #6
    5170:	0a64      	lsrs	r4, r4, #9
    5172:	4013      	ands	r3, r2
    5174:	2100      	movs	r1, #0
    5176:	e761      	b.n	503c <__aeabi_fdiv+0x138>
    5178:	2380      	movs	r3, #128	; 0x80
    517a:	03db      	lsls	r3, r3, #15
    517c:	431c      	orrs	r4, r3
    517e:	0264      	lsls	r4, r4, #9
    5180:	0a64      	lsrs	r4, r4, #9
    5182:	4653      	mov	r3, sl
    5184:	21ff      	movs	r1, #255	; 0xff
    5186:	e759      	b.n	503c <__aeabi_fdiv+0x138>
    5188:	0000826c 	.word	0x0000826c
    518c:	000082ac 	.word	0x000082ac
    5190:	f7ffffff 	.word	0xf7ffffff

00005194 <__eqsf2>:
    5194:	b570      	push	{r4, r5, r6, lr}
    5196:	0042      	lsls	r2, r0, #1
    5198:	0245      	lsls	r5, r0, #9
    519a:	024e      	lsls	r6, r1, #9
    519c:	004c      	lsls	r4, r1, #1
    519e:	0fc3      	lsrs	r3, r0, #31
    51a0:	0a6d      	lsrs	r5, r5, #9
    51a2:	0e12      	lsrs	r2, r2, #24
    51a4:	0a76      	lsrs	r6, r6, #9
    51a6:	0e24      	lsrs	r4, r4, #24
    51a8:	0fc9      	lsrs	r1, r1, #31
    51aa:	2001      	movs	r0, #1
    51ac:	2aff      	cmp	r2, #255	; 0xff
    51ae:	d006      	beq.n	51be <__eqsf2+0x2a>
    51b0:	2cff      	cmp	r4, #255	; 0xff
    51b2:	d003      	beq.n	51bc <__eqsf2+0x28>
    51b4:	42a2      	cmp	r2, r4
    51b6:	d101      	bne.n	51bc <__eqsf2+0x28>
    51b8:	42b5      	cmp	r5, r6
    51ba:	d006      	beq.n	51ca <__eqsf2+0x36>
    51bc:	bd70      	pop	{r4, r5, r6, pc}
    51be:	2d00      	cmp	r5, #0
    51c0:	d1fc      	bne.n	51bc <__eqsf2+0x28>
    51c2:	2cff      	cmp	r4, #255	; 0xff
    51c4:	d1fa      	bne.n	51bc <__eqsf2+0x28>
    51c6:	2e00      	cmp	r6, #0
    51c8:	d1f8      	bne.n	51bc <__eqsf2+0x28>
    51ca:	428b      	cmp	r3, r1
    51cc:	d006      	beq.n	51dc <__eqsf2+0x48>
    51ce:	2001      	movs	r0, #1
    51d0:	2a00      	cmp	r2, #0
    51d2:	d1f3      	bne.n	51bc <__eqsf2+0x28>
    51d4:	0028      	movs	r0, r5
    51d6:	1e45      	subs	r5, r0, #1
    51d8:	41a8      	sbcs	r0, r5
    51da:	e7ef      	b.n	51bc <__eqsf2+0x28>
    51dc:	2000      	movs	r0, #0
    51de:	e7ed      	b.n	51bc <__eqsf2+0x28>

000051e0 <__gesf2>:
    51e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    51e2:	0042      	lsls	r2, r0, #1
    51e4:	0245      	lsls	r5, r0, #9
    51e6:	024c      	lsls	r4, r1, #9
    51e8:	0fc3      	lsrs	r3, r0, #31
    51ea:	0048      	lsls	r0, r1, #1
    51ec:	0a6d      	lsrs	r5, r5, #9
    51ee:	0e12      	lsrs	r2, r2, #24
    51f0:	0a64      	lsrs	r4, r4, #9
    51f2:	0e00      	lsrs	r0, r0, #24
    51f4:	0fc9      	lsrs	r1, r1, #31
    51f6:	2aff      	cmp	r2, #255	; 0xff
    51f8:	d01e      	beq.n	5238 <__gesf2+0x58>
    51fa:	28ff      	cmp	r0, #255	; 0xff
    51fc:	d021      	beq.n	5242 <__gesf2+0x62>
    51fe:	2a00      	cmp	r2, #0
    5200:	d10a      	bne.n	5218 <__gesf2+0x38>
    5202:	426e      	negs	r6, r5
    5204:	416e      	adcs	r6, r5
    5206:	b2f6      	uxtb	r6, r6
    5208:	2800      	cmp	r0, #0
    520a:	d10f      	bne.n	522c <__gesf2+0x4c>
    520c:	2c00      	cmp	r4, #0
    520e:	d10d      	bne.n	522c <__gesf2+0x4c>
    5210:	2000      	movs	r0, #0
    5212:	2d00      	cmp	r5, #0
    5214:	d009      	beq.n	522a <__gesf2+0x4a>
    5216:	e005      	b.n	5224 <__gesf2+0x44>
    5218:	2800      	cmp	r0, #0
    521a:	d101      	bne.n	5220 <__gesf2+0x40>
    521c:	2c00      	cmp	r4, #0
    521e:	d001      	beq.n	5224 <__gesf2+0x44>
    5220:	428b      	cmp	r3, r1
    5222:	d011      	beq.n	5248 <__gesf2+0x68>
    5224:	2101      	movs	r1, #1
    5226:	4258      	negs	r0, r3
    5228:	4308      	orrs	r0, r1
    522a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    522c:	2e00      	cmp	r6, #0
    522e:	d0f7      	beq.n	5220 <__gesf2+0x40>
    5230:	2001      	movs	r0, #1
    5232:	3901      	subs	r1, #1
    5234:	4308      	orrs	r0, r1
    5236:	e7f8      	b.n	522a <__gesf2+0x4a>
    5238:	2d00      	cmp	r5, #0
    523a:	d0de      	beq.n	51fa <__gesf2+0x1a>
    523c:	2002      	movs	r0, #2
    523e:	4240      	negs	r0, r0
    5240:	e7f3      	b.n	522a <__gesf2+0x4a>
    5242:	2c00      	cmp	r4, #0
    5244:	d0db      	beq.n	51fe <__gesf2+0x1e>
    5246:	e7f9      	b.n	523c <__gesf2+0x5c>
    5248:	4282      	cmp	r2, r0
    524a:	dceb      	bgt.n	5224 <__gesf2+0x44>
    524c:	db04      	blt.n	5258 <__gesf2+0x78>
    524e:	42a5      	cmp	r5, r4
    5250:	d8e8      	bhi.n	5224 <__gesf2+0x44>
    5252:	2000      	movs	r0, #0
    5254:	42a5      	cmp	r5, r4
    5256:	d2e8      	bcs.n	522a <__gesf2+0x4a>
    5258:	2101      	movs	r1, #1
    525a:	1e58      	subs	r0, r3, #1
    525c:	4308      	orrs	r0, r1
    525e:	e7e4      	b.n	522a <__gesf2+0x4a>

00005260 <__lesf2>:
    5260:	b5f0      	push	{r4, r5, r6, r7, lr}
    5262:	0042      	lsls	r2, r0, #1
    5264:	024d      	lsls	r5, r1, #9
    5266:	004c      	lsls	r4, r1, #1
    5268:	0246      	lsls	r6, r0, #9
    526a:	0a76      	lsrs	r6, r6, #9
    526c:	0e12      	lsrs	r2, r2, #24
    526e:	0fc3      	lsrs	r3, r0, #31
    5270:	0a6d      	lsrs	r5, r5, #9
    5272:	0e24      	lsrs	r4, r4, #24
    5274:	0fc9      	lsrs	r1, r1, #31
    5276:	2aff      	cmp	r2, #255	; 0xff
    5278:	d016      	beq.n	52a8 <__lesf2+0x48>
    527a:	2cff      	cmp	r4, #255	; 0xff
    527c:	d018      	beq.n	52b0 <__lesf2+0x50>
    527e:	2a00      	cmp	r2, #0
    5280:	d10a      	bne.n	5298 <__lesf2+0x38>
    5282:	4270      	negs	r0, r6
    5284:	4170      	adcs	r0, r6
    5286:	b2c0      	uxtb	r0, r0
    5288:	2c00      	cmp	r4, #0
    528a:	d015      	beq.n	52b8 <__lesf2+0x58>
    528c:	2800      	cmp	r0, #0
    528e:	d005      	beq.n	529c <__lesf2+0x3c>
    5290:	2001      	movs	r0, #1
    5292:	3901      	subs	r1, #1
    5294:	4308      	orrs	r0, r1
    5296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5298:	2c00      	cmp	r4, #0
    529a:	d013      	beq.n	52c4 <__lesf2+0x64>
    529c:	4299      	cmp	r1, r3
    529e:	d014      	beq.n	52ca <__lesf2+0x6a>
    52a0:	2001      	movs	r0, #1
    52a2:	425b      	negs	r3, r3
    52a4:	4318      	orrs	r0, r3
    52a6:	e7f6      	b.n	5296 <__lesf2+0x36>
    52a8:	2002      	movs	r0, #2
    52aa:	2e00      	cmp	r6, #0
    52ac:	d1f3      	bne.n	5296 <__lesf2+0x36>
    52ae:	e7e4      	b.n	527a <__lesf2+0x1a>
    52b0:	2002      	movs	r0, #2
    52b2:	2d00      	cmp	r5, #0
    52b4:	d1ef      	bne.n	5296 <__lesf2+0x36>
    52b6:	e7e2      	b.n	527e <__lesf2+0x1e>
    52b8:	2d00      	cmp	r5, #0
    52ba:	d1e7      	bne.n	528c <__lesf2+0x2c>
    52bc:	2000      	movs	r0, #0
    52be:	2e00      	cmp	r6, #0
    52c0:	d0e9      	beq.n	5296 <__lesf2+0x36>
    52c2:	e7ed      	b.n	52a0 <__lesf2+0x40>
    52c4:	2d00      	cmp	r5, #0
    52c6:	d1e9      	bne.n	529c <__lesf2+0x3c>
    52c8:	e7ea      	b.n	52a0 <__lesf2+0x40>
    52ca:	42a2      	cmp	r2, r4
    52cc:	dc06      	bgt.n	52dc <__lesf2+0x7c>
    52ce:	dbdf      	blt.n	5290 <__lesf2+0x30>
    52d0:	42ae      	cmp	r6, r5
    52d2:	d803      	bhi.n	52dc <__lesf2+0x7c>
    52d4:	2000      	movs	r0, #0
    52d6:	42ae      	cmp	r6, r5
    52d8:	d3da      	bcc.n	5290 <__lesf2+0x30>
    52da:	e7dc      	b.n	5296 <__lesf2+0x36>
    52dc:	2001      	movs	r0, #1
    52de:	4249      	negs	r1, r1
    52e0:	4308      	orrs	r0, r1
    52e2:	e7d8      	b.n	5296 <__lesf2+0x36>

000052e4 <__aeabi_fmul>:
    52e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52e6:	4657      	mov	r7, sl
    52e8:	464e      	mov	r6, r9
    52ea:	4645      	mov	r5, r8
    52ec:	46de      	mov	lr, fp
    52ee:	b5e0      	push	{r5, r6, r7, lr}
    52f0:	0247      	lsls	r7, r0, #9
    52f2:	0046      	lsls	r6, r0, #1
    52f4:	4688      	mov	r8, r1
    52f6:	0a7f      	lsrs	r7, r7, #9
    52f8:	0e36      	lsrs	r6, r6, #24
    52fa:	0fc4      	lsrs	r4, r0, #31
    52fc:	2e00      	cmp	r6, #0
    52fe:	d047      	beq.n	5390 <__aeabi_fmul+0xac>
    5300:	2eff      	cmp	r6, #255	; 0xff
    5302:	d024      	beq.n	534e <__aeabi_fmul+0x6a>
    5304:	00fb      	lsls	r3, r7, #3
    5306:	2780      	movs	r7, #128	; 0x80
    5308:	04ff      	lsls	r7, r7, #19
    530a:	431f      	orrs	r7, r3
    530c:	2300      	movs	r3, #0
    530e:	4699      	mov	r9, r3
    5310:	469a      	mov	sl, r3
    5312:	3e7f      	subs	r6, #127	; 0x7f
    5314:	4643      	mov	r3, r8
    5316:	025d      	lsls	r5, r3, #9
    5318:	0058      	lsls	r0, r3, #1
    531a:	0fdb      	lsrs	r3, r3, #31
    531c:	0a6d      	lsrs	r5, r5, #9
    531e:	0e00      	lsrs	r0, r0, #24
    5320:	4698      	mov	r8, r3
    5322:	d043      	beq.n	53ac <__aeabi_fmul+0xc8>
    5324:	28ff      	cmp	r0, #255	; 0xff
    5326:	d03b      	beq.n	53a0 <__aeabi_fmul+0xbc>
    5328:	00eb      	lsls	r3, r5, #3
    532a:	2580      	movs	r5, #128	; 0x80
    532c:	2200      	movs	r2, #0
    532e:	04ed      	lsls	r5, r5, #19
    5330:	431d      	orrs	r5, r3
    5332:	387f      	subs	r0, #127	; 0x7f
    5334:	1836      	adds	r6, r6, r0
    5336:	1c73      	adds	r3, r6, #1
    5338:	4641      	mov	r1, r8
    533a:	469b      	mov	fp, r3
    533c:	464b      	mov	r3, r9
    533e:	4061      	eors	r1, r4
    5340:	4313      	orrs	r3, r2
    5342:	2b0f      	cmp	r3, #15
    5344:	d864      	bhi.n	5410 <__aeabi_fmul+0x12c>
    5346:	4875      	ldr	r0, [pc, #468]	; (551c <__aeabi_fmul+0x238>)
    5348:	009b      	lsls	r3, r3, #2
    534a:	58c3      	ldr	r3, [r0, r3]
    534c:	469f      	mov	pc, r3
    534e:	2f00      	cmp	r7, #0
    5350:	d142      	bne.n	53d8 <__aeabi_fmul+0xf4>
    5352:	2308      	movs	r3, #8
    5354:	4699      	mov	r9, r3
    5356:	3b06      	subs	r3, #6
    5358:	26ff      	movs	r6, #255	; 0xff
    535a:	469a      	mov	sl, r3
    535c:	e7da      	b.n	5314 <__aeabi_fmul+0x30>
    535e:	4641      	mov	r1, r8
    5360:	2a02      	cmp	r2, #2
    5362:	d028      	beq.n	53b6 <__aeabi_fmul+0xd2>
    5364:	2a03      	cmp	r2, #3
    5366:	d100      	bne.n	536a <__aeabi_fmul+0x86>
    5368:	e0ce      	b.n	5508 <__aeabi_fmul+0x224>
    536a:	2a01      	cmp	r2, #1
    536c:	d000      	beq.n	5370 <__aeabi_fmul+0x8c>
    536e:	e0ac      	b.n	54ca <__aeabi_fmul+0x1e6>
    5370:	4011      	ands	r1, r2
    5372:	2000      	movs	r0, #0
    5374:	2200      	movs	r2, #0
    5376:	b2cc      	uxtb	r4, r1
    5378:	0240      	lsls	r0, r0, #9
    537a:	05d2      	lsls	r2, r2, #23
    537c:	0a40      	lsrs	r0, r0, #9
    537e:	07e4      	lsls	r4, r4, #31
    5380:	4310      	orrs	r0, r2
    5382:	4320      	orrs	r0, r4
    5384:	bc3c      	pop	{r2, r3, r4, r5}
    5386:	4690      	mov	r8, r2
    5388:	4699      	mov	r9, r3
    538a:	46a2      	mov	sl, r4
    538c:	46ab      	mov	fp, r5
    538e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5390:	2f00      	cmp	r7, #0
    5392:	d115      	bne.n	53c0 <__aeabi_fmul+0xdc>
    5394:	2304      	movs	r3, #4
    5396:	4699      	mov	r9, r3
    5398:	3b03      	subs	r3, #3
    539a:	2600      	movs	r6, #0
    539c:	469a      	mov	sl, r3
    539e:	e7b9      	b.n	5314 <__aeabi_fmul+0x30>
    53a0:	20ff      	movs	r0, #255	; 0xff
    53a2:	2202      	movs	r2, #2
    53a4:	2d00      	cmp	r5, #0
    53a6:	d0c5      	beq.n	5334 <__aeabi_fmul+0x50>
    53a8:	2203      	movs	r2, #3
    53aa:	e7c3      	b.n	5334 <__aeabi_fmul+0x50>
    53ac:	2d00      	cmp	r5, #0
    53ae:	d119      	bne.n	53e4 <__aeabi_fmul+0x100>
    53b0:	2000      	movs	r0, #0
    53b2:	2201      	movs	r2, #1
    53b4:	e7be      	b.n	5334 <__aeabi_fmul+0x50>
    53b6:	2401      	movs	r4, #1
    53b8:	22ff      	movs	r2, #255	; 0xff
    53ba:	400c      	ands	r4, r1
    53bc:	2000      	movs	r0, #0
    53be:	e7db      	b.n	5378 <__aeabi_fmul+0x94>
    53c0:	0038      	movs	r0, r7
    53c2:	f002 f965 	bl	7690 <__clzsi2>
    53c6:	2676      	movs	r6, #118	; 0x76
    53c8:	1f43      	subs	r3, r0, #5
    53ca:	409f      	lsls	r7, r3
    53cc:	2300      	movs	r3, #0
    53ce:	4276      	negs	r6, r6
    53d0:	1a36      	subs	r6, r6, r0
    53d2:	4699      	mov	r9, r3
    53d4:	469a      	mov	sl, r3
    53d6:	e79d      	b.n	5314 <__aeabi_fmul+0x30>
    53d8:	230c      	movs	r3, #12
    53da:	4699      	mov	r9, r3
    53dc:	3b09      	subs	r3, #9
    53de:	26ff      	movs	r6, #255	; 0xff
    53e0:	469a      	mov	sl, r3
    53e2:	e797      	b.n	5314 <__aeabi_fmul+0x30>
    53e4:	0028      	movs	r0, r5
    53e6:	f002 f953 	bl	7690 <__clzsi2>
    53ea:	1f43      	subs	r3, r0, #5
    53ec:	409d      	lsls	r5, r3
    53ee:	2376      	movs	r3, #118	; 0x76
    53f0:	425b      	negs	r3, r3
    53f2:	1a18      	subs	r0, r3, r0
    53f4:	2200      	movs	r2, #0
    53f6:	e79d      	b.n	5334 <__aeabi_fmul+0x50>
    53f8:	2080      	movs	r0, #128	; 0x80
    53fa:	2400      	movs	r4, #0
    53fc:	03c0      	lsls	r0, r0, #15
    53fe:	22ff      	movs	r2, #255	; 0xff
    5400:	e7ba      	b.n	5378 <__aeabi_fmul+0x94>
    5402:	003d      	movs	r5, r7
    5404:	4652      	mov	r2, sl
    5406:	e7ab      	b.n	5360 <__aeabi_fmul+0x7c>
    5408:	003d      	movs	r5, r7
    540a:	0021      	movs	r1, r4
    540c:	4652      	mov	r2, sl
    540e:	e7a7      	b.n	5360 <__aeabi_fmul+0x7c>
    5410:	0c3b      	lsrs	r3, r7, #16
    5412:	469c      	mov	ip, r3
    5414:	042a      	lsls	r2, r5, #16
    5416:	0c12      	lsrs	r2, r2, #16
    5418:	0c2b      	lsrs	r3, r5, #16
    541a:	0014      	movs	r4, r2
    541c:	4660      	mov	r0, ip
    541e:	4665      	mov	r5, ip
    5420:	043f      	lsls	r7, r7, #16
    5422:	0c3f      	lsrs	r7, r7, #16
    5424:	437c      	muls	r4, r7
    5426:	4342      	muls	r2, r0
    5428:	435d      	muls	r5, r3
    542a:	437b      	muls	r3, r7
    542c:	0c27      	lsrs	r7, r4, #16
    542e:	189b      	adds	r3, r3, r2
    5430:	18ff      	adds	r7, r7, r3
    5432:	42ba      	cmp	r2, r7
    5434:	d903      	bls.n	543e <__aeabi_fmul+0x15a>
    5436:	2380      	movs	r3, #128	; 0x80
    5438:	025b      	lsls	r3, r3, #9
    543a:	469c      	mov	ip, r3
    543c:	4465      	add	r5, ip
    543e:	0424      	lsls	r4, r4, #16
    5440:	043a      	lsls	r2, r7, #16
    5442:	0c24      	lsrs	r4, r4, #16
    5444:	1912      	adds	r2, r2, r4
    5446:	0193      	lsls	r3, r2, #6
    5448:	1e5c      	subs	r4, r3, #1
    544a:	41a3      	sbcs	r3, r4
    544c:	0c3f      	lsrs	r7, r7, #16
    544e:	0e92      	lsrs	r2, r2, #26
    5450:	197d      	adds	r5, r7, r5
    5452:	431a      	orrs	r2, r3
    5454:	01ad      	lsls	r5, r5, #6
    5456:	4315      	orrs	r5, r2
    5458:	012b      	lsls	r3, r5, #4
    545a:	d504      	bpl.n	5466 <__aeabi_fmul+0x182>
    545c:	2301      	movs	r3, #1
    545e:	465e      	mov	r6, fp
    5460:	086a      	lsrs	r2, r5, #1
    5462:	401d      	ands	r5, r3
    5464:	4315      	orrs	r5, r2
    5466:	0032      	movs	r2, r6
    5468:	327f      	adds	r2, #127	; 0x7f
    546a:	2a00      	cmp	r2, #0
    546c:	dd25      	ble.n	54ba <__aeabi_fmul+0x1d6>
    546e:	076b      	lsls	r3, r5, #29
    5470:	d004      	beq.n	547c <__aeabi_fmul+0x198>
    5472:	230f      	movs	r3, #15
    5474:	402b      	ands	r3, r5
    5476:	2b04      	cmp	r3, #4
    5478:	d000      	beq.n	547c <__aeabi_fmul+0x198>
    547a:	3504      	adds	r5, #4
    547c:	012b      	lsls	r3, r5, #4
    547e:	d503      	bpl.n	5488 <__aeabi_fmul+0x1a4>
    5480:	0032      	movs	r2, r6
    5482:	4b27      	ldr	r3, [pc, #156]	; (5520 <__aeabi_fmul+0x23c>)
    5484:	3280      	adds	r2, #128	; 0x80
    5486:	401d      	ands	r5, r3
    5488:	2afe      	cmp	r2, #254	; 0xfe
    548a:	dc94      	bgt.n	53b6 <__aeabi_fmul+0xd2>
    548c:	2401      	movs	r4, #1
    548e:	01a8      	lsls	r0, r5, #6
    5490:	0a40      	lsrs	r0, r0, #9
    5492:	b2d2      	uxtb	r2, r2
    5494:	400c      	ands	r4, r1
    5496:	e76f      	b.n	5378 <__aeabi_fmul+0x94>
    5498:	2080      	movs	r0, #128	; 0x80
    549a:	03c0      	lsls	r0, r0, #15
    549c:	4207      	tst	r7, r0
    549e:	d007      	beq.n	54b0 <__aeabi_fmul+0x1cc>
    54a0:	4205      	tst	r5, r0
    54a2:	d105      	bne.n	54b0 <__aeabi_fmul+0x1cc>
    54a4:	4328      	orrs	r0, r5
    54a6:	0240      	lsls	r0, r0, #9
    54a8:	0a40      	lsrs	r0, r0, #9
    54aa:	4644      	mov	r4, r8
    54ac:	22ff      	movs	r2, #255	; 0xff
    54ae:	e763      	b.n	5378 <__aeabi_fmul+0x94>
    54b0:	4338      	orrs	r0, r7
    54b2:	0240      	lsls	r0, r0, #9
    54b4:	0a40      	lsrs	r0, r0, #9
    54b6:	22ff      	movs	r2, #255	; 0xff
    54b8:	e75e      	b.n	5378 <__aeabi_fmul+0x94>
    54ba:	2401      	movs	r4, #1
    54bc:	1aa3      	subs	r3, r4, r2
    54be:	2b1b      	cmp	r3, #27
    54c0:	dd05      	ble.n	54ce <__aeabi_fmul+0x1ea>
    54c2:	400c      	ands	r4, r1
    54c4:	2200      	movs	r2, #0
    54c6:	2000      	movs	r0, #0
    54c8:	e756      	b.n	5378 <__aeabi_fmul+0x94>
    54ca:	465e      	mov	r6, fp
    54cc:	e7cb      	b.n	5466 <__aeabi_fmul+0x182>
    54ce:	002a      	movs	r2, r5
    54d0:	2020      	movs	r0, #32
    54d2:	40da      	lsrs	r2, r3
    54d4:	1ac3      	subs	r3, r0, r3
    54d6:	409d      	lsls	r5, r3
    54d8:	002b      	movs	r3, r5
    54da:	1e5d      	subs	r5, r3, #1
    54dc:	41ab      	sbcs	r3, r5
    54de:	4313      	orrs	r3, r2
    54e0:	075a      	lsls	r2, r3, #29
    54e2:	d004      	beq.n	54ee <__aeabi_fmul+0x20a>
    54e4:	220f      	movs	r2, #15
    54e6:	401a      	ands	r2, r3
    54e8:	2a04      	cmp	r2, #4
    54ea:	d000      	beq.n	54ee <__aeabi_fmul+0x20a>
    54ec:	3304      	adds	r3, #4
    54ee:	015a      	lsls	r2, r3, #5
    54f0:	d504      	bpl.n	54fc <__aeabi_fmul+0x218>
    54f2:	2401      	movs	r4, #1
    54f4:	2201      	movs	r2, #1
    54f6:	400c      	ands	r4, r1
    54f8:	2000      	movs	r0, #0
    54fa:	e73d      	b.n	5378 <__aeabi_fmul+0x94>
    54fc:	2401      	movs	r4, #1
    54fe:	019b      	lsls	r3, r3, #6
    5500:	0a58      	lsrs	r0, r3, #9
    5502:	400c      	ands	r4, r1
    5504:	2200      	movs	r2, #0
    5506:	e737      	b.n	5378 <__aeabi_fmul+0x94>
    5508:	2080      	movs	r0, #128	; 0x80
    550a:	2401      	movs	r4, #1
    550c:	03c0      	lsls	r0, r0, #15
    550e:	4328      	orrs	r0, r5
    5510:	0240      	lsls	r0, r0, #9
    5512:	0a40      	lsrs	r0, r0, #9
    5514:	400c      	ands	r4, r1
    5516:	22ff      	movs	r2, #255	; 0xff
    5518:	e72e      	b.n	5378 <__aeabi_fmul+0x94>
    551a:	46c0      	nop			; (mov r8, r8)
    551c:	000082ec 	.word	0x000082ec
    5520:	f7ffffff 	.word	0xf7ffffff

00005524 <__aeabi_fsub>:
    5524:	b5f0      	push	{r4, r5, r6, r7, lr}
    5526:	464f      	mov	r7, r9
    5528:	46d6      	mov	lr, sl
    552a:	4646      	mov	r6, r8
    552c:	0044      	lsls	r4, r0, #1
    552e:	b5c0      	push	{r6, r7, lr}
    5530:	0fc2      	lsrs	r2, r0, #31
    5532:	0247      	lsls	r7, r0, #9
    5534:	0248      	lsls	r0, r1, #9
    5536:	0a40      	lsrs	r0, r0, #9
    5538:	4684      	mov	ip, r0
    553a:	4666      	mov	r6, ip
    553c:	0a7b      	lsrs	r3, r7, #9
    553e:	0048      	lsls	r0, r1, #1
    5540:	0fc9      	lsrs	r1, r1, #31
    5542:	469a      	mov	sl, r3
    5544:	0e24      	lsrs	r4, r4, #24
    5546:	0015      	movs	r5, r2
    5548:	00db      	lsls	r3, r3, #3
    554a:	0e00      	lsrs	r0, r0, #24
    554c:	4689      	mov	r9, r1
    554e:	00f6      	lsls	r6, r6, #3
    5550:	28ff      	cmp	r0, #255	; 0xff
    5552:	d100      	bne.n	5556 <__aeabi_fsub+0x32>
    5554:	e08f      	b.n	5676 <__aeabi_fsub+0x152>
    5556:	2101      	movs	r1, #1
    5558:	464f      	mov	r7, r9
    555a:	404f      	eors	r7, r1
    555c:	0039      	movs	r1, r7
    555e:	4291      	cmp	r1, r2
    5560:	d066      	beq.n	5630 <__aeabi_fsub+0x10c>
    5562:	1a22      	subs	r2, r4, r0
    5564:	2a00      	cmp	r2, #0
    5566:	dc00      	bgt.n	556a <__aeabi_fsub+0x46>
    5568:	e09d      	b.n	56a6 <__aeabi_fsub+0x182>
    556a:	2800      	cmp	r0, #0
    556c:	d13d      	bne.n	55ea <__aeabi_fsub+0xc6>
    556e:	2e00      	cmp	r6, #0
    5570:	d100      	bne.n	5574 <__aeabi_fsub+0x50>
    5572:	e08b      	b.n	568c <__aeabi_fsub+0x168>
    5574:	1e51      	subs	r1, r2, #1
    5576:	2900      	cmp	r1, #0
    5578:	d000      	beq.n	557c <__aeabi_fsub+0x58>
    557a:	e0b5      	b.n	56e8 <__aeabi_fsub+0x1c4>
    557c:	2401      	movs	r4, #1
    557e:	1b9b      	subs	r3, r3, r6
    5580:	015a      	lsls	r2, r3, #5
    5582:	d544      	bpl.n	560e <__aeabi_fsub+0xea>
    5584:	019b      	lsls	r3, r3, #6
    5586:	099f      	lsrs	r7, r3, #6
    5588:	0038      	movs	r0, r7
    558a:	f002 f881 	bl	7690 <__clzsi2>
    558e:	3805      	subs	r0, #5
    5590:	4087      	lsls	r7, r0
    5592:	4284      	cmp	r4, r0
    5594:	dd00      	ble.n	5598 <__aeabi_fsub+0x74>
    5596:	e096      	b.n	56c6 <__aeabi_fsub+0x1a2>
    5598:	1b04      	subs	r4, r0, r4
    559a:	003a      	movs	r2, r7
    559c:	2020      	movs	r0, #32
    559e:	3401      	adds	r4, #1
    55a0:	40e2      	lsrs	r2, r4
    55a2:	1b04      	subs	r4, r0, r4
    55a4:	40a7      	lsls	r7, r4
    55a6:	003b      	movs	r3, r7
    55a8:	1e5f      	subs	r7, r3, #1
    55aa:	41bb      	sbcs	r3, r7
    55ac:	2400      	movs	r4, #0
    55ae:	4313      	orrs	r3, r2
    55b0:	075a      	lsls	r2, r3, #29
    55b2:	d004      	beq.n	55be <__aeabi_fsub+0x9a>
    55b4:	220f      	movs	r2, #15
    55b6:	401a      	ands	r2, r3
    55b8:	2a04      	cmp	r2, #4
    55ba:	d000      	beq.n	55be <__aeabi_fsub+0x9a>
    55bc:	3304      	adds	r3, #4
    55be:	015a      	lsls	r2, r3, #5
    55c0:	d527      	bpl.n	5612 <__aeabi_fsub+0xee>
    55c2:	3401      	adds	r4, #1
    55c4:	2cff      	cmp	r4, #255	; 0xff
    55c6:	d100      	bne.n	55ca <__aeabi_fsub+0xa6>
    55c8:	e079      	b.n	56be <__aeabi_fsub+0x19a>
    55ca:	2201      	movs	r2, #1
    55cc:	019b      	lsls	r3, r3, #6
    55ce:	0a5b      	lsrs	r3, r3, #9
    55d0:	b2e4      	uxtb	r4, r4
    55d2:	402a      	ands	r2, r5
    55d4:	025b      	lsls	r3, r3, #9
    55d6:	05e4      	lsls	r4, r4, #23
    55d8:	0a58      	lsrs	r0, r3, #9
    55da:	07d2      	lsls	r2, r2, #31
    55dc:	4320      	orrs	r0, r4
    55de:	4310      	orrs	r0, r2
    55e0:	bc1c      	pop	{r2, r3, r4}
    55e2:	4690      	mov	r8, r2
    55e4:	4699      	mov	r9, r3
    55e6:	46a2      	mov	sl, r4
    55e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55ea:	2cff      	cmp	r4, #255	; 0xff
    55ec:	d0e0      	beq.n	55b0 <__aeabi_fsub+0x8c>
    55ee:	2180      	movs	r1, #128	; 0x80
    55f0:	04c9      	lsls	r1, r1, #19
    55f2:	430e      	orrs	r6, r1
    55f4:	2a1b      	cmp	r2, #27
    55f6:	dc7b      	bgt.n	56f0 <__aeabi_fsub+0x1cc>
    55f8:	0031      	movs	r1, r6
    55fa:	2020      	movs	r0, #32
    55fc:	40d1      	lsrs	r1, r2
    55fe:	1a82      	subs	r2, r0, r2
    5600:	4096      	lsls	r6, r2
    5602:	1e72      	subs	r2, r6, #1
    5604:	4196      	sbcs	r6, r2
    5606:	430e      	orrs	r6, r1
    5608:	1b9b      	subs	r3, r3, r6
    560a:	015a      	lsls	r2, r3, #5
    560c:	d4ba      	bmi.n	5584 <__aeabi_fsub+0x60>
    560e:	075a      	lsls	r2, r3, #29
    5610:	d1d0      	bne.n	55b4 <__aeabi_fsub+0x90>
    5612:	2201      	movs	r2, #1
    5614:	08df      	lsrs	r7, r3, #3
    5616:	402a      	ands	r2, r5
    5618:	2cff      	cmp	r4, #255	; 0xff
    561a:	d133      	bne.n	5684 <__aeabi_fsub+0x160>
    561c:	2f00      	cmp	r7, #0
    561e:	d100      	bne.n	5622 <__aeabi_fsub+0xfe>
    5620:	e0a8      	b.n	5774 <__aeabi_fsub+0x250>
    5622:	2380      	movs	r3, #128	; 0x80
    5624:	03db      	lsls	r3, r3, #15
    5626:	433b      	orrs	r3, r7
    5628:	025b      	lsls	r3, r3, #9
    562a:	0a5b      	lsrs	r3, r3, #9
    562c:	24ff      	movs	r4, #255	; 0xff
    562e:	e7d1      	b.n	55d4 <__aeabi_fsub+0xb0>
    5630:	1a21      	subs	r1, r4, r0
    5632:	2900      	cmp	r1, #0
    5634:	dd4c      	ble.n	56d0 <__aeabi_fsub+0x1ac>
    5636:	2800      	cmp	r0, #0
    5638:	d02a      	beq.n	5690 <__aeabi_fsub+0x16c>
    563a:	2cff      	cmp	r4, #255	; 0xff
    563c:	d0b8      	beq.n	55b0 <__aeabi_fsub+0x8c>
    563e:	2080      	movs	r0, #128	; 0x80
    5640:	04c0      	lsls	r0, r0, #19
    5642:	4306      	orrs	r6, r0
    5644:	291b      	cmp	r1, #27
    5646:	dd00      	ble.n	564a <__aeabi_fsub+0x126>
    5648:	e0af      	b.n	57aa <__aeabi_fsub+0x286>
    564a:	0030      	movs	r0, r6
    564c:	2720      	movs	r7, #32
    564e:	40c8      	lsrs	r0, r1
    5650:	1a79      	subs	r1, r7, r1
    5652:	408e      	lsls	r6, r1
    5654:	1e71      	subs	r1, r6, #1
    5656:	418e      	sbcs	r6, r1
    5658:	4306      	orrs	r6, r0
    565a:	199b      	adds	r3, r3, r6
    565c:	0159      	lsls	r1, r3, #5
    565e:	d5d6      	bpl.n	560e <__aeabi_fsub+0xea>
    5660:	3401      	adds	r4, #1
    5662:	2cff      	cmp	r4, #255	; 0xff
    5664:	d100      	bne.n	5668 <__aeabi_fsub+0x144>
    5666:	e085      	b.n	5774 <__aeabi_fsub+0x250>
    5668:	2201      	movs	r2, #1
    566a:	497a      	ldr	r1, [pc, #488]	; (5854 <__aeabi_fsub+0x330>)
    566c:	401a      	ands	r2, r3
    566e:	085b      	lsrs	r3, r3, #1
    5670:	400b      	ands	r3, r1
    5672:	4313      	orrs	r3, r2
    5674:	e79c      	b.n	55b0 <__aeabi_fsub+0x8c>
    5676:	2e00      	cmp	r6, #0
    5678:	d000      	beq.n	567c <__aeabi_fsub+0x158>
    567a:	e770      	b.n	555e <__aeabi_fsub+0x3a>
    567c:	e76b      	b.n	5556 <__aeabi_fsub+0x32>
    567e:	1e3b      	subs	r3, r7, #0
    5680:	d1c5      	bne.n	560e <__aeabi_fsub+0xea>
    5682:	2200      	movs	r2, #0
    5684:	027b      	lsls	r3, r7, #9
    5686:	0a5b      	lsrs	r3, r3, #9
    5688:	b2e4      	uxtb	r4, r4
    568a:	e7a3      	b.n	55d4 <__aeabi_fsub+0xb0>
    568c:	0014      	movs	r4, r2
    568e:	e78f      	b.n	55b0 <__aeabi_fsub+0x8c>
    5690:	2e00      	cmp	r6, #0
    5692:	d04d      	beq.n	5730 <__aeabi_fsub+0x20c>
    5694:	1e48      	subs	r0, r1, #1
    5696:	2800      	cmp	r0, #0
    5698:	d157      	bne.n	574a <__aeabi_fsub+0x226>
    569a:	199b      	adds	r3, r3, r6
    569c:	2401      	movs	r4, #1
    569e:	015a      	lsls	r2, r3, #5
    56a0:	d5b5      	bpl.n	560e <__aeabi_fsub+0xea>
    56a2:	2402      	movs	r4, #2
    56a4:	e7e0      	b.n	5668 <__aeabi_fsub+0x144>
    56a6:	2a00      	cmp	r2, #0
    56a8:	d125      	bne.n	56f6 <__aeabi_fsub+0x1d2>
    56aa:	1c62      	adds	r2, r4, #1
    56ac:	b2d2      	uxtb	r2, r2
    56ae:	2a01      	cmp	r2, #1
    56b0:	dd72      	ble.n	5798 <__aeabi_fsub+0x274>
    56b2:	1b9f      	subs	r7, r3, r6
    56b4:	017a      	lsls	r2, r7, #5
    56b6:	d535      	bpl.n	5724 <__aeabi_fsub+0x200>
    56b8:	1af7      	subs	r7, r6, r3
    56ba:	000d      	movs	r5, r1
    56bc:	e764      	b.n	5588 <__aeabi_fsub+0x64>
    56be:	2201      	movs	r2, #1
    56c0:	2300      	movs	r3, #0
    56c2:	402a      	ands	r2, r5
    56c4:	e786      	b.n	55d4 <__aeabi_fsub+0xb0>
    56c6:	003b      	movs	r3, r7
    56c8:	4a63      	ldr	r2, [pc, #396]	; (5858 <__aeabi_fsub+0x334>)
    56ca:	1a24      	subs	r4, r4, r0
    56cc:	4013      	ands	r3, r2
    56ce:	e76f      	b.n	55b0 <__aeabi_fsub+0x8c>
    56d0:	2900      	cmp	r1, #0
    56d2:	d16c      	bne.n	57ae <__aeabi_fsub+0x28a>
    56d4:	1c61      	adds	r1, r4, #1
    56d6:	b2c8      	uxtb	r0, r1
    56d8:	2801      	cmp	r0, #1
    56da:	dd4e      	ble.n	577a <__aeabi_fsub+0x256>
    56dc:	29ff      	cmp	r1, #255	; 0xff
    56de:	d049      	beq.n	5774 <__aeabi_fsub+0x250>
    56e0:	199b      	adds	r3, r3, r6
    56e2:	085b      	lsrs	r3, r3, #1
    56e4:	000c      	movs	r4, r1
    56e6:	e763      	b.n	55b0 <__aeabi_fsub+0x8c>
    56e8:	2aff      	cmp	r2, #255	; 0xff
    56ea:	d041      	beq.n	5770 <__aeabi_fsub+0x24c>
    56ec:	000a      	movs	r2, r1
    56ee:	e781      	b.n	55f4 <__aeabi_fsub+0xd0>
    56f0:	2601      	movs	r6, #1
    56f2:	1b9b      	subs	r3, r3, r6
    56f4:	e789      	b.n	560a <__aeabi_fsub+0xe6>
    56f6:	2c00      	cmp	r4, #0
    56f8:	d01c      	beq.n	5734 <__aeabi_fsub+0x210>
    56fa:	28ff      	cmp	r0, #255	; 0xff
    56fc:	d021      	beq.n	5742 <__aeabi_fsub+0x21e>
    56fe:	2480      	movs	r4, #128	; 0x80
    5700:	04e4      	lsls	r4, r4, #19
    5702:	4252      	negs	r2, r2
    5704:	4323      	orrs	r3, r4
    5706:	2a1b      	cmp	r2, #27
    5708:	dd00      	ble.n	570c <__aeabi_fsub+0x1e8>
    570a:	e096      	b.n	583a <__aeabi_fsub+0x316>
    570c:	001c      	movs	r4, r3
    570e:	2520      	movs	r5, #32
    5710:	40d4      	lsrs	r4, r2
    5712:	1aaa      	subs	r2, r5, r2
    5714:	4093      	lsls	r3, r2
    5716:	1e5a      	subs	r2, r3, #1
    5718:	4193      	sbcs	r3, r2
    571a:	4323      	orrs	r3, r4
    571c:	1af3      	subs	r3, r6, r3
    571e:	0004      	movs	r4, r0
    5720:	000d      	movs	r5, r1
    5722:	e72d      	b.n	5580 <__aeabi_fsub+0x5c>
    5724:	2f00      	cmp	r7, #0
    5726:	d000      	beq.n	572a <__aeabi_fsub+0x206>
    5728:	e72e      	b.n	5588 <__aeabi_fsub+0x64>
    572a:	2200      	movs	r2, #0
    572c:	2400      	movs	r4, #0
    572e:	e7a9      	b.n	5684 <__aeabi_fsub+0x160>
    5730:	000c      	movs	r4, r1
    5732:	e73d      	b.n	55b0 <__aeabi_fsub+0x8c>
    5734:	2b00      	cmp	r3, #0
    5736:	d058      	beq.n	57ea <__aeabi_fsub+0x2c6>
    5738:	43d2      	mvns	r2, r2
    573a:	2a00      	cmp	r2, #0
    573c:	d0ee      	beq.n	571c <__aeabi_fsub+0x1f8>
    573e:	28ff      	cmp	r0, #255	; 0xff
    5740:	d1e1      	bne.n	5706 <__aeabi_fsub+0x1e2>
    5742:	0033      	movs	r3, r6
    5744:	24ff      	movs	r4, #255	; 0xff
    5746:	000d      	movs	r5, r1
    5748:	e732      	b.n	55b0 <__aeabi_fsub+0x8c>
    574a:	29ff      	cmp	r1, #255	; 0xff
    574c:	d010      	beq.n	5770 <__aeabi_fsub+0x24c>
    574e:	0001      	movs	r1, r0
    5750:	e778      	b.n	5644 <__aeabi_fsub+0x120>
    5752:	2b00      	cmp	r3, #0
    5754:	d06e      	beq.n	5834 <__aeabi_fsub+0x310>
    5756:	24ff      	movs	r4, #255	; 0xff
    5758:	2e00      	cmp	r6, #0
    575a:	d100      	bne.n	575e <__aeabi_fsub+0x23a>
    575c:	e728      	b.n	55b0 <__aeabi_fsub+0x8c>
    575e:	2280      	movs	r2, #128	; 0x80
    5760:	4651      	mov	r1, sl
    5762:	03d2      	lsls	r2, r2, #15
    5764:	4211      	tst	r1, r2
    5766:	d003      	beq.n	5770 <__aeabi_fsub+0x24c>
    5768:	4661      	mov	r1, ip
    576a:	4211      	tst	r1, r2
    576c:	d100      	bne.n	5770 <__aeabi_fsub+0x24c>
    576e:	0033      	movs	r3, r6
    5770:	24ff      	movs	r4, #255	; 0xff
    5772:	e71d      	b.n	55b0 <__aeabi_fsub+0x8c>
    5774:	24ff      	movs	r4, #255	; 0xff
    5776:	2300      	movs	r3, #0
    5778:	e72c      	b.n	55d4 <__aeabi_fsub+0xb0>
    577a:	2c00      	cmp	r4, #0
    577c:	d1e9      	bne.n	5752 <__aeabi_fsub+0x22e>
    577e:	2b00      	cmp	r3, #0
    5780:	d063      	beq.n	584a <__aeabi_fsub+0x326>
    5782:	2e00      	cmp	r6, #0
    5784:	d100      	bne.n	5788 <__aeabi_fsub+0x264>
    5786:	e713      	b.n	55b0 <__aeabi_fsub+0x8c>
    5788:	199b      	adds	r3, r3, r6
    578a:	015a      	lsls	r2, r3, #5
    578c:	d400      	bmi.n	5790 <__aeabi_fsub+0x26c>
    578e:	e73e      	b.n	560e <__aeabi_fsub+0xea>
    5790:	4a31      	ldr	r2, [pc, #196]	; (5858 <__aeabi_fsub+0x334>)
    5792:	000c      	movs	r4, r1
    5794:	4013      	ands	r3, r2
    5796:	e70b      	b.n	55b0 <__aeabi_fsub+0x8c>
    5798:	2c00      	cmp	r4, #0
    579a:	d11e      	bne.n	57da <__aeabi_fsub+0x2b6>
    579c:	2b00      	cmp	r3, #0
    579e:	d12f      	bne.n	5800 <__aeabi_fsub+0x2dc>
    57a0:	2e00      	cmp	r6, #0
    57a2:	d04f      	beq.n	5844 <__aeabi_fsub+0x320>
    57a4:	0033      	movs	r3, r6
    57a6:	000d      	movs	r5, r1
    57a8:	e702      	b.n	55b0 <__aeabi_fsub+0x8c>
    57aa:	2601      	movs	r6, #1
    57ac:	e755      	b.n	565a <__aeabi_fsub+0x136>
    57ae:	2c00      	cmp	r4, #0
    57b0:	d11f      	bne.n	57f2 <__aeabi_fsub+0x2ce>
    57b2:	2b00      	cmp	r3, #0
    57b4:	d043      	beq.n	583e <__aeabi_fsub+0x31a>
    57b6:	43c9      	mvns	r1, r1
    57b8:	2900      	cmp	r1, #0
    57ba:	d00b      	beq.n	57d4 <__aeabi_fsub+0x2b0>
    57bc:	28ff      	cmp	r0, #255	; 0xff
    57be:	d039      	beq.n	5834 <__aeabi_fsub+0x310>
    57c0:	291b      	cmp	r1, #27
    57c2:	dc44      	bgt.n	584e <__aeabi_fsub+0x32a>
    57c4:	001c      	movs	r4, r3
    57c6:	2720      	movs	r7, #32
    57c8:	40cc      	lsrs	r4, r1
    57ca:	1a79      	subs	r1, r7, r1
    57cc:	408b      	lsls	r3, r1
    57ce:	1e59      	subs	r1, r3, #1
    57d0:	418b      	sbcs	r3, r1
    57d2:	4323      	orrs	r3, r4
    57d4:	199b      	adds	r3, r3, r6
    57d6:	0004      	movs	r4, r0
    57d8:	e740      	b.n	565c <__aeabi_fsub+0x138>
    57da:	2b00      	cmp	r3, #0
    57dc:	d11a      	bne.n	5814 <__aeabi_fsub+0x2f0>
    57de:	2e00      	cmp	r6, #0
    57e0:	d124      	bne.n	582c <__aeabi_fsub+0x308>
    57e2:	2780      	movs	r7, #128	; 0x80
    57e4:	2200      	movs	r2, #0
    57e6:	03ff      	lsls	r7, r7, #15
    57e8:	e71b      	b.n	5622 <__aeabi_fsub+0xfe>
    57ea:	0033      	movs	r3, r6
    57ec:	0004      	movs	r4, r0
    57ee:	000d      	movs	r5, r1
    57f0:	e6de      	b.n	55b0 <__aeabi_fsub+0x8c>
    57f2:	28ff      	cmp	r0, #255	; 0xff
    57f4:	d01e      	beq.n	5834 <__aeabi_fsub+0x310>
    57f6:	2480      	movs	r4, #128	; 0x80
    57f8:	04e4      	lsls	r4, r4, #19
    57fa:	4249      	negs	r1, r1
    57fc:	4323      	orrs	r3, r4
    57fe:	e7df      	b.n	57c0 <__aeabi_fsub+0x29c>
    5800:	2e00      	cmp	r6, #0
    5802:	d100      	bne.n	5806 <__aeabi_fsub+0x2e2>
    5804:	e6d4      	b.n	55b0 <__aeabi_fsub+0x8c>
    5806:	1b9f      	subs	r7, r3, r6
    5808:	017a      	lsls	r2, r7, #5
    580a:	d400      	bmi.n	580e <__aeabi_fsub+0x2ea>
    580c:	e737      	b.n	567e <__aeabi_fsub+0x15a>
    580e:	1af3      	subs	r3, r6, r3
    5810:	000d      	movs	r5, r1
    5812:	e6cd      	b.n	55b0 <__aeabi_fsub+0x8c>
    5814:	24ff      	movs	r4, #255	; 0xff
    5816:	2e00      	cmp	r6, #0
    5818:	d100      	bne.n	581c <__aeabi_fsub+0x2f8>
    581a:	e6c9      	b.n	55b0 <__aeabi_fsub+0x8c>
    581c:	2280      	movs	r2, #128	; 0x80
    581e:	4650      	mov	r0, sl
    5820:	03d2      	lsls	r2, r2, #15
    5822:	4210      	tst	r0, r2
    5824:	d0a4      	beq.n	5770 <__aeabi_fsub+0x24c>
    5826:	4660      	mov	r0, ip
    5828:	4210      	tst	r0, r2
    582a:	d1a1      	bne.n	5770 <__aeabi_fsub+0x24c>
    582c:	0033      	movs	r3, r6
    582e:	000d      	movs	r5, r1
    5830:	24ff      	movs	r4, #255	; 0xff
    5832:	e6bd      	b.n	55b0 <__aeabi_fsub+0x8c>
    5834:	0033      	movs	r3, r6
    5836:	24ff      	movs	r4, #255	; 0xff
    5838:	e6ba      	b.n	55b0 <__aeabi_fsub+0x8c>
    583a:	2301      	movs	r3, #1
    583c:	e76e      	b.n	571c <__aeabi_fsub+0x1f8>
    583e:	0033      	movs	r3, r6
    5840:	0004      	movs	r4, r0
    5842:	e6b5      	b.n	55b0 <__aeabi_fsub+0x8c>
    5844:	2700      	movs	r7, #0
    5846:	2200      	movs	r2, #0
    5848:	e71c      	b.n	5684 <__aeabi_fsub+0x160>
    584a:	0033      	movs	r3, r6
    584c:	e6b0      	b.n	55b0 <__aeabi_fsub+0x8c>
    584e:	2301      	movs	r3, #1
    5850:	e7c0      	b.n	57d4 <__aeabi_fsub+0x2b0>
    5852:	46c0      	nop			; (mov r8, r8)
    5854:	7dffffff 	.word	0x7dffffff
    5858:	fbffffff 	.word	0xfbffffff

0000585c <__aeabi_f2iz>:
    585c:	0241      	lsls	r1, r0, #9
    585e:	0043      	lsls	r3, r0, #1
    5860:	0fc2      	lsrs	r2, r0, #31
    5862:	0a49      	lsrs	r1, r1, #9
    5864:	0e1b      	lsrs	r3, r3, #24
    5866:	2000      	movs	r0, #0
    5868:	2b7e      	cmp	r3, #126	; 0x7e
    586a:	dd0d      	ble.n	5888 <__aeabi_f2iz+0x2c>
    586c:	2b9d      	cmp	r3, #157	; 0x9d
    586e:	dc0c      	bgt.n	588a <__aeabi_f2iz+0x2e>
    5870:	2080      	movs	r0, #128	; 0x80
    5872:	0400      	lsls	r0, r0, #16
    5874:	4301      	orrs	r1, r0
    5876:	2b95      	cmp	r3, #149	; 0x95
    5878:	dc0a      	bgt.n	5890 <__aeabi_f2iz+0x34>
    587a:	2096      	movs	r0, #150	; 0x96
    587c:	1ac3      	subs	r3, r0, r3
    587e:	40d9      	lsrs	r1, r3
    5880:	4248      	negs	r0, r1
    5882:	2a00      	cmp	r2, #0
    5884:	d100      	bne.n	5888 <__aeabi_f2iz+0x2c>
    5886:	0008      	movs	r0, r1
    5888:	4770      	bx	lr
    588a:	4b03      	ldr	r3, [pc, #12]	; (5898 <__aeabi_f2iz+0x3c>)
    588c:	18d0      	adds	r0, r2, r3
    588e:	e7fb      	b.n	5888 <__aeabi_f2iz+0x2c>
    5890:	3b96      	subs	r3, #150	; 0x96
    5892:	4099      	lsls	r1, r3
    5894:	e7f4      	b.n	5880 <__aeabi_f2iz+0x24>
    5896:	46c0      	nop			; (mov r8, r8)
    5898:	7fffffff 	.word	0x7fffffff

0000589c <__aeabi_i2f>:
    589c:	b570      	push	{r4, r5, r6, lr}
    589e:	2800      	cmp	r0, #0
    58a0:	d030      	beq.n	5904 <__aeabi_i2f+0x68>
    58a2:	17c3      	asrs	r3, r0, #31
    58a4:	18c4      	adds	r4, r0, r3
    58a6:	405c      	eors	r4, r3
    58a8:	0fc5      	lsrs	r5, r0, #31
    58aa:	0020      	movs	r0, r4
    58ac:	f001 fef0 	bl	7690 <__clzsi2>
    58b0:	239e      	movs	r3, #158	; 0x9e
    58b2:	1a1b      	subs	r3, r3, r0
    58b4:	2b96      	cmp	r3, #150	; 0x96
    58b6:	dc0d      	bgt.n	58d4 <__aeabi_i2f+0x38>
    58b8:	2296      	movs	r2, #150	; 0x96
    58ba:	1ad2      	subs	r2, r2, r3
    58bc:	4094      	lsls	r4, r2
    58be:	002a      	movs	r2, r5
    58c0:	0264      	lsls	r4, r4, #9
    58c2:	0a64      	lsrs	r4, r4, #9
    58c4:	b2db      	uxtb	r3, r3
    58c6:	0264      	lsls	r4, r4, #9
    58c8:	05db      	lsls	r3, r3, #23
    58ca:	0a60      	lsrs	r0, r4, #9
    58cc:	07d2      	lsls	r2, r2, #31
    58ce:	4318      	orrs	r0, r3
    58d0:	4310      	orrs	r0, r2
    58d2:	bd70      	pop	{r4, r5, r6, pc}
    58d4:	2b99      	cmp	r3, #153	; 0x99
    58d6:	dc19      	bgt.n	590c <__aeabi_i2f+0x70>
    58d8:	2299      	movs	r2, #153	; 0x99
    58da:	1ad2      	subs	r2, r2, r3
    58dc:	2a00      	cmp	r2, #0
    58de:	dd29      	ble.n	5934 <__aeabi_i2f+0x98>
    58e0:	4094      	lsls	r4, r2
    58e2:	0022      	movs	r2, r4
    58e4:	4c14      	ldr	r4, [pc, #80]	; (5938 <__aeabi_i2f+0x9c>)
    58e6:	4014      	ands	r4, r2
    58e8:	0751      	lsls	r1, r2, #29
    58ea:	d004      	beq.n	58f6 <__aeabi_i2f+0x5a>
    58ec:	210f      	movs	r1, #15
    58ee:	400a      	ands	r2, r1
    58f0:	2a04      	cmp	r2, #4
    58f2:	d000      	beq.n	58f6 <__aeabi_i2f+0x5a>
    58f4:	3404      	adds	r4, #4
    58f6:	0162      	lsls	r2, r4, #5
    58f8:	d413      	bmi.n	5922 <__aeabi_i2f+0x86>
    58fa:	01a4      	lsls	r4, r4, #6
    58fc:	0a64      	lsrs	r4, r4, #9
    58fe:	b2db      	uxtb	r3, r3
    5900:	002a      	movs	r2, r5
    5902:	e7e0      	b.n	58c6 <__aeabi_i2f+0x2a>
    5904:	2200      	movs	r2, #0
    5906:	2300      	movs	r3, #0
    5908:	2400      	movs	r4, #0
    590a:	e7dc      	b.n	58c6 <__aeabi_i2f+0x2a>
    590c:	2205      	movs	r2, #5
    590e:	0021      	movs	r1, r4
    5910:	1a12      	subs	r2, r2, r0
    5912:	40d1      	lsrs	r1, r2
    5914:	22b9      	movs	r2, #185	; 0xb9
    5916:	1ad2      	subs	r2, r2, r3
    5918:	4094      	lsls	r4, r2
    591a:	1e62      	subs	r2, r4, #1
    591c:	4194      	sbcs	r4, r2
    591e:	430c      	orrs	r4, r1
    5920:	e7da      	b.n	58d8 <__aeabi_i2f+0x3c>
    5922:	4b05      	ldr	r3, [pc, #20]	; (5938 <__aeabi_i2f+0x9c>)
    5924:	002a      	movs	r2, r5
    5926:	401c      	ands	r4, r3
    5928:	239f      	movs	r3, #159	; 0x9f
    592a:	01a4      	lsls	r4, r4, #6
    592c:	1a1b      	subs	r3, r3, r0
    592e:	0a64      	lsrs	r4, r4, #9
    5930:	b2db      	uxtb	r3, r3
    5932:	e7c8      	b.n	58c6 <__aeabi_i2f+0x2a>
    5934:	0022      	movs	r2, r4
    5936:	e7d5      	b.n	58e4 <__aeabi_i2f+0x48>
    5938:	fbffffff 	.word	0xfbffffff

0000593c <__aeabi_ui2f>:
    593c:	b510      	push	{r4, lr}
    593e:	1e04      	subs	r4, r0, #0
    5940:	d027      	beq.n	5992 <__aeabi_ui2f+0x56>
    5942:	f001 fea5 	bl	7690 <__clzsi2>
    5946:	239e      	movs	r3, #158	; 0x9e
    5948:	1a1b      	subs	r3, r3, r0
    594a:	2b96      	cmp	r3, #150	; 0x96
    594c:	dc0a      	bgt.n	5964 <__aeabi_ui2f+0x28>
    594e:	2296      	movs	r2, #150	; 0x96
    5950:	1ad2      	subs	r2, r2, r3
    5952:	4094      	lsls	r4, r2
    5954:	0264      	lsls	r4, r4, #9
    5956:	0a64      	lsrs	r4, r4, #9
    5958:	b2db      	uxtb	r3, r3
    595a:	0264      	lsls	r4, r4, #9
    595c:	05db      	lsls	r3, r3, #23
    595e:	0a60      	lsrs	r0, r4, #9
    5960:	4318      	orrs	r0, r3
    5962:	bd10      	pop	{r4, pc}
    5964:	2b99      	cmp	r3, #153	; 0x99
    5966:	dc17      	bgt.n	5998 <__aeabi_ui2f+0x5c>
    5968:	2299      	movs	r2, #153	; 0x99
    596a:	1ad2      	subs	r2, r2, r3
    596c:	2a00      	cmp	r2, #0
    596e:	dd27      	ble.n	59c0 <__aeabi_ui2f+0x84>
    5970:	4094      	lsls	r4, r2
    5972:	0022      	movs	r2, r4
    5974:	4c13      	ldr	r4, [pc, #76]	; (59c4 <__aeabi_ui2f+0x88>)
    5976:	4014      	ands	r4, r2
    5978:	0751      	lsls	r1, r2, #29
    597a:	d004      	beq.n	5986 <__aeabi_ui2f+0x4a>
    597c:	210f      	movs	r1, #15
    597e:	400a      	ands	r2, r1
    5980:	2a04      	cmp	r2, #4
    5982:	d000      	beq.n	5986 <__aeabi_ui2f+0x4a>
    5984:	3404      	adds	r4, #4
    5986:	0162      	lsls	r2, r4, #5
    5988:	d412      	bmi.n	59b0 <__aeabi_ui2f+0x74>
    598a:	01a4      	lsls	r4, r4, #6
    598c:	0a64      	lsrs	r4, r4, #9
    598e:	b2db      	uxtb	r3, r3
    5990:	e7e3      	b.n	595a <__aeabi_ui2f+0x1e>
    5992:	2300      	movs	r3, #0
    5994:	2400      	movs	r4, #0
    5996:	e7e0      	b.n	595a <__aeabi_ui2f+0x1e>
    5998:	22b9      	movs	r2, #185	; 0xb9
    599a:	0021      	movs	r1, r4
    599c:	1ad2      	subs	r2, r2, r3
    599e:	4091      	lsls	r1, r2
    59a0:	000a      	movs	r2, r1
    59a2:	1e51      	subs	r1, r2, #1
    59a4:	418a      	sbcs	r2, r1
    59a6:	2105      	movs	r1, #5
    59a8:	1a09      	subs	r1, r1, r0
    59aa:	40cc      	lsrs	r4, r1
    59ac:	4314      	orrs	r4, r2
    59ae:	e7db      	b.n	5968 <__aeabi_ui2f+0x2c>
    59b0:	4b04      	ldr	r3, [pc, #16]	; (59c4 <__aeabi_ui2f+0x88>)
    59b2:	401c      	ands	r4, r3
    59b4:	239f      	movs	r3, #159	; 0x9f
    59b6:	01a4      	lsls	r4, r4, #6
    59b8:	1a1b      	subs	r3, r3, r0
    59ba:	0a64      	lsrs	r4, r4, #9
    59bc:	b2db      	uxtb	r3, r3
    59be:	e7cc      	b.n	595a <__aeabi_ui2f+0x1e>
    59c0:	0022      	movs	r2, r4
    59c2:	e7d7      	b.n	5974 <__aeabi_ui2f+0x38>
    59c4:	fbffffff 	.word	0xfbffffff

000059c8 <__aeabi_dadd>:
    59c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59ca:	4645      	mov	r5, r8
    59cc:	46de      	mov	lr, fp
    59ce:	4657      	mov	r7, sl
    59d0:	464e      	mov	r6, r9
    59d2:	030c      	lsls	r4, r1, #12
    59d4:	b5e0      	push	{r5, r6, r7, lr}
    59d6:	004e      	lsls	r6, r1, #1
    59d8:	0fc9      	lsrs	r1, r1, #31
    59da:	4688      	mov	r8, r1
    59dc:	000d      	movs	r5, r1
    59de:	0a61      	lsrs	r1, r4, #9
    59e0:	0f44      	lsrs	r4, r0, #29
    59e2:	430c      	orrs	r4, r1
    59e4:	00c7      	lsls	r7, r0, #3
    59e6:	0319      	lsls	r1, r3, #12
    59e8:	0058      	lsls	r0, r3, #1
    59ea:	0fdb      	lsrs	r3, r3, #31
    59ec:	469b      	mov	fp, r3
    59ee:	0a4b      	lsrs	r3, r1, #9
    59f0:	0f51      	lsrs	r1, r2, #29
    59f2:	430b      	orrs	r3, r1
    59f4:	0d76      	lsrs	r6, r6, #21
    59f6:	0d40      	lsrs	r0, r0, #21
    59f8:	0019      	movs	r1, r3
    59fa:	00d2      	lsls	r2, r2, #3
    59fc:	45d8      	cmp	r8, fp
    59fe:	d100      	bne.n	5a02 <__aeabi_dadd+0x3a>
    5a00:	e0ae      	b.n	5b60 <__aeabi_dadd+0x198>
    5a02:	1a35      	subs	r5, r6, r0
    5a04:	2d00      	cmp	r5, #0
    5a06:	dc00      	bgt.n	5a0a <__aeabi_dadd+0x42>
    5a08:	e0f6      	b.n	5bf8 <__aeabi_dadd+0x230>
    5a0a:	2800      	cmp	r0, #0
    5a0c:	d10f      	bne.n	5a2e <__aeabi_dadd+0x66>
    5a0e:	4313      	orrs	r3, r2
    5a10:	d100      	bne.n	5a14 <__aeabi_dadd+0x4c>
    5a12:	e0db      	b.n	5bcc <__aeabi_dadd+0x204>
    5a14:	1e6b      	subs	r3, r5, #1
    5a16:	2b00      	cmp	r3, #0
    5a18:	d000      	beq.n	5a1c <__aeabi_dadd+0x54>
    5a1a:	e137      	b.n	5c8c <__aeabi_dadd+0x2c4>
    5a1c:	1aba      	subs	r2, r7, r2
    5a1e:	4297      	cmp	r7, r2
    5a20:	41bf      	sbcs	r7, r7
    5a22:	1a64      	subs	r4, r4, r1
    5a24:	427f      	negs	r7, r7
    5a26:	1be4      	subs	r4, r4, r7
    5a28:	2601      	movs	r6, #1
    5a2a:	0017      	movs	r7, r2
    5a2c:	e024      	b.n	5a78 <__aeabi_dadd+0xb0>
    5a2e:	4bc6      	ldr	r3, [pc, #792]	; (5d48 <__aeabi_dadd+0x380>)
    5a30:	429e      	cmp	r6, r3
    5a32:	d04d      	beq.n	5ad0 <__aeabi_dadd+0x108>
    5a34:	2380      	movs	r3, #128	; 0x80
    5a36:	041b      	lsls	r3, r3, #16
    5a38:	4319      	orrs	r1, r3
    5a3a:	2d38      	cmp	r5, #56	; 0x38
    5a3c:	dd00      	ble.n	5a40 <__aeabi_dadd+0x78>
    5a3e:	e107      	b.n	5c50 <__aeabi_dadd+0x288>
    5a40:	2d1f      	cmp	r5, #31
    5a42:	dd00      	ble.n	5a46 <__aeabi_dadd+0x7e>
    5a44:	e138      	b.n	5cb8 <__aeabi_dadd+0x2f0>
    5a46:	2020      	movs	r0, #32
    5a48:	1b43      	subs	r3, r0, r5
    5a4a:	469a      	mov	sl, r3
    5a4c:	000b      	movs	r3, r1
    5a4e:	4650      	mov	r0, sl
    5a50:	4083      	lsls	r3, r0
    5a52:	4699      	mov	r9, r3
    5a54:	0013      	movs	r3, r2
    5a56:	4648      	mov	r0, r9
    5a58:	40eb      	lsrs	r3, r5
    5a5a:	4318      	orrs	r0, r3
    5a5c:	0003      	movs	r3, r0
    5a5e:	4650      	mov	r0, sl
    5a60:	4082      	lsls	r2, r0
    5a62:	1e50      	subs	r0, r2, #1
    5a64:	4182      	sbcs	r2, r0
    5a66:	40e9      	lsrs	r1, r5
    5a68:	431a      	orrs	r2, r3
    5a6a:	1aba      	subs	r2, r7, r2
    5a6c:	1a61      	subs	r1, r4, r1
    5a6e:	4297      	cmp	r7, r2
    5a70:	41a4      	sbcs	r4, r4
    5a72:	0017      	movs	r7, r2
    5a74:	4264      	negs	r4, r4
    5a76:	1b0c      	subs	r4, r1, r4
    5a78:	0223      	lsls	r3, r4, #8
    5a7a:	d562      	bpl.n	5b42 <__aeabi_dadd+0x17a>
    5a7c:	0264      	lsls	r4, r4, #9
    5a7e:	0a65      	lsrs	r5, r4, #9
    5a80:	2d00      	cmp	r5, #0
    5a82:	d100      	bne.n	5a86 <__aeabi_dadd+0xbe>
    5a84:	e0df      	b.n	5c46 <__aeabi_dadd+0x27e>
    5a86:	0028      	movs	r0, r5
    5a88:	f001 fe02 	bl	7690 <__clzsi2>
    5a8c:	0003      	movs	r3, r0
    5a8e:	3b08      	subs	r3, #8
    5a90:	2b1f      	cmp	r3, #31
    5a92:	dd00      	ble.n	5a96 <__aeabi_dadd+0xce>
    5a94:	e0d2      	b.n	5c3c <__aeabi_dadd+0x274>
    5a96:	2220      	movs	r2, #32
    5a98:	003c      	movs	r4, r7
    5a9a:	1ad2      	subs	r2, r2, r3
    5a9c:	409d      	lsls	r5, r3
    5a9e:	40d4      	lsrs	r4, r2
    5aa0:	409f      	lsls	r7, r3
    5aa2:	4325      	orrs	r5, r4
    5aa4:	429e      	cmp	r6, r3
    5aa6:	dd00      	ble.n	5aaa <__aeabi_dadd+0xe2>
    5aa8:	e0c4      	b.n	5c34 <__aeabi_dadd+0x26c>
    5aaa:	1b9e      	subs	r6, r3, r6
    5aac:	1c73      	adds	r3, r6, #1
    5aae:	2b1f      	cmp	r3, #31
    5ab0:	dd00      	ble.n	5ab4 <__aeabi_dadd+0xec>
    5ab2:	e0f1      	b.n	5c98 <__aeabi_dadd+0x2d0>
    5ab4:	2220      	movs	r2, #32
    5ab6:	0038      	movs	r0, r7
    5ab8:	0029      	movs	r1, r5
    5aba:	1ad2      	subs	r2, r2, r3
    5abc:	40d8      	lsrs	r0, r3
    5abe:	4091      	lsls	r1, r2
    5ac0:	4097      	lsls	r7, r2
    5ac2:	002c      	movs	r4, r5
    5ac4:	4301      	orrs	r1, r0
    5ac6:	1e78      	subs	r0, r7, #1
    5ac8:	4187      	sbcs	r7, r0
    5aca:	40dc      	lsrs	r4, r3
    5acc:	2600      	movs	r6, #0
    5ace:	430f      	orrs	r7, r1
    5ad0:	077b      	lsls	r3, r7, #29
    5ad2:	d009      	beq.n	5ae8 <__aeabi_dadd+0x120>
    5ad4:	230f      	movs	r3, #15
    5ad6:	403b      	ands	r3, r7
    5ad8:	2b04      	cmp	r3, #4
    5ada:	d005      	beq.n	5ae8 <__aeabi_dadd+0x120>
    5adc:	1d3b      	adds	r3, r7, #4
    5ade:	42bb      	cmp	r3, r7
    5ae0:	41bf      	sbcs	r7, r7
    5ae2:	427f      	negs	r7, r7
    5ae4:	19e4      	adds	r4, r4, r7
    5ae6:	001f      	movs	r7, r3
    5ae8:	0223      	lsls	r3, r4, #8
    5aea:	d52c      	bpl.n	5b46 <__aeabi_dadd+0x17e>
    5aec:	4b96      	ldr	r3, [pc, #600]	; (5d48 <__aeabi_dadd+0x380>)
    5aee:	3601      	adds	r6, #1
    5af0:	429e      	cmp	r6, r3
    5af2:	d100      	bne.n	5af6 <__aeabi_dadd+0x12e>
    5af4:	e09a      	b.n	5c2c <__aeabi_dadd+0x264>
    5af6:	4645      	mov	r5, r8
    5af8:	4b94      	ldr	r3, [pc, #592]	; (5d4c <__aeabi_dadd+0x384>)
    5afa:	08ff      	lsrs	r7, r7, #3
    5afc:	401c      	ands	r4, r3
    5afe:	0760      	lsls	r0, r4, #29
    5b00:	0576      	lsls	r6, r6, #21
    5b02:	0264      	lsls	r4, r4, #9
    5b04:	4307      	orrs	r7, r0
    5b06:	0b24      	lsrs	r4, r4, #12
    5b08:	0d76      	lsrs	r6, r6, #21
    5b0a:	2100      	movs	r1, #0
    5b0c:	0324      	lsls	r4, r4, #12
    5b0e:	0b23      	lsrs	r3, r4, #12
    5b10:	0d0c      	lsrs	r4, r1, #20
    5b12:	4a8f      	ldr	r2, [pc, #572]	; (5d50 <__aeabi_dadd+0x388>)
    5b14:	0524      	lsls	r4, r4, #20
    5b16:	431c      	orrs	r4, r3
    5b18:	4014      	ands	r4, r2
    5b1a:	0533      	lsls	r3, r6, #20
    5b1c:	4323      	orrs	r3, r4
    5b1e:	005b      	lsls	r3, r3, #1
    5b20:	07ed      	lsls	r5, r5, #31
    5b22:	085b      	lsrs	r3, r3, #1
    5b24:	432b      	orrs	r3, r5
    5b26:	0038      	movs	r0, r7
    5b28:	0019      	movs	r1, r3
    5b2a:	bc3c      	pop	{r2, r3, r4, r5}
    5b2c:	4690      	mov	r8, r2
    5b2e:	4699      	mov	r9, r3
    5b30:	46a2      	mov	sl, r4
    5b32:	46ab      	mov	fp, r5
    5b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b36:	4664      	mov	r4, ip
    5b38:	4304      	orrs	r4, r0
    5b3a:	d100      	bne.n	5b3e <__aeabi_dadd+0x176>
    5b3c:	e211      	b.n	5f62 <__aeabi_dadd+0x59a>
    5b3e:	0004      	movs	r4, r0
    5b40:	4667      	mov	r7, ip
    5b42:	077b      	lsls	r3, r7, #29
    5b44:	d1c6      	bne.n	5ad4 <__aeabi_dadd+0x10c>
    5b46:	4645      	mov	r5, r8
    5b48:	0760      	lsls	r0, r4, #29
    5b4a:	08ff      	lsrs	r7, r7, #3
    5b4c:	4307      	orrs	r7, r0
    5b4e:	08e4      	lsrs	r4, r4, #3
    5b50:	4b7d      	ldr	r3, [pc, #500]	; (5d48 <__aeabi_dadd+0x380>)
    5b52:	429e      	cmp	r6, r3
    5b54:	d030      	beq.n	5bb8 <__aeabi_dadd+0x1f0>
    5b56:	0324      	lsls	r4, r4, #12
    5b58:	0576      	lsls	r6, r6, #21
    5b5a:	0b24      	lsrs	r4, r4, #12
    5b5c:	0d76      	lsrs	r6, r6, #21
    5b5e:	e7d4      	b.n	5b0a <__aeabi_dadd+0x142>
    5b60:	1a33      	subs	r3, r6, r0
    5b62:	469a      	mov	sl, r3
    5b64:	2b00      	cmp	r3, #0
    5b66:	dd78      	ble.n	5c5a <__aeabi_dadd+0x292>
    5b68:	2800      	cmp	r0, #0
    5b6a:	d031      	beq.n	5bd0 <__aeabi_dadd+0x208>
    5b6c:	4876      	ldr	r0, [pc, #472]	; (5d48 <__aeabi_dadd+0x380>)
    5b6e:	4286      	cmp	r6, r0
    5b70:	d0ae      	beq.n	5ad0 <__aeabi_dadd+0x108>
    5b72:	2080      	movs	r0, #128	; 0x80
    5b74:	0400      	lsls	r0, r0, #16
    5b76:	4301      	orrs	r1, r0
    5b78:	4653      	mov	r3, sl
    5b7a:	2b38      	cmp	r3, #56	; 0x38
    5b7c:	dc00      	bgt.n	5b80 <__aeabi_dadd+0x1b8>
    5b7e:	e0e9      	b.n	5d54 <__aeabi_dadd+0x38c>
    5b80:	430a      	orrs	r2, r1
    5b82:	1e51      	subs	r1, r2, #1
    5b84:	418a      	sbcs	r2, r1
    5b86:	2100      	movs	r1, #0
    5b88:	19d2      	adds	r2, r2, r7
    5b8a:	42ba      	cmp	r2, r7
    5b8c:	41bf      	sbcs	r7, r7
    5b8e:	1909      	adds	r1, r1, r4
    5b90:	427c      	negs	r4, r7
    5b92:	0017      	movs	r7, r2
    5b94:	190c      	adds	r4, r1, r4
    5b96:	0223      	lsls	r3, r4, #8
    5b98:	d5d3      	bpl.n	5b42 <__aeabi_dadd+0x17a>
    5b9a:	4b6b      	ldr	r3, [pc, #428]	; (5d48 <__aeabi_dadd+0x380>)
    5b9c:	3601      	adds	r6, #1
    5b9e:	429e      	cmp	r6, r3
    5ba0:	d100      	bne.n	5ba4 <__aeabi_dadd+0x1dc>
    5ba2:	e13a      	b.n	5e1a <__aeabi_dadd+0x452>
    5ba4:	2001      	movs	r0, #1
    5ba6:	4b69      	ldr	r3, [pc, #420]	; (5d4c <__aeabi_dadd+0x384>)
    5ba8:	401c      	ands	r4, r3
    5baa:	087b      	lsrs	r3, r7, #1
    5bac:	4007      	ands	r7, r0
    5bae:	431f      	orrs	r7, r3
    5bb0:	07e0      	lsls	r0, r4, #31
    5bb2:	4307      	orrs	r7, r0
    5bb4:	0864      	lsrs	r4, r4, #1
    5bb6:	e78b      	b.n	5ad0 <__aeabi_dadd+0x108>
    5bb8:	0023      	movs	r3, r4
    5bba:	433b      	orrs	r3, r7
    5bbc:	d100      	bne.n	5bc0 <__aeabi_dadd+0x1f8>
    5bbe:	e1cb      	b.n	5f58 <__aeabi_dadd+0x590>
    5bc0:	2280      	movs	r2, #128	; 0x80
    5bc2:	0312      	lsls	r2, r2, #12
    5bc4:	4314      	orrs	r4, r2
    5bc6:	0324      	lsls	r4, r4, #12
    5bc8:	0b24      	lsrs	r4, r4, #12
    5bca:	e79e      	b.n	5b0a <__aeabi_dadd+0x142>
    5bcc:	002e      	movs	r6, r5
    5bce:	e77f      	b.n	5ad0 <__aeabi_dadd+0x108>
    5bd0:	0008      	movs	r0, r1
    5bd2:	4310      	orrs	r0, r2
    5bd4:	d100      	bne.n	5bd8 <__aeabi_dadd+0x210>
    5bd6:	e0b4      	b.n	5d42 <__aeabi_dadd+0x37a>
    5bd8:	1e58      	subs	r0, r3, #1
    5bda:	2800      	cmp	r0, #0
    5bdc:	d000      	beq.n	5be0 <__aeabi_dadd+0x218>
    5bde:	e0de      	b.n	5d9e <__aeabi_dadd+0x3d6>
    5be0:	18ba      	adds	r2, r7, r2
    5be2:	42ba      	cmp	r2, r7
    5be4:	419b      	sbcs	r3, r3
    5be6:	1864      	adds	r4, r4, r1
    5be8:	425b      	negs	r3, r3
    5bea:	18e4      	adds	r4, r4, r3
    5bec:	0017      	movs	r7, r2
    5bee:	2601      	movs	r6, #1
    5bf0:	0223      	lsls	r3, r4, #8
    5bf2:	d5a6      	bpl.n	5b42 <__aeabi_dadd+0x17a>
    5bf4:	2602      	movs	r6, #2
    5bf6:	e7d5      	b.n	5ba4 <__aeabi_dadd+0x1dc>
    5bf8:	2d00      	cmp	r5, #0
    5bfa:	d16e      	bne.n	5cda <__aeabi_dadd+0x312>
    5bfc:	1c70      	adds	r0, r6, #1
    5bfe:	0540      	lsls	r0, r0, #21
    5c00:	0d40      	lsrs	r0, r0, #21
    5c02:	2801      	cmp	r0, #1
    5c04:	dc00      	bgt.n	5c08 <__aeabi_dadd+0x240>
    5c06:	e0f9      	b.n	5dfc <__aeabi_dadd+0x434>
    5c08:	1ab8      	subs	r0, r7, r2
    5c0a:	4684      	mov	ip, r0
    5c0c:	4287      	cmp	r7, r0
    5c0e:	4180      	sbcs	r0, r0
    5c10:	1ae5      	subs	r5, r4, r3
    5c12:	4240      	negs	r0, r0
    5c14:	1a2d      	subs	r5, r5, r0
    5c16:	0228      	lsls	r0, r5, #8
    5c18:	d400      	bmi.n	5c1c <__aeabi_dadd+0x254>
    5c1a:	e089      	b.n	5d30 <__aeabi_dadd+0x368>
    5c1c:	1bd7      	subs	r7, r2, r7
    5c1e:	42ba      	cmp	r2, r7
    5c20:	4192      	sbcs	r2, r2
    5c22:	1b1c      	subs	r4, r3, r4
    5c24:	4252      	negs	r2, r2
    5c26:	1aa5      	subs	r5, r4, r2
    5c28:	46d8      	mov	r8, fp
    5c2a:	e729      	b.n	5a80 <__aeabi_dadd+0xb8>
    5c2c:	4645      	mov	r5, r8
    5c2e:	2400      	movs	r4, #0
    5c30:	2700      	movs	r7, #0
    5c32:	e76a      	b.n	5b0a <__aeabi_dadd+0x142>
    5c34:	4c45      	ldr	r4, [pc, #276]	; (5d4c <__aeabi_dadd+0x384>)
    5c36:	1af6      	subs	r6, r6, r3
    5c38:	402c      	ands	r4, r5
    5c3a:	e749      	b.n	5ad0 <__aeabi_dadd+0x108>
    5c3c:	003d      	movs	r5, r7
    5c3e:	3828      	subs	r0, #40	; 0x28
    5c40:	4085      	lsls	r5, r0
    5c42:	2700      	movs	r7, #0
    5c44:	e72e      	b.n	5aa4 <__aeabi_dadd+0xdc>
    5c46:	0038      	movs	r0, r7
    5c48:	f001 fd22 	bl	7690 <__clzsi2>
    5c4c:	3020      	adds	r0, #32
    5c4e:	e71d      	b.n	5a8c <__aeabi_dadd+0xc4>
    5c50:	430a      	orrs	r2, r1
    5c52:	1e51      	subs	r1, r2, #1
    5c54:	418a      	sbcs	r2, r1
    5c56:	2100      	movs	r1, #0
    5c58:	e707      	b.n	5a6a <__aeabi_dadd+0xa2>
    5c5a:	2b00      	cmp	r3, #0
    5c5c:	d000      	beq.n	5c60 <__aeabi_dadd+0x298>
    5c5e:	e0f3      	b.n	5e48 <__aeabi_dadd+0x480>
    5c60:	1c70      	adds	r0, r6, #1
    5c62:	0543      	lsls	r3, r0, #21
    5c64:	0d5b      	lsrs	r3, r3, #21
    5c66:	2b01      	cmp	r3, #1
    5c68:	dc00      	bgt.n	5c6c <__aeabi_dadd+0x2a4>
    5c6a:	e0ad      	b.n	5dc8 <__aeabi_dadd+0x400>
    5c6c:	4b36      	ldr	r3, [pc, #216]	; (5d48 <__aeabi_dadd+0x380>)
    5c6e:	4298      	cmp	r0, r3
    5c70:	d100      	bne.n	5c74 <__aeabi_dadd+0x2ac>
    5c72:	e0d1      	b.n	5e18 <__aeabi_dadd+0x450>
    5c74:	18ba      	adds	r2, r7, r2
    5c76:	42ba      	cmp	r2, r7
    5c78:	41bf      	sbcs	r7, r7
    5c7a:	1864      	adds	r4, r4, r1
    5c7c:	427f      	negs	r7, r7
    5c7e:	19e4      	adds	r4, r4, r7
    5c80:	07e7      	lsls	r7, r4, #31
    5c82:	0852      	lsrs	r2, r2, #1
    5c84:	4317      	orrs	r7, r2
    5c86:	0864      	lsrs	r4, r4, #1
    5c88:	0006      	movs	r6, r0
    5c8a:	e721      	b.n	5ad0 <__aeabi_dadd+0x108>
    5c8c:	482e      	ldr	r0, [pc, #184]	; (5d48 <__aeabi_dadd+0x380>)
    5c8e:	4285      	cmp	r5, r0
    5c90:	d100      	bne.n	5c94 <__aeabi_dadd+0x2cc>
    5c92:	e093      	b.n	5dbc <__aeabi_dadd+0x3f4>
    5c94:	001d      	movs	r5, r3
    5c96:	e6d0      	b.n	5a3a <__aeabi_dadd+0x72>
    5c98:	0029      	movs	r1, r5
    5c9a:	3e1f      	subs	r6, #31
    5c9c:	40f1      	lsrs	r1, r6
    5c9e:	2b20      	cmp	r3, #32
    5ca0:	d100      	bne.n	5ca4 <__aeabi_dadd+0x2dc>
    5ca2:	e08d      	b.n	5dc0 <__aeabi_dadd+0x3f8>
    5ca4:	2240      	movs	r2, #64	; 0x40
    5ca6:	1ad3      	subs	r3, r2, r3
    5ca8:	409d      	lsls	r5, r3
    5caa:	432f      	orrs	r7, r5
    5cac:	1e7d      	subs	r5, r7, #1
    5cae:	41af      	sbcs	r7, r5
    5cb0:	2400      	movs	r4, #0
    5cb2:	430f      	orrs	r7, r1
    5cb4:	2600      	movs	r6, #0
    5cb6:	e744      	b.n	5b42 <__aeabi_dadd+0x17a>
    5cb8:	002b      	movs	r3, r5
    5cba:	0008      	movs	r0, r1
    5cbc:	3b20      	subs	r3, #32
    5cbe:	40d8      	lsrs	r0, r3
    5cc0:	0003      	movs	r3, r0
    5cc2:	2d20      	cmp	r5, #32
    5cc4:	d100      	bne.n	5cc8 <__aeabi_dadd+0x300>
    5cc6:	e07d      	b.n	5dc4 <__aeabi_dadd+0x3fc>
    5cc8:	2040      	movs	r0, #64	; 0x40
    5cca:	1b45      	subs	r5, r0, r5
    5ccc:	40a9      	lsls	r1, r5
    5cce:	430a      	orrs	r2, r1
    5cd0:	1e51      	subs	r1, r2, #1
    5cd2:	418a      	sbcs	r2, r1
    5cd4:	2100      	movs	r1, #0
    5cd6:	431a      	orrs	r2, r3
    5cd8:	e6c7      	b.n	5a6a <__aeabi_dadd+0xa2>
    5cda:	2e00      	cmp	r6, #0
    5cdc:	d050      	beq.n	5d80 <__aeabi_dadd+0x3b8>
    5cde:	4e1a      	ldr	r6, [pc, #104]	; (5d48 <__aeabi_dadd+0x380>)
    5ce0:	42b0      	cmp	r0, r6
    5ce2:	d057      	beq.n	5d94 <__aeabi_dadd+0x3cc>
    5ce4:	2680      	movs	r6, #128	; 0x80
    5ce6:	426b      	negs	r3, r5
    5ce8:	4699      	mov	r9, r3
    5cea:	0436      	lsls	r6, r6, #16
    5cec:	4334      	orrs	r4, r6
    5cee:	464b      	mov	r3, r9
    5cf0:	2b38      	cmp	r3, #56	; 0x38
    5cf2:	dd00      	ble.n	5cf6 <__aeabi_dadd+0x32e>
    5cf4:	e0d6      	b.n	5ea4 <__aeabi_dadd+0x4dc>
    5cf6:	2b1f      	cmp	r3, #31
    5cf8:	dd00      	ble.n	5cfc <__aeabi_dadd+0x334>
    5cfa:	e135      	b.n	5f68 <__aeabi_dadd+0x5a0>
    5cfc:	2620      	movs	r6, #32
    5cfe:	1af5      	subs	r5, r6, r3
    5d00:	0026      	movs	r6, r4
    5d02:	40ae      	lsls	r6, r5
    5d04:	46b2      	mov	sl, r6
    5d06:	003e      	movs	r6, r7
    5d08:	40de      	lsrs	r6, r3
    5d0a:	46ac      	mov	ip, r5
    5d0c:	0035      	movs	r5, r6
    5d0e:	4656      	mov	r6, sl
    5d10:	432e      	orrs	r6, r5
    5d12:	4665      	mov	r5, ip
    5d14:	40af      	lsls	r7, r5
    5d16:	1e7d      	subs	r5, r7, #1
    5d18:	41af      	sbcs	r7, r5
    5d1a:	40dc      	lsrs	r4, r3
    5d1c:	4337      	orrs	r7, r6
    5d1e:	1bd7      	subs	r7, r2, r7
    5d20:	42ba      	cmp	r2, r7
    5d22:	4192      	sbcs	r2, r2
    5d24:	1b0c      	subs	r4, r1, r4
    5d26:	4252      	negs	r2, r2
    5d28:	1aa4      	subs	r4, r4, r2
    5d2a:	0006      	movs	r6, r0
    5d2c:	46d8      	mov	r8, fp
    5d2e:	e6a3      	b.n	5a78 <__aeabi_dadd+0xb0>
    5d30:	4664      	mov	r4, ip
    5d32:	4667      	mov	r7, ip
    5d34:	432c      	orrs	r4, r5
    5d36:	d000      	beq.n	5d3a <__aeabi_dadd+0x372>
    5d38:	e6a2      	b.n	5a80 <__aeabi_dadd+0xb8>
    5d3a:	2500      	movs	r5, #0
    5d3c:	2600      	movs	r6, #0
    5d3e:	2700      	movs	r7, #0
    5d40:	e706      	b.n	5b50 <__aeabi_dadd+0x188>
    5d42:	001e      	movs	r6, r3
    5d44:	e6c4      	b.n	5ad0 <__aeabi_dadd+0x108>
    5d46:	46c0      	nop			; (mov r8, r8)
    5d48:	000007ff 	.word	0x000007ff
    5d4c:	ff7fffff 	.word	0xff7fffff
    5d50:	800fffff 	.word	0x800fffff
    5d54:	2b1f      	cmp	r3, #31
    5d56:	dc63      	bgt.n	5e20 <__aeabi_dadd+0x458>
    5d58:	2020      	movs	r0, #32
    5d5a:	1ac3      	subs	r3, r0, r3
    5d5c:	0008      	movs	r0, r1
    5d5e:	4098      	lsls	r0, r3
    5d60:	469c      	mov	ip, r3
    5d62:	4683      	mov	fp, r0
    5d64:	4653      	mov	r3, sl
    5d66:	0010      	movs	r0, r2
    5d68:	40d8      	lsrs	r0, r3
    5d6a:	0003      	movs	r3, r0
    5d6c:	4658      	mov	r0, fp
    5d6e:	4318      	orrs	r0, r3
    5d70:	4663      	mov	r3, ip
    5d72:	409a      	lsls	r2, r3
    5d74:	1e53      	subs	r3, r2, #1
    5d76:	419a      	sbcs	r2, r3
    5d78:	4653      	mov	r3, sl
    5d7a:	4302      	orrs	r2, r0
    5d7c:	40d9      	lsrs	r1, r3
    5d7e:	e703      	b.n	5b88 <__aeabi_dadd+0x1c0>
    5d80:	0026      	movs	r6, r4
    5d82:	433e      	orrs	r6, r7
    5d84:	d006      	beq.n	5d94 <__aeabi_dadd+0x3cc>
    5d86:	43eb      	mvns	r3, r5
    5d88:	4699      	mov	r9, r3
    5d8a:	2b00      	cmp	r3, #0
    5d8c:	d0c7      	beq.n	5d1e <__aeabi_dadd+0x356>
    5d8e:	4e94      	ldr	r6, [pc, #592]	; (5fe0 <__aeabi_dadd+0x618>)
    5d90:	42b0      	cmp	r0, r6
    5d92:	d1ac      	bne.n	5cee <__aeabi_dadd+0x326>
    5d94:	000c      	movs	r4, r1
    5d96:	0017      	movs	r7, r2
    5d98:	0006      	movs	r6, r0
    5d9a:	46d8      	mov	r8, fp
    5d9c:	e698      	b.n	5ad0 <__aeabi_dadd+0x108>
    5d9e:	4b90      	ldr	r3, [pc, #576]	; (5fe0 <__aeabi_dadd+0x618>)
    5da0:	459a      	cmp	sl, r3
    5da2:	d00b      	beq.n	5dbc <__aeabi_dadd+0x3f4>
    5da4:	4682      	mov	sl, r0
    5da6:	e6e7      	b.n	5b78 <__aeabi_dadd+0x1b0>
    5da8:	2800      	cmp	r0, #0
    5daa:	d000      	beq.n	5dae <__aeabi_dadd+0x3e6>
    5dac:	e09e      	b.n	5eec <__aeabi_dadd+0x524>
    5dae:	0018      	movs	r0, r3
    5db0:	4310      	orrs	r0, r2
    5db2:	d100      	bne.n	5db6 <__aeabi_dadd+0x3ee>
    5db4:	e0e9      	b.n	5f8a <__aeabi_dadd+0x5c2>
    5db6:	001c      	movs	r4, r3
    5db8:	0017      	movs	r7, r2
    5dba:	46d8      	mov	r8, fp
    5dbc:	4e88      	ldr	r6, [pc, #544]	; (5fe0 <__aeabi_dadd+0x618>)
    5dbe:	e687      	b.n	5ad0 <__aeabi_dadd+0x108>
    5dc0:	2500      	movs	r5, #0
    5dc2:	e772      	b.n	5caa <__aeabi_dadd+0x2e2>
    5dc4:	2100      	movs	r1, #0
    5dc6:	e782      	b.n	5cce <__aeabi_dadd+0x306>
    5dc8:	0023      	movs	r3, r4
    5dca:	433b      	orrs	r3, r7
    5dcc:	2e00      	cmp	r6, #0
    5dce:	d000      	beq.n	5dd2 <__aeabi_dadd+0x40a>
    5dd0:	e0ab      	b.n	5f2a <__aeabi_dadd+0x562>
    5dd2:	2b00      	cmp	r3, #0
    5dd4:	d100      	bne.n	5dd8 <__aeabi_dadd+0x410>
    5dd6:	e0e7      	b.n	5fa8 <__aeabi_dadd+0x5e0>
    5dd8:	000b      	movs	r3, r1
    5dda:	4313      	orrs	r3, r2
    5ddc:	d100      	bne.n	5de0 <__aeabi_dadd+0x418>
    5dde:	e677      	b.n	5ad0 <__aeabi_dadd+0x108>
    5de0:	18ba      	adds	r2, r7, r2
    5de2:	42ba      	cmp	r2, r7
    5de4:	41bf      	sbcs	r7, r7
    5de6:	1864      	adds	r4, r4, r1
    5de8:	427f      	negs	r7, r7
    5dea:	19e4      	adds	r4, r4, r7
    5dec:	0223      	lsls	r3, r4, #8
    5dee:	d400      	bmi.n	5df2 <__aeabi_dadd+0x42a>
    5df0:	e0f2      	b.n	5fd8 <__aeabi_dadd+0x610>
    5df2:	4b7c      	ldr	r3, [pc, #496]	; (5fe4 <__aeabi_dadd+0x61c>)
    5df4:	0017      	movs	r7, r2
    5df6:	401c      	ands	r4, r3
    5df8:	0006      	movs	r6, r0
    5dfa:	e669      	b.n	5ad0 <__aeabi_dadd+0x108>
    5dfc:	0020      	movs	r0, r4
    5dfe:	4338      	orrs	r0, r7
    5e00:	2e00      	cmp	r6, #0
    5e02:	d1d1      	bne.n	5da8 <__aeabi_dadd+0x3e0>
    5e04:	2800      	cmp	r0, #0
    5e06:	d15b      	bne.n	5ec0 <__aeabi_dadd+0x4f8>
    5e08:	001c      	movs	r4, r3
    5e0a:	4314      	orrs	r4, r2
    5e0c:	d100      	bne.n	5e10 <__aeabi_dadd+0x448>
    5e0e:	e0a8      	b.n	5f62 <__aeabi_dadd+0x59a>
    5e10:	001c      	movs	r4, r3
    5e12:	0017      	movs	r7, r2
    5e14:	46d8      	mov	r8, fp
    5e16:	e65b      	b.n	5ad0 <__aeabi_dadd+0x108>
    5e18:	0006      	movs	r6, r0
    5e1a:	2400      	movs	r4, #0
    5e1c:	2700      	movs	r7, #0
    5e1e:	e697      	b.n	5b50 <__aeabi_dadd+0x188>
    5e20:	4650      	mov	r0, sl
    5e22:	000b      	movs	r3, r1
    5e24:	3820      	subs	r0, #32
    5e26:	40c3      	lsrs	r3, r0
    5e28:	4699      	mov	r9, r3
    5e2a:	4653      	mov	r3, sl
    5e2c:	2b20      	cmp	r3, #32
    5e2e:	d100      	bne.n	5e32 <__aeabi_dadd+0x46a>
    5e30:	e095      	b.n	5f5e <__aeabi_dadd+0x596>
    5e32:	2340      	movs	r3, #64	; 0x40
    5e34:	4650      	mov	r0, sl
    5e36:	1a1b      	subs	r3, r3, r0
    5e38:	4099      	lsls	r1, r3
    5e3a:	430a      	orrs	r2, r1
    5e3c:	1e51      	subs	r1, r2, #1
    5e3e:	418a      	sbcs	r2, r1
    5e40:	464b      	mov	r3, r9
    5e42:	2100      	movs	r1, #0
    5e44:	431a      	orrs	r2, r3
    5e46:	e69f      	b.n	5b88 <__aeabi_dadd+0x1c0>
    5e48:	2e00      	cmp	r6, #0
    5e4a:	d130      	bne.n	5eae <__aeabi_dadd+0x4e6>
    5e4c:	0026      	movs	r6, r4
    5e4e:	433e      	orrs	r6, r7
    5e50:	d067      	beq.n	5f22 <__aeabi_dadd+0x55a>
    5e52:	43db      	mvns	r3, r3
    5e54:	469a      	mov	sl, r3
    5e56:	2b00      	cmp	r3, #0
    5e58:	d01c      	beq.n	5e94 <__aeabi_dadd+0x4cc>
    5e5a:	4e61      	ldr	r6, [pc, #388]	; (5fe0 <__aeabi_dadd+0x618>)
    5e5c:	42b0      	cmp	r0, r6
    5e5e:	d060      	beq.n	5f22 <__aeabi_dadd+0x55a>
    5e60:	4653      	mov	r3, sl
    5e62:	2b38      	cmp	r3, #56	; 0x38
    5e64:	dd00      	ble.n	5e68 <__aeabi_dadd+0x4a0>
    5e66:	e096      	b.n	5f96 <__aeabi_dadd+0x5ce>
    5e68:	2b1f      	cmp	r3, #31
    5e6a:	dd00      	ble.n	5e6e <__aeabi_dadd+0x4a6>
    5e6c:	e09f      	b.n	5fae <__aeabi_dadd+0x5e6>
    5e6e:	2620      	movs	r6, #32
    5e70:	1af3      	subs	r3, r6, r3
    5e72:	0026      	movs	r6, r4
    5e74:	409e      	lsls	r6, r3
    5e76:	469c      	mov	ip, r3
    5e78:	46b3      	mov	fp, r6
    5e7a:	4653      	mov	r3, sl
    5e7c:	003e      	movs	r6, r7
    5e7e:	40de      	lsrs	r6, r3
    5e80:	0033      	movs	r3, r6
    5e82:	465e      	mov	r6, fp
    5e84:	431e      	orrs	r6, r3
    5e86:	4663      	mov	r3, ip
    5e88:	409f      	lsls	r7, r3
    5e8a:	1e7b      	subs	r3, r7, #1
    5e8c:	419f      	sbcs	r7, r3
    5e8e:	4653      	mov	r3, sl
    5e90:	40dc      	lsrs	r4, r3
    5e92:	4337      	orrs	r7, r6
    5e94:	18bf      	adds	r7, r7, r2
    5e96:	4297      	cmp	r7, r2
    5e98:	4192      	sbcs	r2, r2
    5e9a:	1864      	adds	r4, r4, r1
    5e9c:	4252      	negs	r2, r2
    5e9e:	18a4      	adds	r4, r4, r2
    5ea0:	0006      	movs	r6, r0
    5ea2:	e678      	b.n	5b96 <__aeabi_dadd+0x1ce>
    5ea4:	4327      	orrs	r7, r4
    5ea6:	1e7c      	subs	r4, r7, #1
    5ea8:	41a7      	sbcs	r7, r4
    5eaa:	2400      	movs	r4, #0
    5eac:	e737      	b.n	5d1e <__aeabi_dadd+0x356>
    5eae:	4e4c      	ldr	r6, [pc, #304]	; (5fe0 <__aeabi_dadd+0x618>)
    5eb0:	42b0      	cmp	r0, r6
    5eb2:	d036      	beq.n	5f22 <__aeabi_dadd+0x55a>
    5eb4:	2680      	movs	r6, #128	; 0x80
    5eb6:	425b      	negs	r3, r3
    5eb8:	0436      	lsls	r6, r6, #16
    5eba:	469a      	mov	sl, r3
    5ebc:	4334      	orrs	r4, r6
    5ebe:	e7cf      	b.n	5e60 <__aeabi_dadd+0x498>
    5ec0:	0018      	movs	r0, r3
    5ec2:	4310      	orrs	r0, r2
    5ec4:	d100      	bne.n	5ec8 <__aeabi_dadd+0x500>
    5ec6:	e603      	b.n	5ad0 <__aeabi_dadd+0x108>
    5ec8:	1ab8      	subs	r0, r7, r2
    5eca:	4684      	mov	ip, r0
    5ecc:	4567      	cmp	r7, ip
    5ece:	41ad      	sbcs	r5, r5
    5ed0:	1ae0      	subs	r0, r4, r3
    5ed2:	426d      	negs	r5, r5
    5ed4:	1b40      	subs	r0, r0, r5
    5ed6:	0205      	lsls	r5, r0, #8
    5ed8:	d400      	bmi.n	5edc <__aeabi_dadd+0x514>
    5eda:	e62c      	b.n	5b36 <__aeabi_dadd+0x16e>
    5edc:	1bd7      	subs	r7, r2, r7
    5ede:	42ba      	cmp	r2, r7
    5ee0:	4192      	sbcs	r2, r2
    5ee2:	1b1c      	subs	r4, r3, r4
    5ee4:	4252      	negs	r2, r2
    5ee6:	1aa4      	subs	r4, r4, r2
    5ee8:	46d8      	mov	r8, fp
    5eea:	e5f1      	b.n	5ad0 <__aeabi_dadd+0x108>
    5eec:	0018      	movs	r0, r3
    5eee:	4310      	orrs	r0, r2
    5ef0:	d100      	bne.n	5ef4 <__aeabi_dadd+0x52c>
    5ef2:	e763      	b.n	5dbc <__aeabi_dadd+0x3f4>
    5ef4:	08f8      	lsrs	r0, r7, #3
    5ef6:	0767      	lsls	r7, r4, #29
    5ef8:	4307      	orrs	r7, r0
    5efa:	2080      	movs	r0, #128	; 0x80
    5efc:	08e4      	lsrs	r4, r4, #3
    5efe:	0300      	lsls	r0, r0, #12
    5f00:	4204      	tst	r4, r0
    5f02:	d008      	beq.n	5f16 <__aeabi_dadd+0x54e>
    5f04:	08dd      	lsrs	r5, r3, #3
    5f06:	4205      	tst	r5, r0
    5f08:	d105      	bne.n	5f16 <__aeabi_dadd+0x54e>
    5f0a:	08d2      	lsrs	r2, r2, #3
    5f0c:	0759      	lsls	r1, r3, #29
    5f0e:	4311      	orrs	r1, r2
    5f10:	000f      	movs	r7, r1
    5f12:	002c      	movs	r4, r5
    5f14:	46d8      	mov	r8, fp
    5f16:	0f7b      	lsrs	r3, r7, #29
    5f18:	00e4      	lsls	r4, r4, #3
    5f1a:	431c      	orrs	r4, r3
    5f1c:	00ff      	lsls	r7, r7, #3
    5f1e:	4e30      	ldr	r6, [pc, #192]	; (5fe0 <__aeabi_dadd+0x618>)
    5f20:	e5d6      	b.n	5ad0 <__aeabi_dadd+0x108>
    5f22:	000c      	movs	r4, r1
    5f24:	0017      	movs	r7, r2
    5f26:	0006      	movs	r6, r0
    5f28:	e5d2      	b.n	5ad0 <__aeabi_dadd+0x108>
    5f2a:	2b00      	cmp	r3, #0
    5f2c:	d038      	beq.n	5fa0 <__aeabi_dadd+0x5d8>
    5f2e:	000b      	movs	r3, r1
    5f30:	4313      	orrs	r3, r2
    5f32:	d100      	bne.n	5f36 <__aeabi_dadd+0x56e>
    5f34:	e742      	b.n	5dbc <__aeabi_dadd+0x3f4>
    5f36:	08f8      	lsrs	r0, r7, #3
    5f38:	0767      	lsls	r7, r4, #29
    5f3a:	4307      	orrs	r7, r0
    5f3c:	2080      	movs	r0, #128	; 0x80
    5f3e:	08e4      	lsrs	r4, r4, #3
    5f40:	0300      	lsls	r0, r0, #12
    5f42:	4204      	tst	r4, r0
    5f44:	d0e7      	beq.n	5f16 <__aeabi_dadd+0x54e>
    5f46:	08cb      	lsrs	r3, r1, #3
    5f48:	4203      	tst	r3, r0
    5f4a:	d1e4      	bne.n	5f16 <__aeabi_dadd+0x54e>
    5f4c:	08d2      	lsrs	r2, r2, #3
    5f4e:	0749      	lsls	r1, r1, #29
    5f50:	4311      	orrs	r1, r2
    5f52:	000f      	movs	r7, r1
    5f54:	001c      	movs	r4, r3
    5f56:	e7de      	b.n	5f16 <__aeabi_dadd+0x54e>
    5f58:	2700      	movs	r7, #0
    5f5a:	2400      	movs	r4, #0
    5f5c:	e5d5      	b.n	5b0a <__aeabi_dadd+0x142>
    5f5e:	2100      	movs	r1, #0
    5f60:	e76b      	b.n	5e3a <__aeabi_dadd+0x472>
    5f62:	2500      	movs	r5, #0
    5f64:	2700      	movs	r7, #0
    5f66:	e5f3      	b.n	5b50 <__aeabi_dadd+0x188>
    5f68:	464e      	mov	r6, r9
    5f6a:	0025      	movs	r5, r4
    5f6c:	3e20      	subs	r6, #32
    5f6e:	40f5      	lsrs	r5, r6
    5f70:	464b      	mov	r3, r9
    5f72:	002e      	movs	r6, r5
    5f74:	2b20      	cmp	r3, #32
    5f76:	d02d      	beq.n	5fd4 <__aeabi_dadd+0x60c>
    5f78:	2540      	movs	r5, #64	; 0x40
    5f7a:	1aed      	subs	r5, r5, r3
    5f7c:	40ac      	lsls	r4, r5
    5f7e:	4327      	orrs	r7, r4
    5f80:	1e7c      	subs	r4, r7, #1
    5f82:	41a7      	sbcs	r7, r4
    5f84:	2400      	movs	r4, #0
    5f86:	4337      	orrs	r7, r6
    5f88:	e6c9      	b.n	5d1e <__aeabi_dadd+0x356>
    5f8a:	2480      	movs	r4, #128	; 0x80
    5f8c:	2500      	movs	r5, #0
    5f8e:	0324      	lsls	r4, r4, #12
    5f90:	4e13      	ldr	r6, [pc, #76]	; (5fe0 <__aeabi_dadd+0x618>)
    5f92:	2700      	movs	r7, #0
    5f94:	e5dc      	b.n	5b50 <__aeabi_dadd+0x188>
    5f96:	4327      	orrs	r7, r4
    5f98:	1e7c      	subs	r4, r7, #1
    5f9a:	41a7      	sbcs	r7, r4
    5f9c:	2400      	movs	r4, #0
    5f9e:	e779      	b.n	5e94 <__aeabi_dadd+0x4cc>
    5fa0:	000c      	movs	r4, r1
    5fa2:	0017      	movs	r7, r2
    5fa4:	4e0e      	ldr	r6, [pc, #56]	; (5fe0 <__aeabi_dadd+0x618>)
    5fa6:	e593      	b.n	5ad0 <__aeabi_dadd+0x108>
    5fa8:	000c      	movs	r4, r1
    5faa:	0017      	movs	r7, r2
    5fac:	e590      	b.n	5ad0 <__aeabi_dadd+0x108>
    5fae:	4656      	mov	r6, sl
    5fb0:	0023      	movs	r3, r4
    5fb2:	3e20      	subs	r6, #32
    5fb4:	40f3      	lsrs	r3, r6
    5fb6:	4699      	mov	r9, r3
    5fb8:	4653      	mov	r3, sl
    5fba:	2b20      	cmp	r3, #32
    5fbc:	d00e      	beq.n	5fdc <__aeabi_dadd+0x614>
    5fbe:	2340      	movs	r3, #64	; 0x40
    5fc0:	4656      	mov	r6, sl
    5fc2:	1b9b      	subs	r3, r3, r6
    5fc4:	409c      	lsls	r4, r3
    5fc6:	4327      	orrs	r7, r4
    5fc8:	1e7c      	subs	r4, r7, #1
    5fca:	41a7      	sbcs	r7, r4
    5fcc:	464b      	mov	r3, r9
    5fce:	2400      	movs	r4, #0
    5fd0:	431f      	orrs	r7, r3
    5fd2:	e75f      	b.n	5e94 <__aeabi_dadd+0x4cc>
    5fd4:	2400      	movs	r4, #0
    5fd6:	e7d2      	b.n	5f7e <__aeabi_dadd+0x5b6>
    5fd8:	0017      	movs	r7, r2
    5fda:	e5b2      	b.n	5b42 <__aeabi_dadd+0x17a>
    5fdc:	2400      	movs	r4, #0
    5fde:	e7f2      	b.n	5fc6 <__aeabi_dadd+0x5fe>
    5fe0:	000007ff 	.word	0x000007ff
    5fe4:	ff7fffff 	.word	0xff7fffff

00005fe8 <__aeabi_ddiv>:
    5fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5fea:	4657      	mov	r7, sl
    5fec:	4645      	mov	r5, r8
    5fee:	46de      	mov	lr, fp
    5ff0:	464e      	mov	r6, r9
    5ff2:	b5e0      	push	{r5, r6, r7, lr}
    5ff4:	004c      	lsls	r4, r1, #1
    5ff6:	030e      	lsls	r6, r1, #12
    5ff8:	b087      	sub	sp, #28
    5ffa:	4683      	mov	fp, r0
    5ffc:	4692      	mov	sl, r2
    5ffe:	001d      	movs	r5, r3
    6000:	4680      	mov	r8, r0
    6002:	0b36      	lsrs	r6, r6, #12
    6004:	0d64      	lsrs	r4, r4, #21
    6006:	0fcf      	lsrs	r7, r1, #31
    6008:	2c00      	cmp	r4, #0
    600a:	d04f      	beq.n	60ac <__aeabi_ddiv+0xc4>
    600c:	4b6f      	ldr	r3, [pc, #444]	; (61cc <__aeabi_ddiv+0x1e4>)
    600e:	429c      	cmp	r4, r3
    6010:	d035      	beq.n	607e <__aeabi_ddiv+0x96>
    6012:	2380      	movs	r3, #128	; 0x80
    6014:	0f42      	lsrs	r2, r0, #29
    6016:	041b      	lsls	r3, r3, #16
    6018:	00f6      	lsls	r6, r6, #3
    601a:	4313      	orrs	r3, r2
    601c:	4333      	orrs	r3, r6
    601e:	4699      	mov	r9, r3
    6020:	00c3      	lsls	r3, r0, #3
    6022:	4698      	mov	r8, r3
    6024:	4b6a      	ldr	r3, [pc, #424]	; (61d0 <__aeabi_ddiv+0x1e8>)
    6026:	2600      	movs	r6, #0
    6028:	469c      	mov	ip, r3
    602a:	2300      	movs	r3, #0
    602c:	4464      	add	r4, ip
    602e:	9303      	str	r3, [sp, #12]
    6030:	032b      	lsls	r3, r5, #12
    6032:	0b1b      	lsrs	r3, r3, #12
    6034:	469b      	mov	fp, r3
    6036:	006b      	lsls	r3, r5, #1
    6038:	0fed      	lsrs	r5, r5, #31
    603a:	4650      	mov	r0, sl
    603c:	0d5b      	lsrs	r3, r3, #21
    603e:	9501      	str	r5, [sp, #4]
    6040:	d05e      	beq.n	6100 <__aeabi_ddiv+0x118>
    6042:	4a62      	ldr	r2, [pc, #392]	; (61cc <__aeabi_ddiv+0x1e4>)
    6044:	4293      	cmp	r3, r2
    6046:	d053      	beq.n	60f0 <__aeabi_ddiv+0x108>
    6048:	465a      	mov	r2, fp
    604a:	00d1      	lsls	r1, r2, #3
    604c:	2280      	movs	r2, #128	; 0x80
    604e:	0f40      	lsrs	r0, r0, #29
    6050:	0412      	lsls	r2, r2, #16
    6052:	4302      	orrs	r2, r0
    6054:	430a      	orrs	r2, r1
    6056:	4693      	mov	fp, r2
    6058:	4652      	mov	r2, sl
    605a:	00d1      	lsls	r1, r2, #3
    605c:	4a5c      	ldr	r2, [pc, #368]	; (61d0 <__aeabi_ddiv+0x1e8>)
    605e:	4694      	mov	ip, r2
    6060:	2200      	movs	r2, #0
    6062:	4463      	add	r3, ip
    6064:	0038      	movs	r0, r7
    6066:	4068      	eors	r0, r5
    6068:	4684      	mov	ip, r0
    606a:	9002      	str	r0, [sp, #8]
    606c:	1ae4      	subs	r4, r4, r3
    606e:	4316      	orrs	r6, r2
    6070:	2e0f      	cmp	r6, #15
    6072:	d900      	bls.n	6076 <__aeabi_ddiv+0x8e>
    6074:	e0b4      	b.n	61e0 <__aeabi_ddiv+0x1f8>
    6076:	4b57      	ldr	r3, [pc, #348]	; (61d4 <__aeabi_ddiv+0x1ec>)
    6078:	00b6      	lsls	r6, r6, #2
    607a:	599b      	ldr	r3, [r3, r6]
    607c:	469f      	mov	pc, r3
    607e:	0003      	movs	r3, r0
    6080:	4333      	orrs	r3, r6
    6082:	4699      	mov	r9, r3
    6084:	d16c      	bne.n	6160 <__aeabi_ddiv+0x178>
    6086:	2300      	movs	r3, #0
    6088:	4698      	mov	r8, r3
    608a:	3302      	adds	r3, #2
    608c:	2608      	movs	r6, #8
    608e:	9303      	str	r3, [sp, #12]
    6090:	e7ce      	b.n	6030 <__aeabi_ddiv+0x48>
    6092:	46cb      	mov	fp, r9
    6094:	4641      	mov	r1, r8
    6096:	9a03      	ldr	r2, [sp, #12]
    6098:	9701      	str	r7, [sp, #4]
    609a:	2a02      	cmp	r2, #2
    609c:	d165      	bne.n	616a <__aeabi_ddiv+0x182>
    609e:	9b01      	ldr	r3, [sp, #4]
    60a0:	4c4a      	ldr	r4, [pc, #296]	; (61cc <__aeabi_ddiv+0x1e4>)
    60a2:	469c      	mov	ip, r3
    60a4:	2300      	movs	r3, #0
    60a6:	2200      	movs	r2, #0
    60a8:	4698      	mov	r8, r3
    60aa:	e06b      	b.n	6184 <__aeabi_ddiv+0x19c>
    60ac:	0003      	movs	r3, r0
    60ae:	4333      	orrs	r3, r6
    60b0:	4699      	mov	r9, r3
    60b2:	d04e      	beq.n	6152 <__aeabi_ddiv+0x16a>
    60b4:	2e00      	cmp	r6, #0
    60b6:	d100      	bne.n	60ba <__aeabi_ddiv+0xd2>
    60b8:	e1bc      	b.n	6434 <__aeabi_ddiv+0x44c>
    60ba:	0030      	movs	r0, r6
    60bc:	f001 fae8 	bl	7690 <__clzsi2>
    60c0:	0003      	movs	r3, r0
    60c2:	3b0b      	subs	r3, #11
    60c4:	2b1c      	cmp	r3, #28
    60c6:	dd00      	ble.n	60ca <__aeabi_ddiv+0xe2>
    60c8:	e1ac      	b.n	6424 <__aeabi_ddiv+0x43c>
    60ca:	221d      	movs	r2, #29
    60cc:	1ad3      	subs	r3, r2, r3
    60ce:	465a      	mov	r2, fp
    60d0:	0001      	movs	r1, r0
    60d2:	40da      	lsrs	r2, r3
    60d4:	3908      	subs	r1, #8
    60d6:	408e      	lsls	r6, r1
    60d8:	0013      	movs	r3, r2
    60da:	4333      	orrs	r3, r6
    60dc:	4699      	mov	r9, r3
    60de:	465b      	mov	r3, fp
    60e0:	408b      	lsls	r3, r1
    60e2:	4698      	mov	r8, r3
    60e4:	2300      	movs	r3, #0
    60e6:	4c3c      	ldr	r4, [pc, #240]	; (61d8 <__aeabi_ddiv+0x1f0>)
    60e8:	2600      	movs	r6, #0
    60ea:	1a24      	subs	r4, r4, r0
    60ec:	9303      	str	r3, [sp, #12]
    60ee:	e79f      	b.n	6030 <__aeabi_ddiv+0x48>
    60f0:	4651      	mov	r1, sl
    60f2:	465a      	mov	r2, fp
    60f4:	4311      	orrs	r1, r2
    60f6:	d129      	bne.n	614c <__aeabi_ddiv+0x164>
    60f8:	2200      	movs	r2, #0
    60fa:	4693      	mov	fp, r2
    60fc:	3202      	adds	r2, #2
    60fe:	e7b1      	b.n	6064 <__aeabi_ddiv+0x7c>
    6100:	4659      	mov	r1, fp
    6102:	4301      	orrs	r1, r0
    6104:	d01e      	beq.n	6144 <__aeabi_ddiv+0x15c>
    6106:	465b      	mov	r3, fp
    6108:	2b00      	cmp	r3, #0
    610a:	d100      	bne.n	610e <__aeabi_ddiv+0x126>
    610c:	e19e      	b.n	644c <__aeabi_ddiv+0x464>
    610e:	4658      	mov	r0, fp
    6110:	f001 fabe 	bl	7690 <__clzsi2>
    6114:	0003      	movs	r3, r0
    6116:	3b0b      	subs	r3, #11
    6118:	2b1c      	cmp	r3, #28
    611a:	dd00      	ble.n	611e <__aeabi_ddiv+0x136>
    611c:	e18f      	b.n	643e <__aeabi_ddiv+0x456>
    611e:	0002      	movs	r2, r0
    6120:	4659      	mov	r1, fp
    6122:	3a08      	subs	r2, #8
    6124:	4091      	lsls	r1, r2
    6126:	468b      	mov	fp, r1
    6128:	211d      	movs	r1, #29
    612a:	1acb      	subs	r3, r1, r3
    612c:	4651      	mov	r1, sl
    612e:	40d9      	lsrs	r1, r3
    6130:	000b      	movs	r3, r1
    6132:	4659      	mov	r1, fp
    6134:	430b      	orrs	r3, r1
    6136:	4651      	mov	r1, sl
    6138:	469b      	mov	fp, r3
    613a:	4091      	lsls	r1, r2
    613c:	4b26      	ldr	r3, [pc, #152]	; (61d8 <__aeabi_ddiv+0x1f0>)
    613e:	2200      	movs	r2, #0
    6140:	1a1b      	subs	r3, r3, r0
    6142:	e78f      	b.n	6064 <__aeabi_ddiv+0x7c>
    6144:	2300      	movs	r3, #0
    6146:	2201      	movs	r2, #1
    6148:	469b      	mov	fp, r3
    614a:	e78b      	b.n	6064 <__aeabi_ddiv+0x7c>
    614c:	4651      	mov	r1, sl
    614e:	2203      	movs	r2, #3
    6150:	e788      	b.n	6064 <__aeabi_ddiv+0x7c>
    6152:	2300      	movs	r3, #0
    6154:	4698      	mov	r8, r3
    6156:	3301      	adds	r3, #1
    6158:	2604      	movs	r6, #4
    615a:	2400      	movs	r4, #0
    615c:	9303      	str	r3, [sp, #12]
    615e:	e767      	b.n	6030 <__aeabi_ddiv+0x48>
    6160:	2303      	movs	r3, #3
    6162:	46b1      	mov	r9, r6
    6164:	9303      	str	r3, [sp, #12]
    6166:	260c      	movs	r6, #12
    6168:	e762      	b.n	6030 <__aeabi_ddiv+0x48>
    616a:	2a03      	cmp	r2, #3
    616c:	d100      	bne.n	6170 <__aeabi_ddiv+0x188>
    616e:	e25c      	b.n	662a <__aeabi_ddiv+0x642>
    6170:	9b01      	ldr	r3, [sp, #4]
    6172:	2a01      	cmp	r2, #1
    6174:	d000      	beq.n	6178 <__aeabi_ddiv+0x190>
    6176:	e1e4      	b.n	6542 <__aeabi_ddiv+0x55a>
    6178:	4013      	ands	r3, r2
    617a:	469c      	mov	ip, r3
    617c:	2300      	movs	r3, #0
    617e:	2400      	movs	r4, #0
    6180:	2200      	movs	r2, #0
    6182:	4698      	mov	r8, r3
    6184:	2100      	movs	r1, #0
    6186:	0312      	lsls	r2, r2, #12
    6188:	0b13      	lsrs	r3, r2, #12
    618a:	0d0a      	lsrs	r2, r1, #20
    618c:	0512      	lsls	r2, r2, #20
    618e:	431a      	orrs	r2, r3
    6190:	0523      	lsls	r3, r4, #20
    6192:	4c12      	ldr	r4, [pc, #72]	; (61dc <__aeabi_ddiv+0x1f4>)
    6194:	4640      	mov	r0, r8
    6196:	4022      	ands	r2, r4
    6198:	4313      	orrs	r3, r2
    619a:	4662      	mov	r2, ip
    619c:	005b      	lsls	r3, r3, #1
    619e:	07d2      	lsls	r2, r2, #31
    61a0:	085b      	lsrs	r3, r3, #1
    61a2:	4313      	orrs	r3, r2
    61a4:	0019      	movs	r1, r3
    61a6:	b007      	add	sp, #28
    61a8:	bc3c      	pop	{r2, r3, r4, r5}
    61aa:	4690      	mov	r8, r2
    61ac:	4699      	mov	r9, r3
    61ae:	46a2      	mov	sl, r4
    61b0:	46ab      	mov	fp, r5
    61b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61b4:	2300      	movs	r3, #0
    61b6:	2280      	movs	r2, #128	; 0x80
    61b8:	469c      	mov	ip, r3
    61ba:	0312      	lsls	r2, r2, #12
    61bc:	4698      	mov	r8, r3
    61be:	4c03      	ldr	r4, [pc, #12]	; (61cc <__aeabi_ddiv+0x1e4>)
    61c0:	e7e0      	b.n	6184 <__aeabi_ddiv+0x19c>
    61c2:	2300      	movs	r3, #0
    61c4:	4c01      	ldr	r4, [pc, #4]	; (61cc <__aeabi_ddiv+0x1e4>)
    61c6:	2200      	movs	r2, #0
    61c8:	4698      	mov	r8, r3
    61ca:	e7db      	b.n	6184 <__aeabi_ddiv+0x19c>
    61cc:	000007ff 	.word	0x000007ff
    61d0:	fffffc01 	.word	0xfffffc01
    61d4:	0000832c 	.word	0x0000832c
    61d8:	fffffc0d 	.word	0xfffffc0d
    61dc:	800fffff 	.word	0x800fffff
    61e0:	45d9      	cmp	r9, fp
    61e2:	d900      	bls.n	61e6 <__aeabi_ddiv+0x1fe>
    61e4:	e139      	b.n	645a <__aeabi_ddiv+0x472>
    61e6:	d100      	bne.n	61ea <__aeabi_ddiv+0x202>
    61e8:	e134      	b.n	6454 <__aeabi_ddiv+0x46c>
    61ea:	2300      	movs	r3, #0
    61ec:	4646      	mov	r6, r8
    61ee:	464d      	mov	r5, r9
    61f0:	469a      	mov	sl, r3
    61f2:	3c01      	subs	r4, #1
    61f4:	465b      	mov	r3, fp
    61f6:	0e0a      	lsrs	r2, r1, #24
    61f8:	021b      	lsls	r3, r3, #8
    61fa:	431a      	orrs	r2, r3
    61fc:	020b      	lsls	r3, r1, #8
    61fe:	0c17      	lsrs	r7, r2, #16
    6200:	9303      	str	r3, [sp, #12]
    6202:	0413      	lsls	r3, r2, #16
    6204:	0c1b      	lsrs	r3, r3, #16
    6206:	0039      	movs	r1, r7
    6208:	0028      	movs	r0, r5
    620a:	4690      	mov	r8, r2
    620c:	9301      	str	r3, [sp, #4]
    620e:	f7fe fbe3 	bl	49d8 <__udivsi3>
    6212:	0002      	movs	r2, r0
    6214:	9b01      	ldr	r3, [sp, #4]
    6216:	4683      	mov	fp, r0
    6218:	435a      	muls	r2, r3
    621a:	0028      	movs	r0, r5
    621c:	0039      	movs	r1, r7
    621e:	4691      	mov	r9, r2
    6220:	f7fe fc60 	bl	4ae4 <__aeabi_uidivmod>
    6224:	0c35      	lsrs	r5, r6, #16
    6226:	0409      	lsls	r1, r1, #16
    6228:	430d      	orrs	r5, r1
    622a:	45a9      	cmp	r9, r5
    622c:	d90d      	bls.n	624a <__aeabi_ddiv+0x262>
    622e:	465b      	mov	r3, fp
    6230:	4445      	add	r5, r8
    6232:	3b01      	subs	r3, #1
    6234:	45a8      	cmp	r8, r5
    6236:	d900      	bls.n	623a <__aeabi_ddiv+0x252>
    6238:	e13a      	b.n	64b0 <__aeabi_ddiv+0x4c8>
    623a:	45a9      	cmp	r9, r5
    623c:	d800      	bhi.n	6240 <__aeabi_ddiv+0x258>
    623e:	e137      	b.n	64b0 <__aeabi_ddiv+0x4c8>
    6240:	2302      	movs	r3, #2
    6242:	425b      	negs	r3, r3
    6244:	469c      	mov	ip, r3
    6246:	4445      	add	r5, r8
    6248:	44e3      	add	fp, ip
    624a:	464b      	mov	r3, r9
    624c:	1aeb      	subs	r3, r5, r3
    624e:	0039      	movs	r1, r7
    6250:	0018      	movs	r0, r3
    6252:	9304      	str	r3, [sp, #16]
    6254:	f7fe fbc0 	bl	49d8 <__udivsi3>
    6258:	9b01      	ldr	r3, [sp, #4]
    625a:	0005      	movs	r5, r0
    625c:	4343      	muls	r3, r0
    625e:	0039      	movs	r1, r7
    6260:	9804      	ldr	r0, [sp, #16]
    6262:	4699      	mov	r9, r3
    6264:	f7fe fc3e 	bl	4ae4 <__aeabi_uidivmod>
    6268:	0433      	lsls	r3, r6, #16
    626a:	0409      	lsls	r1, r1, #16
    626c:	0c1b      	lsrs	r3, r3, #16
    626e:	430b      	orrs	r3, r1
    6270:	4599      	cmp	r9, r3
    6272:	d909      	bls.n	6288 <__aeabi_ddiv+0x2a0>
    6274:	4443      	add	r3, r8
    6276:	1e6a      	subs	r2, r5, #1
    6278:	4598      	cmp	r8, r3
    627a:	d900      	bls.n	627e <__aeabi_ddiv+0x296>
    627c:	e11a      	b.n	64b4 <__aeabi_ddiv+0x4cc>
    627e:	4599      	cmp	r9, r3
    6280:	d800      	bhi.n	6284 <__aeabi_ddiv+0x29c>
    6282:	e117      	b.n	64b4 <__aeabi_ddiv+0x4cc>
    6284:	3d02      	subs	r5, #2
    6286:	4443      	add	r3, r8
    6288:	464a      	mov	r2, r9
    628a:	1a9b      	subs	r3, r3, r2
    628c:	465a      	mov	r2, fp
    628e:	0412      	lsls	r2, r2, #16
    6290:	432a      	orrs	r2, r5
    6292:	9903      	ldr	r1, [sp, #12]
    6294:	4693      	mov	fp, r2
    6296:	0c10      	lsrs	r0, r2, #16
    6298:	0c0a      	lsrs	r2, r1, #16
    629a:	4691      	mov	r9, r2
    629c:	0409      	lsls	r1, r1, #16
    629e:	465a      	mov	r2, fp
    62a0:	0c09      	lsrs	r1, r1, #16
    62a2:	464e      	mov	r6, r9
    62a4:	000d      	movs	r5, r1
    62a6:	0412      	lsls	r2, r2, #16
    62a8:	0c12      	lsrs	r2, r2, #16
    62aa:	4345      	muls	r5, r0
    62ac:	9105      	str	r1, [sp, #20]
    62ae:	4351      	muls	r1, r2
    62b0:	4372      	muls	r2, r6
    62b2:	4370      	muls	r0, r6
    62b4:	1952      	adds	r2, r2, r5
    62b6:	0c0e      	lsrs	r6, r1, #16
    62b8:	18b2      	adds	r2, r6, r2
    62ba:	4295      	cmp	r5, r2
    62bc:	d903      	bls.n	62c6 <__aeabi_ddiv+0x2de>
    62be:	2580      	movs	r5, #128	; 0x80
    62c0:	026d      	lsls	r5, r5, #9
    62c2:	46ac      	mov	ip, r5
    62c4:	4460      	add	r0, ip
    62c6:	0c15      	lsrs	r5, r2, #16
    62c8:	0409      	lsls	r1, r1, #16
    62ca:	0412      	lsls	r2, r2, #16
    62cc:	0c09      	lsrs	r1, r1, #16
    62ce:	1828      	adds	r0, r5, r0
    62d0:	1852      	adds	r2, r2, r1
    62d2:	4283      	cmp	r3, r0
    62d4:	d200      	bcs.n	62d8 <__aeabi_ddiv+0x2f0>
    62d6:	e0ce      	b.n	6476 <__aeabi_ddiv+0x48e>
    62d8:	d100      	bne.n	62dc <__aeabi_ddiv+0x2f4>
    62da:	e0c8      	b.n	646e <__aeabi_ddiv+0x486>
    62dc:	1a1d      	subs	r5, r3, r0
    62de:	4653      	mov	r3, sl
    62e0:	1a9e      	subs	r6, r3, r2
    62e2:	45b2      	cmp	sl, r6
    62e4:	4192      	sbcs	r2, r2
    62e6:	4252      	negs	r2, r2
    62e8:	1aab      	subs	r3, r5, r2
    62ea:	469a      	mov	sl, r3
    62ec:	4598      	cmp	r8, r3
    62ee:	d100      	bne.n	62f2 <__aeabi_ddiv+0x30a>
    62f0:	e117      	b.n	6522 <__aeabi_ddiv+0x53a>
    62f2:	0039      	movs	r1, r7
    62f4:	0018      	movs	r0, r3
    62f6:	f7fe fb6f 	bl	49d8 <__udivsi3>
    62fa:	9b01      	ldr	r3, [sp, #4]
    62fc:	0005      	movs	r5, r0
    62fe:	4343      	muls	r3, r0
    6300:	0039      	movs	r1, r7
    6302:	4650      	mov	r0, sl
    6304:	9304      	str	r3, [sp, #16]
    6306:	f7fe fbed 	bl	4ae4 <__aeabi_uidivmod>
    630a:	9804      	ldr	r0, [sp, #16]
    630c:	040b      	lsls	r3, r1, #16
    630e:	0c31      	lsrs	r1, r6, #16
    6310:	4319      	orrs	r1, r3
    6312:	4288      	cmp	r0, r1
    6314:	d909      	bls.n	632a <__aeabi_ddiv+0x342>
    6316:	4441      	add	r1, r8
    6318:	1e6b      	subs	r3, r5, #1
    631a:	4588      	cmp	r8, r1
    631c:	d900      	bls.n	6320 <__aeabi_ddiv+0x338>
    631e:	e107      	b.n	6530 <__aeabi_ddiv+0x548>
    6320:	4288      	cmp	r0, r1
    6322:	d800      	bhi.n	6326 <__aeabi_ddiv+0x33e>
    6324:	e104      	b.n	6530 <__aeabi_ddiv+0x548>
    6326:	3d02      	subs	r5, #2
    6328:	4441      	add	r1, r8
    632a:	9b04      	ldr	r3, [sp, #16]
    632c:	1acb      	subs	r3, r1, r3
    632e:	0018      	movs	r0, r3
    6330:	0039      	movs	r1, r7
    6332:	9304      	str	r3, [sp, #16]
    6334:	f7fe fb50 	bl	49d8 <__udivsi3>
    6338:	9b01      	ldr	r3, [sp, #4]
    633a:	4682      	mov	sl, r0
    633c:	4343      	muls	r3, r0
    633e:	0039      	movs	r1, r7
    6340:	9804      	ldr	r0, [sp, #16]
    6342:	9301      	str	r3, [sp, #4]
    6344:	f7fe fbce 	bl	4ae4 <__aeabi_uidivmod>
    6348:	9801      	ldr	r0, [sp, #4]
    634a:	040b      	lsls	r3, r1, #16
    634c:	0431      	lsls	r1, r6, #16
    634e:	0c09      	lsrs	r1, r1, #16
    6350:	4319      	orrs	r1, r3
    6352:	4288      	cmp	r0, r1
    6354:	d90d      	bls.n	6372 <__aeabi_ddiv+0x38a>
    6356:	4653      	mov	r3, sl
    6358:	4441      	add	r1, r8
    635a:	3b01      	subs	r3, #1
    635c:	4588      	cmp	r8, r1
    635e:	d900      	bls.n	6362 <__aeabi_ddiv+0x37a>
    6360:	e0e8      	b.n	6534 <__aeabi_ddiv+0x54c>
    6362:	4288      	cmp	r0, r1
    6364:	d800      	bhi.n	6368 <__aeabi_ddiv+0x380>
    6366:	e0e5      	b.n	6534 <__aeabi_ddiv+0x54c>
    6368:	2302      	movs	r3, #2
    636a:	425b      	negs	r3, r3
    636c:	469c      	mov	ip, r3
    636e:	4441      	add	r1, r8
    6370:	44e2      	add	sl, ip
    6372:	9b01      	ldr	r3, [sp, #4]
    6374:	042d      	lsls	r5, r5, #16
    6376:	1ace      	subs	r6, r1, r3
    6378:	4651      	mov	r1, sl
    637a:	4329      	orrs	r1, r5
    637c:	9d05      	ldr	r5, [sp, #20]
    637e:	464f      	mov	r7, r9
    6380:	002a      	movs	r2, r5
    6382:	040b      	lsls	r3, r1, #16
    6384:	0c08      	lsrs	r0, r1, #16
    6386:	0c1b      	lsrs	r3, r3, #16
    6388:	435a      	muls	r2, r3
    638a:	4345      	muls	r5, r0
    638c:	437b      	muls	r3, r7
    638e:	4378      	muls	r0, r7
    6390:	195b      	adds	r3, r3, r5
    6392:	0c17      	lsrs	r7, r2, #16
    6394:	18fb      	adds	r3, r7, r3
    6396:	429d      	cmp	r5, r3
    6398:	d903      	bls.n	63a2 <__aeabi_ddiv+0x3ba>
    639a:	2580      	movs	r5, #128	; 0x80
    639c:	026d      	lsls	r5, r5, #9
    639e:	46ac      	mov	ip, r5
    63a0:	4460      	add	r0, ip
    63a2:	0c1d      	lsrs	r5, r3, #16
    63a4:	0412      	lsls	r2, r2, #16
    63a6:	041b      	lsls	r3, r3, #16
    63a8:	0c12      	lsrs	r2, r2, #16
    63aa:	1828      	adds	r0, r5, r0
    63ac:	189b      	adds	r3, r3, r2
    63ae:	4286      	cmp	r6, r0
    63b0:	d200      	bcs.n	63b4 <__aeabi_ddiv+0x3cc>
    63b2:	e093      	b.n	64dc <__aeabi_ddiv+0x4f4>
    63b4:	d100      	bne.n	63b8 <__aeabi_ddiv+0x3d0>
    63b6:	e08e      	b.n	64d6 <__aeabi_ddiv+0x4ee>
    63b8:	2301      	movs	r3, #1
    63ba:	4319      	orrs	r1, r3
    63bc:	4ba0      	ldr	r3, [pc, #640]	; (6640 <__aeabi_ddiv+0x658>)
    63be:	18e3      	adds	r3, r4, r3
    63c0:	2b00      	cmp	r3, #0
    63c2:	dc00      	bgt.n	63c6 <__aeabi_ddiv+0x3de>
    63c4:	e099      	b.n	64fa <__aeabi_ddiv+0x512>
    63c6:	074a      	lsls	r2, r1, #29
    63c8:	d000      	beq.n	63cc <__aeabi_ddiv+0x3e4>
    63ca:	e09e      	b.n	650a <__aeabi_ddiv+0x522>
    63cc:	465a      	mov	r2, fp
    63ce:	01d2      	lsls	r2, r2, #7
    63d0:	d506      	bpl.n	63e0 <__aeabi_ddiv+0x3f8>
    63d2:	465a      	mov	r2, fp
    63d4:	4b9b      	ldr	r3, [pc, #620]	; (6644 <__aeabi_ddiv+0x65c>)
    63d6:	401a      	ands	r2, r3
    63d8:	2380      	movs	r3, #128	; 0x80
    63da:	4693      	mov	fp, r2
    63dc:	00db      	lsls	r3, r3, #3
    63de:	18e3      	adds	r3, r4, r3
    63e0:	4a99      	ldr	r2, [pc, #612]	; (6648 <__aeabi_ddiv+0x660>)
    63e2:	4293      	cmp	r3, r2
    63e4:	dd68      	ble.n	64b8 <__aeabi_ddiv+0x4d0>
    63e6:	2301      	movs	r3, #1
    63e8:	9a02      	ldr	r2, [sp, #8]
    63ea:	4c98      	ldr	r4, [pc, #608]	; (664c <__aeabi_ddiv+0x664>)
    63ec:	401a      	ands	r2, r3
    63ee:	2300      	movs	r3, #0
    63f0:	4694      	mov	ip, r2
    63f2:	4698      	mov	r8, r3
    63f4:	2200      	movs	r2, #0
    63f6:	e6c5      	b.n	6184 <__aeabi_ddiv+0x19c>
    63f8:	2280      	movs	r2, #128	; 0x80
    63fa:	464b      	mov	r3, r9
    63fc:	0312      	lsls	r2, r2, #12
    63fe:	4213      	tst	r3, r2
    6400:	d00a      	beq.n	6418 <__aeabi_ddiv+0x430>
    6402:	465b      	mov	r3, fp
    6404:	4213      	tst	r3, r2
    6406:	d106      	bne.n	6416 <__aeabi_ddiv+0x42e>
    6408:	431a      	orrs	r2, r3
    640a:	0312      	lsls	r2, r2, #12
    640c:	0b12      	lsrs	r2, r2, #12
    640e:	46ac      	mov	ip, r5
    6410:	4688      	mov	r8, r1
    6412:	4c8e      	ldr	r4, [pc, #568]	; (664c <__aeabi_ddiv+0x664>)
    6414:	e6b6      	b.n	6184 <__aeabi_ddiv+0x19c>
    6416:	464b      	mov	r3, r9
    6418:	431a      	orrs	r2, r3
    641a:	0312      	lsls	r2, r2, #12
    641c:	0b12      	lsrs	r2, r2, #12
    641e:	46bc      	mov	ip, r7
    6420:	4c8a      	ldr	r4, [pc, #552]	; (664c <__aeabi_ddiv+0x664>)
    6422:	e6af      	b.n	6184 <__aeabi_ddiv+0x19c>
    6424:	0003      	movs	r3, r0
    6426:	465a      	mov	r2, fp
    6428:	3b28      	subs	r3, #40	; 0x28
    642a:	409a      	lsls	r2, r3
    642c:	2300      	movs	r3, #0
    642e:	4691      	mov	r9, r2
    6430:	4698      	mov	r8, r3
    6432:	e657      	b.n	60e4 <__aeabi_ddiv+0xfc>
    6434:	4658      	mov	r0, fp
    6436:	f001 f92b 	bl	7690 <__clzsi2>
    643a:	3020      	adds	r0, #32
    643c:	e640      	b.n	60c0 <__aeabi_ddiv+0xd8>
    643e:	0003      	movs	r3, r0
    6440:	4652      	mov	r2, sl
    6442:	3b28      	subs	r3, #40	; 0x28
    6444:	409a      	lsls	r2, r3
    6446:	2100      	movs	r1, #0
    6448:	4693      	mov	fp, r2
    644a:	e677      	b.n	613c <__aeabi_ddiv+0x154>
    644c:	f001 f920 	bl	7690 <__clzsi2>
    6450:	3020      	adds	r0, #32
    6452:	e65f      	b.n	6114 <__aeabi_ddiv+0x12c>
    6454:	4588      	cmp	r8, r1
    6456:	d200      	bcs.n	645a <__aeabi_ddiv+0x472>
    6458:	e6c7      	b.n	61ea <__aeabi_ddiv+0x202>
    645a:	464b      	mov	r3, r9
    645c:	07de      	lsls	r6, r3, #31
    645e:	085d      	lsrs	r5, r3, #1
    6460:	4643      	mov	r3, r8
    6462:	085b      	lsrs	r3, r3, #1
    6464:	431e      	orrs	r6, r3
    6466:	4643      	mov	r3, r8
    6468:	07db      	lsls	r3, r3, #31
    646a:	469a      	mov	sl, r3
    646c:	e6c2      	b.n	61f4 <__aeabi_ddiv+0x20c>
    646e:	2500      	movs	r5, #0
    6470:	4592      	cmp	sl, r2
    6472:	d300      	bcc.n	6476 <__aeabi_ddiv+0x48e>
    6474:	e733      	b.n	62de <__aeabi_ddiv+0x2f6>
    6476:	9e03      	ldr	r6, [sp, #12]
    6478:	4659      	mov	r1, fp
    647a:	46b4      	mov	ip, r6
    647c:	44e2      	add	sl, ip
    647e:	45b2      	cmp	sl, r6
    6480:	41ad      	sbcs	r5, r5
    6482:	426d      	negs	r5, r5
    6484:	4445      	add	r5, r8
    6486:	18eb      	adds	r3, r5, r3
    6488:	3901      	subs	r1, #1
    648a:	4598      	cmp	r8, r3
    648c:	d207      	bcs.n	649e <__aeabi_ddiv+0x4b6>
    648e:	4298      	cmp	r0, r3
    6490:	d900      	bls.n	6494 <__aeabi_ddiv+0x4ac>
    6492:	e07f      	b.n	6594 <__aeabi_ddiv+0x5ac>
    6494:	d100      	bne.n	6498 <__aeabi_ddiv+0x4b0>
    6496:	e0bc      	b.n	6612 <__aeabi_ddiv+0x62a>
    6498:	1a1d      	subs	r5, r3, r0
    649a:	468b      	mov	fp, r1
    649c:	e71f      	b.n	62de <__aeabi_ddiv+0x2f6>
    649e:	4598      	cmp	r8, r3
    64a0:	d1fa      	bne.n	6498 <__aeabi_ddiv+0x4b0>
    64a2:	9d03      	ldr	r5, [sp, #12]
    64a4:	4555      	cmp	r5, sl
    64a6:	d9f2      	bls.n	648e <__aeabi_ddiv+0x4a6>
    64a8:	4643      	mov	r3, r8
    64aa:	468b      	mov	fp, r1
    64ac:	1a1d      	subs	r5, r3, r0
    64ae:	e716      	b.n	62de <__aeabi_ddiv+0x2f6>
    64b0:	469b      	mov	fp, r3
    64b2:	e6ca      	b.n	624a <__aeabi_ddiv+0x262>
    64b4:	0015      	movs	r5, r2
    64b6:	e6e7      	b.n	6288 <__aeabi_ddiv+0x2a0>
    64b8:	465a      	mov	r2, fp
    64ba:	08c9      	lsrs	r1, r1, #3
    64bc:	0752      	lsls	r2, r2, #29
    64be:	430a      	orrs	r2, r1
    64c0:	055b      	lsls	r3, r3, #21
    64c2:	4690      	mov	r8, r2
    64c4:	0d5c      	lsrs	r4, r3, #21
    64c6:	465a      	mov	r2, fp
    64c8:	2301      	movs	r3, #1
    64ca:	9902      	ldr	r1, [sp, #8]
    64cc:	0252      	lsls	r2, r2, #9
    64ce:	4019      	ands	r1, r3
    64d0:	0b12      	lsrs	r2, r2, #12
    64d2:	468c      	mov	ip, r1
    64d4:	e656      	b.n	6184 <__aeabi_ddiv+0x19c>
    64d6:	2b00      	cmp	r3, #0
    64d8:	d100      	bne.n	64dc <__aeabi_ddiv+0x4f4>
    64da:	e76f      	b.n	63bc <__aeabi_ddiv+0x3d4>
    64dc:	4446      	add	r6, r8
    64de:	1e4a      	subs	r2, r1, #1
    64e0:	45b0      	cmp	r8, r6
    64e2:	d929      	bls.n	6538 <__aeabi_ddiv+0x550>
    64e4:	0011      	movs	r1, r2
    64e6:	4286      	cmp	r6, r0
    64e8:	d000      	beq.n	64ec <__aeabi_ddiv+0x504>
    64ea:	e765      	b.n	63b8 <__aeabi_ddiv+0x3d0>
    64ec:	9a03      	ldr	r2, [sp, #12]
    64ee:	4293      	cmp	r3, r2
    64f0:	d000      	beq.n	64f4 <__aeabi_ddiv+0x50c>
    64f2:	e761      	b.n	63b8 <__aeabi_ddiv+0x3d0>
    64f4:	e762      	b.n	63bc <__aeabi_ddiv+0x3d4>
    64f6:	2101      	movs	r1, #1
    64f8:	4249      	negs	r1, r1
    64fa:	2001      	movs	r0, #1
    64fc:	1ac2      	subs	r2, r0, r3
    64fe:	2a38      	cmp	r2, #56	; 0x38
    6500:	dd21      	ble.n	6546 <__aeabi_ddiv+0x55e>
    6502:	9b02      	ldr	r3, [sp, #8]
    6504:	4003      	ands	r3, r0
    6506:	469c      	mov	ip, r3
    6508:	e638      	b.n	617c <__aeabi_ddiv+0x194>
    650a:	220f      	movs	r2, #15
    650c:	400a      	ands	r2, r1
    650e:	2a04      	cmp	r2, #4
    6510:	d100      	bne.n	6514 <__aeabi_ddiv+0x52c>
    6512:	e75b      	b.n	63cc <__aeabi_ddiv+0x3e4>
    6514:	000a      	movs	r2, r1
    6516:	1d11      	adds	r1, r2, #4
    6518:	4291      	cmp	r1, r2
    651a:	4192      	sbcs	r2, r2
    651c:	4252      	negs	r2, r2
    651e:	4493      	add	fp, r2
    6520:	e754      	b.n	63cc <__aeabi_ddiv+0x3e4>
    6522:	4b47      	ldr	r3, [pc, #284]	; (6640 <__aeabi_ddiv+0x658>)
    6524:	18e3      	adds	r3, r4, r3
    6526:	2b00      	cmp	r3, #0
    6528:	dde5      	ble.n	64f6 <__aeabi_ddiv+0x50e>
    652a:	2201      	movs	r2, #1
    652c:	4252      	negs	r2, r2
    652e:	e7f2      	b.n	6516 <__aeabi_ddiv+0x52e>
    6530:	001d      	movs	r5, r3
    6532:	e6fa      	b.n	632a <__aeabi_ddiv+0x342>
    6534:	469a      	mov	sl, r3
    6536:	e71c      	b.n	6372 <__aeabi_ddiv+0x38a>
    6538:	42b0      	cmp	r0, r6
    653a:	d839      	bhi.n	65b0 <__aeabi_ddiv+0x5c8>
    653c:	d06e      	beq.n	661c <__aeabi_ddiv+0x634>
    653e:	0011      	movs	r1, r2
    6540:	e73a      	b.n	63b8 <__aeabi_ddiv+0x3d0>
    6542:	9302      	str	r3, [sp, #8]
    6544:	e73a      	b.n	63bc <__aeabi_ddiv+0x3d4>
    6546:	2a1f      	cmp	r2, #31
    6548:	dc3c      	bgt.n	65c4 <__aeabi_ddiv+0x5dc>
    654a:	2320      	movs	r3, #32
    654c:	1a9b      	subs	r3, r3, r2
    654e:	000c      	movs	r4, r1
    6550:	4658      	mov	r0, fp
    6552:	4099      	lsls	r1, r3
    6554:	4098      	lsls	r0, r3
    6556:	1e4b      	subs	r3, r1, #1
    6558:	4199      	sbcs	r1, r3
    655a:	465b      	mov	r3, fp
    655c:	40d4      	lsrs	r4, r2
    655e:	40d3      	lsrs	r3, r2
    6560:	4320      	orrs	r0, r4
    6562:	4308      	orrs	r0, r1
    6564:	001a      	movs	r2, r3
    6566:	0743      	lsls	r3, r0, #29
    6568:	d009      	beq.n	657e <__aeabi_ddiv+0x596>
    656a:	230f      	movs	r3, #15
    656c:	4003      	ands	r3, r0
    656e:	2b04      	cmp	r3, #4
    6570:	d005      	beq.n	657e <__aeabi_ddiv+0x596>
    6572:	0001      	movs	r1, r0
    6574:	1d08      	adds	r0, r1, #4
    6576:	4288      	cmp	r0, r1
    6578:	419b      	sbcs	r3, r3
    657a:	425b      	negs	r3, r3
    657c:	18d2      	adds	r2, r2, r3
    657e:	0213      	lsls	r3, r2, #8
    6580:	d53a      	bpl.n	65f8 <__aeabi_ddiv+0x610>
    6582:	2301      	movs	r3, #1
    6584:	9a02      	ldr	r2, [sp, #8]
    6586:	2401      	movs	r4, #1
    6588:	401a      	ands	r2, r3
    658a:	2300      	movs	r3, #0
    658c:	4694      	mov	ip, r2
    658e:	4698      	mov	r8, r3
    6590:	2200      	movs	r2, #0
    6592:	e5f7      	b.n	6184 <__aeabi_ddiv+0x19c>
    6594:	2102      	movs	r1, #2
    6596:	4249      	negs	r1, r1
    6598:	468c      	mov	ip, r1
    659a:	9d03      	ldr	r5, [sp, #12]
    659c:	44e3      	add	fp, ip
    659e:	46ac      	mov	ip, r5
    65a0:	44e2      	add	sl, ip
    65a2:	45aa      	cmp	sl, r5
    65a4:	41ad      	sbcs	r5, r5
    65a6:	426d      	negs	r5, r5
    65a8:	4445      	add	r5, r8
    65aa:	18ed      	adds	r5, r5, r3
    65ac:	1a2d      	subs	r5, r5, r0
    65ae:	e696      	b.n	62de <__aeabi_ddiv+0x2f6>
    65b0:	1e8a      	subs	r2, r1, #2
    65b2:	9903      	ldr	r1, [sp, #12]
    65b4:	004d      	lsls	r5, r1, #1
    65b6:	428d      	cmp	r5, r1
    65b8:	4189      	sbcs	r1, r1
    65ba:	4249      	negs	r1, r1
    65bc:	4441      	add	r1, r8
    65be:	1876      	adds	r6, r6, r1
    65c0:	9503      	str	r5, [sp, #12]
    65c2:	e78f      	b.n	64e4 <__aeabi_ddiv+0x4fc>
    65c4:	201f      	movs	r0, #31
    65c6:	4240      	negs	r0, r0
    65c8:	1ac3      	subs	r3, r0, r3
    65ca:	4658      	mov	r0, fp
    65cc:	40d8      	lsrs	r0, r3
    65ce:	0003      	movs	r3, r0
    65d0:	2a20      	cmp	r2, #32
    65d2:	d028      	beq.n	6626 <__aeabi_ddiv+0x63e>
    65d4:	2040      	movs	r0, #64	; 0x40
    65d6:	465d      	mov	r5, fp
    65d8:	1a82      	subs	r2, r0, r2
    65da:	4095      	lsls	r5, r2
    65dc:	4329      	orrs	r1, r5
    65de:	1e4a      	subs	r2, r1, #1
    65e0:	4191      	sbcs	r1, r2
    65e2:	4319      	orrs	r1, r3
    65e4:	2307      	movs	r3, #7
    65e6:	2200      	movs	r2, #0
    65e8:	400b      	ands	r3, r1
    65ea:	d009      	beq.n	6600 <__aeabi_ddiv+0x618>
    65ec:	230f      	movs	r3, #15
    65ee:	2200      	movs	r2, #0
    65f0:	400b      	ands	r3, r1
    65f2:	0008      	movs	r0, r1
    65f4:	2b04      	cmp	r3, #4
    65f6:	d1bd      	bne.n	6574 <__aeabi_ddiv+0x58c>
    65f8:	0001      	movs	r1, r0
    65fa:	0753      	lsls	r3, r2, #29
    65fc:	0252      	lsls	r2, r2, #9
    65fe:	0b12      	lsrs	r2, r2, #12
    6600:	08c9      	lsrs	r1, r1, #3
    6602:	4319      	orrs	r1, r3
    6604:	2301      	movs	r3, #1
    6606:	4688      	mov	r8, r1
    6608:	9902      	ldr	r1, [sp, #8]
    660a:	2400      	movs	r4, #0
    660c:	4019      	ands	r1, r3
    660e:	468c      	mov	ip, r1
    6610:	e5b8      	b.n	6184 <__aeabi_ddiv+0x19c>
    6612:	4552      	cmp	r2, sl
    6614:	d8be      	bhi.n	6594 <__aeabi_ddiv+0x5ac>
    6616:	468b      	mov	fp, r1
    6618:	2500      	movs	r5, #0
    661a:	e660      	b.n	62de <__aeabi_ddiv+0x2f6>
    661c:	9d03      	ldr	r5, [sp, #12]
    661e:	429d      	cmp	r5, r3
    6620:	d3c6      	bcc.n	65b0 <__aeabi_ddiv+0x5c8>
    6622:	0011      	movs	r1, r2
    6624:	e762      	b.n	64ec <__aeabi_ddiv+0x504>
    6626:	2500      	movs	r5, #0
    6628:	e7d8      	b.n	65dc <__aeabi_ddiv+0x5f4>
    662a:	2280      	movs	r2, #128	; 0x80
    662c:	465b      	mov	r3, fp
    662e:	0312      	lsls	r2, r2, #12
    6630:	431a      	orrs	r2, r3
    6632:	9b01      	ldr	r3, [sp, #4]
    6634:	0312      	lsls	r2, r2, #12
    6636:	0b12      	lsrs	r2, r2, #12
    6638:	469c      	mov	ip, r3
    663a:	4688      	mov	r8, r1
    663c:	4c03      	ldr	r4, [pc, #12]	; (664c <__aeabi_ddiv+0x664>)
    663e:	e5a1      	b.n	6184 <__aeabi_ddiv+0x19c>
    6640:	000003ff 	.word	0x000003ff
    6644:	feffffff 	.word	0xfeffffff
    6648:	000007fe 	.word	0x000007fe
    664c:	000007ff 	.word	0x000007ff

00006650 <__eqdf2>:
    6650:	b5f0      	push	{r4, r5, r6, r7, lr}
    6652:	464f      	mov	r7, r9
    6654:	4646      	mov	r6, r8
    6656:	46d6      	mov	lr, sl
    6658:	005c      	lsls	r4, r3, #1
    665a:	b5c0      	push	{r6, r7, lr}
    665c:	031f      	lsls	r7, r3, #12
    665e:	0fdb      	lsrs	r3, r3, #31
    6660:	469a      	mov	sl, r3
    6662:	4b17      	ldr	r3, [pc, #92]	; (66c0 <__eqdf2+0x70>)
    6664:	030e      	lsls	r6, r1, #12
    6666:	004d      	lsls	r5, r1, #1
    6668:	4684      	mov	ip, r0
    666a:	4680      	mov	r8, r0
    666c:	0b36      	lsrs	r6, r6, #12
    666e:	0d6d      	lsrs	r5, r5, #21
    6670:	0fc9      	lsrs	r1, r1, #31
    6672:	4691      	mov	r9, r2
    6674:	0b3f      	lsrs	r7, r7, #12
    6676:	0d64      	lsrs	r4, r4, #21
    6678:	2001      	movs	r0, #1
    667a:	429d      	cmp	r5, r3
    667c:	d008      	beq.n	6690 <__eqdf2+0x40>
    667e:	429c      	cmp	r4, r3
    6680:	d001      	beq.n	6686 <__eqdf2+0x36>
    6682:	42a5      	cmp	r5, r4
    6684:	d00b      	beq.n	669e <__eqdf2+0x4e>
    6686:	bc1c      	pop	{r2, r3, r4}
    6688:	4690      	mov	r8, r2
    668a:	4699      	mov	r9, r3
    668c:	46a2      	mov	sl, r4
    668e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6690:	4663      	mov	r3, ip
    6692:	4333      	orrs	r3, r6
    6694:	d1f7      	bne.n	6686 <__eqdf2+0x36>
    6696:	42ac      	cmp	r4, r5
    6698:	d1f5      	bne.n	6686 <__eqdf2+0x36>
    669a:	433a      	orrs	r2, r7
    669c:	d1f3      	bne.n	6686 <__eqdf2+0x36>
    669e:	2001      	movs	r0, #1
    66a0:	42be      	cmp	r6, r7
    66a2:	d1f0      	bne.n	6686 <__eqdf2+0x36>
    66a4:	45c8      	cmp	r8, r9
    66a6:	d1ee      	bne.n	6686 <__eqdf2+0x36>
    66a8:	4551      	cmp	r1, sl
    66aa:	d007      	beq.n	66bc <__eqdf2+0x6c>
    66ac:	2d00      	cmp	r5, #0
    66ae:	d1ea      	bne.n	6686 <__eqdf2+0x36>
    66b0:	4663      	mov	r3, ip
    66b2:	431e      	orrs	r6, r3
    66b4:	0030      	movs	r0, r6
    66b6:	1e46      	subs	r6, r0, #1
    66b8:	41b0      	sbcs	r0, r6
    66ba:	e7e4      	b.n	6686 <__eqdf2+0x36>
    66bc:	2000      	movs	r0, #0
    66be:	e7e2      	b.n	6686 <__eqdf2+0x36>
    66c0:	000007ff 	.word	0x000007ff

000066c4 <__gedf2>:
    66c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    66c6:	4645      	mov	r5, r8
    66c8:	46de      	mov	lr, fp
    66ca:	4657      	mov	r7, sl
    66cc:	464e      	mov	r6, r9
    66ce:	b5e0      	push	{r5, r6, r7, lr}
    66d0:	031f      	lsls	r7, r3, #12
    66d2:	0b3d      	lsrs	r5, r7, #12
    66d4:	4f2c      	ldr	r7, [pc, #176]	; (6788 <__gedf2+0xc4>)
    66d6:	030e      	lsls	r6, r1, #12
    66d8:	004c      	lsls	r4, r1, #1
    66da:	46ab      	mov	fp, r5
    66dc:	005d      	lsls	r5, r3, #1
    66de:	4684      	mov	ip, r0
    66e0:	0b36      	lsrs	r6, r6, #12
    66e2:	0d64      	lsrs	r4, r4, #21
    66e4:	0fc9      	lsrs	r1, r1, #31
    66e6:	4690      	mov	r8, r2
    66e8:	0d6d      	lsrs	r5, r5, #21
    66ea:	0fdb      	lsrs	r3, r3, #31
    66ec:	42bc      	cmp	r4, r7
    66ee:	d02a      	beq.n	6746 <__gedf2+0x82>
    66f0:	4f25      	ldr	r7, [pc, #148]	; (6788 <__gedf2+0xc4>)
    66f2:	42bd      	cmp	r5, r7
    66f4:	d02d      	beq.n	6752 <__gedf2+0x8e>
    66f6:	2c00      	cmp	r4, #0
    66f8:	d10f      	bne.n	671a <__gedf2+0x56>
    66fa:	4330      	orrs	r0, r6
    66fc:	0007      	movs	r7, r0
    66fe:	4681      	mov	r9, r0
    6700:	4278      	negs	r0, r7
    6702:	4178      	adcs	r0, r7
    6704:	b2c0      	uxtb	r0, r0
    6706:	2d00      	cmp	r5, #0
    6708:	d117      	bne.n	673a <__gedf2+0x76>
    670a:	465f      	mov	r7, fp
    670c:	433a      	orrs	r2, r7
    670e:	d114      	bne.n	673a <__gedf2+0x76>
    6710:	464b      	mov	r3, r9
    6712:	2000      	movs	r0, #0
    6714:	2b00      	cmp	r3, #0
    6716:	d00a      	beq.n	672e <__gedf2+0x6a>
    6718:	e006      	b.n	6728 <__gedf2+0x64>
    671a:	2d00      	cmp	r5, #0
    671c:	d102      	bne.n	6724 <__gedf2+0x60>
    671e:	4658      	mov	r0, fp
    6720:	4302      	orrs	r2, r0
    6722:	d001      	beq.n	6728 <__gedf2+0x64>
    6724:	4299      	cmp	r1, r3
    6726:	d018      	beq.n	675a <__gedf2+0x96>
    6728:	4248      	negs	r0, r1
    672a:	2101      	movs	r1, #1
    672c:	4308      	orrs	r0, r1
    672e:	bc3c      	pop	{r2, r3, r4, r5}
    6730:	4690      	mov	r8, r2
    6732:	4699      	mov	r9, r3
    6734:	46a2      	mov	sl, r4
    6736:	46ab      	mov	fp, r5
    6738:	bdf0      	pop	{r4, r5, r6, r7, pc}
    673a:	2800      	cmp	r0, #0
    673c:	d0f2      	beq.n	6724 <__gedf2+0x60>
    673e:	2001      	movs	r0, #1
    6740:	3b01      	subs	r3, #1
    6742:	4318      	orrs	r0, r3
    6744:	e7f3      	b.n	672e <__gedf2+0x6a>
    6746:	0037      	movs	r7, r6
    6748:	4307      	orrs	r7, r0
    674a:	d0d1      	beq.n	66f0 <__gedf2+0x2c>
    674c:	2002      	movs	r0, #2
    674e:	4240      	negs	r0, r0
    6750:	e7ed      	b.n	672e <__gedf2+0x6a>
    6752:	465f      	mov	r7, fp
    6754:	4317      	orrs	r7, r2
    6756:	d0ce      	beq.n	66f6 <__gedf2+0x32>
    6758:	e7f8      	b.n	674c <__gedf2+0x88>
    675a:	42ac      	cmp	r4, r5
    675c:	dce4      	bgt.n	6728 <__gedf2+0x64>
    675e:	da03      	bge.n	6768 <__gedf2+0xa4>
    6760:	1e48      	subs	r0, r1, #1
    6762:	2101      	movs	r1, #1
    6764:	4308      	orrs	r0, r1
    6766:	e7e2      	b.n	672e <__gedf2+0x6a>
    6768:	455e      	cmp	r6, fp
    676a:	d8dd      	bhi.n	6728 <__gedf2+0x64>
    676c:	d006      	beq.n	677c <__gedf2+0xb8>
    676e:	2000      	movs	r0, #0
    6770:	455e      	cmp	r6, fp
    6772:	d2dc      	bcs.n	672e <__gedf2+0x6a>
    6774:	2301      	movs	r3, #1
    6776:	1e48      	subs	r0, r1, #1
    6778:	4318      	orrs	r0, r3
    677a:	e7d8      	b.n	672e <__gedf2+0x6a>
    677c:	45c4      	cmp	ip, r8
    677e:	d8d3      	bhi.n	6728 <__gedf2+0x64>
    6780:	2000      	movs	r0, #0
    6782:	45c4      	cmp	ip, r8
    6784:	d3f6      	bcc.n	6774 <__gedf2+0xb0>
    6786:	e7d2      	b.n	672e <__gedf2+0x6a>
    6788:	000007ff 	.word	0x000007ff

0000678c <__ledf2>:
    678c:	b5f0      	push	{r4, r5, r6, r7, lr}
    678e:	464e      	mov	r6, r9
    6790:	4645      	mov	r5, r8
    6792:	46de      	mov	lr, fp
    6794:	4657      	mov	r7, sl
    6796:	005c      	lsls	r4, r3, #1
    6798:	b5e0      	push	{r5, r6, r7, lr}
    679a:	031f      	lsls	r7, r3, #12
    679c:	0fdb      	lsrs	r3, r3, #31
    679e:	4699      	mov	r9, r3
    67a0:	4b2a      	ldr	r3, [pc, #168]	; (684c <__ledf2+0xc0>)
    67a2:	030e      	lsls	r6, r1, #12
    67a4:	004d      	lsls	r5, r1, #1
    67a6:	0fc9      	lsrs	r1, r1, #31
    67a8:	4684      	mov	ip, r0
    67aa:	0b36      	lsrs	r6, r6, #12
    67ac:	0d6d      	lsrs	r5, r5, #21
    67ae:	468b      	mov	fp, r1
    67b0:	4690      	mov	r8, r2
    67b2:	0b3f      	lsrs	r7, r7, #12
    67b4:	0d64      	lsrs	r4, r4, #21
    67b6:	429d      	cmp	r5, r3
    67b8:	d020      	beq.n	67fc <__ledf2+0x70>
    67ba:	4b24      	ldr	r3, [pc, #144]	; (684c <__ledf2+0xc0>)
    67bc:	429c      	cmp	r4, r3
    67be:	d022      	beq.n	6806 <__ledf2+0x7a>
    67c0:	2d00      	cmp	r5, #0
    67c2:	d112      	bne.n	67ea <__ledf2+0x5e>
    67c4:	4330      	orrs	r0, r6
    67c6:	4243      	negs	r3, r0
    67c8:	4143      	adcs	r3, r0
    67ca:	b2db      	uxtb	r3, r3
    67cc:	2c00      	cmp	r4, #0
    67ce:	d01f      	beq.n	6810 <__ledf2+0x84>
    67d0:	2b00      	cmp	r3, #0
    67d2:	d00c      	beq.n	67ee <__ledf2+0x62>
    67d4:	464b      	mov	r3, r9
    67d6:	2001      	movs	r0, #1
    67d8:	3b01      	subs	r3, #1
    67da:	4303      	orrs	r3, r0
    67dc:	0018      	movs	r0, r3
    67de:	bc3c      	pop	{r2, r3, r4, r5}
    67e0:	4690      	mov	r8, r2
    67e2:	4699      	mov	r9, r3
    67e4:	46a2      	mov	sl, r4
    67e6:	46ab      	mov	fp, r5
    67e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67ea:	2c00      	cmp	r4, #0
    67ec:	d016      	beq.n	681c <__ledf2+0x90>
    67ee:	45cb      	cmp	fp, r9
    67f0:	d017      	beq.n	6822 <__ledf2+0x96>
    67f2:	465b      	mov	r3, fp
    67f4:	4259      	negs	r1, r3
    67f6:	2301      	movs	r3, #1
    67f8:	430b      	orrs	r3, r1
    67fa:	e7ef      	b.n	67dc <__ledf2+0x50>
    67fc:	0031      	movs	r1, r6
    67fe:	2302      	movs	r3, #2
    6800:	4301      	orrs	r1, r0
    6802:	d1eb      	bne.n	67dc <__ledf2+0x50>
    6804:	e7d9      	b.n	67ba <__ledf2+0x2e>
    6806:	0039      	movs	r1, r7
    6808:	2302      	movs	r3, #2
    680a:	4311      	orrs	r1, r2
    680c:	d1e6      	bne.n	67dc <__ledf2+0x50>
    680e:	e7d7      	b.n	67c0 <__ledf2+0x34>
    6810:	433a      	orrs	r2, r7
    6812:	d1dd      	bne.n	67d0 <__ledf2+0x44>
    6814:	2300      	movs	r3, #0
    6816:	2800      	cmp	r0, #0
    6818:	d0e0      	beq.n	67dc <__ledf2+0x50>
    681a:	e7ea      	b.n	67f2 <__ledf2+0x66>
    681c:	433a      	orrs	r2, r7
    681e:	d1e6      	bne.n	67ee <__ledf2+0x62>
    6820:	e7e7      	b.n	67f2 <__ledf2+0x66>
    6822:	42a5      	cmp	r5, r4
    6824:	dce5      	bgt.n	67f2 <__ledf2+0x66>
    6826:	db05      	blt.n	6834 <__ledf2+0xa8>
    6828:	42be      	cmp	r6, r7
    682a:	d8e2      	bhi.n	67f2 <__ledf2+0x66>
    682c:	d007      	beq.n	683e <__ledf2+0xb2>
    682e:	2300      	movs	r3, #0
    6830:	42be      	cmp	r6, r7
    6832:	d2d3      	bcs.n	67dc <__ledf2+0x50>
    6834:	4659      	mov	r1, fp
    6836:	2301      	movs	r3, #1
    6838:	3901      	subs	r1, #1
    683a:	430b      	orrs	r3, r1
    683c:	e7ce      	b.n	67dc <__ledf2+0x50>
    683e:	45c4      	cmp	ip, r8
    6840:	d8d7      	bhi.n	67f2 <__ledf2+0x66>
    6842:	2300      	movs	r3, #0
    6844:	45c4      	cmp	ip, r8
    6846:	d3f5      	bcc.n	6834 <__ledf2+0xa8>
    6848:	e7c8      	b.n	67dc <__ledf2+0x50>
    684a:	46c0      	nop			; (mov r8, r8)
    684c:	000007ff 	.word	0x000007ff

00006850 <__aeabi_dmul>:
    6850:	b5f0      	push	{r4, r5, r6, r7, lr}
    6852:	4657      	mov	r7, sl
    6854:	4645      	mov	r5, r8
    6856:	46de      	mov	lr, fp
    6858:	464e      	mov	r6, r9
    685a:	b5e0      	push	{r5, r6, r7, lr}
    685c:	030c      	lsls	r4, r1, #12
    685e:	4698      	mov	r8, r3
    6860:	004e      	lsls	r6, r1, #1
    6862:	0b23      	lsrs	r3, r4, #12
    6864:	b087      	sub	sp, #28
    6866:	0007      	movs	r7, r0
    6868:	4692      	mov	sl, r2
    686a:	469b      	mov	fp, r3
    686c:	0d76      	lsrs	r6, r6, #21
    686e:	0fcd      	lsrs	r5, r1, #31
    6870:	2e00      	cmp	r6, #0
    6872:	d06b      	beq.n	694c <__aeabi_dmul+0xfc>
    6874:	4b6d      	ldr	r3, [pc, #436]	; (6a2c <__aeabi_dmul+0x1dc>)
    6876:	429e      	cmp	r6, r3
    6878:	d035      	beq.n	68e6 <__aeabi_dmul+0x96>
    687a:	2480      	movs	r4, #128	; 0x80
    687c:	465b      	mov	r3, fp
    687e:	0f42      	lsrs	r2, r0, #29
    6880:	0424      	lsls	r4, r4, #16
    6882:	00db      	lsls	r3, r3, #3
    6884:	4314      	orrs	r4, r2
    6886:	431c      	orrs	r4, r3
    6888:	00c3      	lsls	r3, r0, #3
    688a:	4699      	mov	r9, r3
    688c:	4b68      	ldr	r3, [pc, #416]	; (6a30 <__aeabi_dmul+0x1e0>)
    688e:	46a3      	mov	fp, r4
    6890:	469c      	mov	ip, r3
    6892:	2300      	movs	r3, #0
    6894:	2700      	movs	r7, #0
    6896:	4466      	add	r6, ip
    6898:	9302      	str	r3, [sp, #8]
    689a:	4643      	mov	r3, r8
    689c:	031c      	lsls	r4, r3, #12
    689e:	005a      	lsls	r2, r3, #1
    68a0:	0fdb      	lsrs	r3, r3, #31
    68a2:	4650      	mov	r0, sl
    68a4:	0b24      	lsrs	r4, r4, #12
    68a6:	0d52      	lsrs	r2, r2, #21
    68a8:	4698      	mov	r8, r3
    68aa:	d100      	bne.n	68ae <__aeabi_dmul+0x5e>
    68ac:	e076      	b.n	699c <__aeabi_dmul+0x14c>
    68ae:	4b5f      	ldr	r3, [pc, #380]	; (6a2c <__aeabi_dmul+0x1dc>)
    68b0:	429a      	cmp	r2, r3
    68b2:	d06d      	beq.n	6990 <__aeabi_dmul+0x140>
    68b4:	2380      	movs	r3, #128	; 0x80
    68b6:	0f41      	lsrs	r1, r0, #29
    68b8:	041b      	lsls	r3, r3, #16
    68ba:	430b      	orrs	r3, r1
    68bc:	495c      	ldr	r1, [pc, #368]	; (6a30 <__aeabi_dmul+0x1e0>)
    68be:	00e4      	lsls	r4, r4, #3
    68c0:	468c      	mov	ip, r1
    68c2:	431c      	orrs	r4, r3
    68c4:	00c3      	lsls	r3, r0, #3
    68c6:	2000      	movs	r0, #0
    68c8:	4462      	add	r2, ip
    68ca:	4641      	mov	r1, r8
    68cc:	18b6      	adds	r6, r6, r2
    68ce:	4069      	eors	r1, r5
    68d0:	1c72      	adds	r2, r6, #1
    68d2:	9101      	str	r1, [sp, #4]
    68d4:	4694      	mov	ip, r2
    68d6:	4307      	orrs	r7, r0
    68d8:	2f0f      	cmp	r7, #15
    68da:	d900      	bls.n	68de <__aeabi_dmul+0x8e>
    68dc:	e0b0      	b.n	6a40 <__aeabi_dmul+0x1f0>
    68de:	4a55      	ldr	r2, [pc, #340]	; (6a34 <__aeabi_dmul+0x1e4>)
    68e0:	00bf      	lsls	r7, r7, #2
    68e2:	59d2      	ldr	r2, [r2, r7]
    68e4:	4697      	mov	pc, r2
    68e6:	465b      	mov	r3, fp
    68e8:	4303      	orrs	r3, r0
    68ea:	4699      	mov	r9, r3
    68ec:	d000      	beq.n	68f0 <__aeabi_dmul+0xa0>
    68ee:	e087      	b.n	6a00 <__aeabi_dmul+0x1b0>
    68f0:	2300      	movs	r3, #0
    68f2:	469b      	mov	fp, r3
    68f4:	3302      	adds	r3, #2
    68f6:	2708      	movs	r7, #8
    68f8:	9302      	str	r3, [sp, #8]
    68fa:	e7ce      	b.n	689a <__aeabi_dmul+0x4a>
    68fc:	4642      	mov	r2, r8
    68fe:	9201      	str	r2, [sp, #4]
    6900:	2802      	cmp	r0, #2
    6902:	d067      	beq.n	69d4 <__aeabi_dmul+0x184>
    6904:	2803      	cmp	r0, #3
    6906:	d100      	bne.n	690a <__aeabi_dmul+0xba>
    6908:	e20e      	b.n	6d28 <__aeabi_dmul+0x4d8>
    690a:	2801      	cmp	r0, #1
    690c:	d000      	beq.n	6910 <__aeabi_dmul+0xc0>
    690e:	e162      	b.n	6bd6 <__aeabi_dmul+0x386>
    6910:	2300      	movs	r3, #0
    6912:	2400      	movs	r4, #0
    6914:	2200      	movs	r2, #0
    6916:	4699      	mov	r9, r3
    6918:	9901      	ldr	r1, [sp, #4]
    691a:	4001      	ands	r1, r0
    691c:	b2cd      	uxtb	r5, r1
    691e:	2100      	movs	r1, #0
    6920:	0312      	lsls	r2, r2, #12
    6922:	0d0b      	lsrs	r3, r1, #20
    6924:	0b12      	lsrs	r2, r2, #12
    6926:	051b      	lsls	r3, r3, #20
    6928:	4313      	orrs	r3, r2
    692a:	4a43      	ldr	r2, [pc, #268]	; (6a38 <__aeabi_dmul+0x1e8>)
    692c:	0524      	lsls	r4, r4, #20
    692e:	4013      	ands	r3, r2
    6930:	431c      	orrs	r4, r3
    6932:	0064      	lsls	r4, r4, #1
    6934:	07ed      	lsls	r5, r5, #31
    6936:	0864      	lsrs	r4, r4, #1
    6938:	432c      	orrs	r4, r5
    693a:	4648      	mov	r0, r9
    693c:	0021      	movs	r1, r4
    693e:	b007      	add	sp, #28
    6940:	bc3c      	pop	{r2, r3, r4, r5}
    6942:	4690      	mov	r8, r2
    6944:	4699      	mov	r9, r3
    6946:	46a2      	mov	sl, r4
    6948:	46ab      	mov	fp, r5
    694a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    694c:	4303      	orrs	r3, r0
    694e:	4699      	mov	r9, r3
    6950:	d04f      	beq.n	69f2 <__aeabi_dmul+0x1a2>
    6952:	465b      	mov	r3, fp
    6954:	2b00      	cmp	r3, #0
    6956:	d100      	bne.n	695a <__aeabi_dmul+0x10a>
    6958:	e189      	b.n	6c6e <__aeabi_dmul+0x41e>
    695a:	4658      	mov	r0, fp
    695c:	f000 fe98 	bl	7690 <__clzsi2>
    6960:	0003      	movs	r3, r0
    6962:	3b0b      	subs	r3, #11
    6964:	2b1c      	cmp	r3, #28
    6966:	dd00      	ble.n	696a <__aeabi_dmul+0x11a>
    6968:	e17a      	b.n	6c60 <__aeabi_dmul+0x410>
    696a:	221d      	movs	r2, #29
    696c:	1ad3      	subs	r3, r2, r3
    696e:	003a      	movs	r2, r7
    6970:	0001      	movs	r1, r0
    6972:	465c      	mov	r4, fp
    6974:	40da      	lsrs	r2, r3
    6976:	3908      	subs	r1, #8
    6978:	408c      	lsls	r4, r1
    697a:	0013      	movs	r3, r2
    697c:	408f      	lsls	r7, r1
    697e:	4323      	orrs	r3, r4
    6980:	469b      	mov	fp, r3
    6982:	46b9      	mov	r9, r7
    6984:	2300      	movs	r3, #0
    6986:	4e2d      	ldr	r6, [pc, #180]	; (6a3c <__aeabi_dmul+0x1ec>)
    6988:	2700      	movs	r7, #0
    698a:	1a36      	subs	r6, r6, r0
    698c:	9302      	str	r3, [sp, #8]
    698e:	e784      	b.n	689a <__aeabi_dmul+0x4a>
    6990:	4653      	mov	r3, sl
    6992:	4323      	orrs	r3, r4
    6994:	d12a      	bne.n	69ec <__aeabi_dmul+0x19c>
    6996:	2400      	movs	r4, #0
    6998:	2002      	movs	r0, #2
    699a:	e796      	b.n	68ca <__aeabi_dmul+0x7a>
    699c:	4653      	mov	r3, sl
    699e:	4323      	orrs	r3, r4
    69a0:	d020      	beq.n	69e4 <__aeabi_dmul+0x194>
    69a2:	2c00      	cmp	r4, #0
    69a4:	d100      	bne.n	69a8 <__aeabi_dmul+0x158>
    69a6:	e157      	b.n	6c58 <__aeabi_dmul+0x408>
    69a8:	0020      	movs	r0, r4
    69aa:	f000 fe71 	bl	7690 <__clzsi2>
    69ae:	0003      	movs	r3, r0
    69b0:	3b0b      	subs	r3, #11
    69b2:	2b1c      	cmp	r3, #28
    69b4:	dd00      	ble.n	69b8 <__aeabi_dmul+0x168>
    69b6:	e149      	b.n	6c4c <__aeabi_dmul+0x3fc>
    69b8:	211d      	movs	r1, #29
    69ba:	1acb      	subs	r3, r1, r3
    69bc:	4651      	mov	r1, sl
    69be:	0002      	movs	r2, r0
    69c0:	40d9      	lsrs	r1, r3
    69c2:	4653      	mov	r3, sl
    69c4:	3a08      	subs	r2, #8
    69c6:	4094      	lsls	r4, r2
    69c8:	4093      	lsls	r3, r2
    69ca:	430c      	orrs	r4, r1
    69cc:	4a1b      	ldr	r2, [pc, #108]	; (6a3c <__aeabi_dmul+0x1ec>)
    69ce:	1a12      	subs	r2, r2, r0
    69d0:	2000      	movs	r0, #0
    69d2:	e77a      	b.n	68ca <__aeabi_dmul+0x7a>
    69d4:	2501      	movs	r5, #1
    69d6:	9b01      	ldr	r3, [sp, #4]
    69d8:	4c14      	ldr	r4, [pc, #80]	; (6a2c <__aeabi_dmul+0x1dc>)
    69da:	401d      	ands	r5, r3
    69dc:	2300      	movs	r3, #0
    69de:	2200      	movs	r2, #0
    69e0:	4699      	mov	r9, r3
    69e2:	e79c      	b.n	691e <__aeabi_dmul+0xce>
    69e4:	2400      	movs	r4, #0
    69e6:	2200      	movs	r2, #0
    69e8:	2001      	movs	r0, #1
    69ea:	e76e      	b.n	68ca <__aeabi_dmul+0x7a>
    69ec:	4653      	mov	r3, sl
    69ee:	2003      	movs	r0, #3
    69f0:	e76b      	b.n	68ca <__aeabi_dmul+0x7a>
    69f2:	2300      	movs	r3, #0
    69f4:	469b      	mov	fp, r3
    69f6:	3301      	adds	r3, #1
    69f8:	2704      	movs	r7, #4
    69fa:	2600      	movs	r6, #0
    69fc:	9302      	str	r3, [sp, #8]
    69fe:	e74c      	b.n	689a <__aeabi_dmul+0x4a>
    6a00:	2303      	movs	r3, #3
    6a02:	4681      	mov	r9, r0
    6a04:	270c      	movs	r7, #12
    6a06:	9302      	str	r3, [sp, #8]
    6a08:	e747      	b.n	689a <__aeabi_dmul+0x4a>
    6a0a:	2280      	movs	r2, #128	; 0x80
    6a0c:	2300      	movs	r3, #0
    6a0e:	2500      	movs	r5, #0
    6a10:	0312      	lsls	r2, r2, #12
    6a12:	4699      	mov	r9, r3
    6a14:	4c05      	ldr	r4, [pc, #20]	; (6a2c <__aeabi_dmul+0x1dc>)
    6a16:	e782      	b.n	691e <__aeabi_dmul+0xce>
    6a18:	465c      	mov	r4, fp
    6a1a:	464b      	mov	r3, r9
    6a1c:	9802      	ldr	r0, [sp, #8]
    6a1e:	e76f      	b.n	6900 <__aeabi_dmul+0xb0>
    6a20:	465c      	mov	r4, fp
    6a22:	464b      	mov	r3, r9
    6a24:	9501      	str	r5, [sp, #4]
    6a26:	9802      	ldr	r0, [sp, #8]
    6a28:	e76a      	b.n	6900 <__aeabi_dmul+0xb0>
    6a2a:	46c0      	nop			; (mov r8, r8)
    6a2c:	000007ff 	.word	0x000007ff
    6a30:	fffffc01 	.word	0xfffffc01
    6a34:	0000836c 	.word	0x0000836c
    6a38:	800fffff 	.word	0x800fffff
    6a3c:	fffffc0d 	.word	0xfffffc0d
    6a40:	464a      	mov	r2, r9
    6a42:	4649      	mov	r1, r9
    6a44:	0c17      	lsrs	r7, r2, #16
    6a46:	0c1a      	lsrs	r2, r3, #16
    6a48:	041b      	lsls	r3, r3, #16
    6a4a:	0c1b      	lsrs	r3, r3, #16
    6a4c:	0408      	lsls	r0, r1, #16
    6a4e:	0019      	movs	r1, r3
    6a50:	0c00      	lsrs	r0, r0, #16
    6a52:	4341      	muls	r1, r0
    6a54:	0015      	movs	r5, r2
    6a56:	4688      	mov	r8, r1
    6a58:	0019      	movs	r1, r3
    6a5a:	437d      	muls	r5, r7
    6a5c:	4379      	muls	r1, r7
    6a5e:	9503      	str	r5, [sp, #12]
    6a60:	4689      	mov	r9, r1
    6a62:	0029      	movs	r1, r5
    6a64:	0015      	movs	r5, r2
    6a66:	4345      	muls	r5, r0
    6a68:	444d      	add	r5, r9
    6a6a:	9502      	str	r5, [sp, #8]
    6a6c:	4645      	mov	r5, r8
    6a6e:	0c2d      	lsrs	r5, r5, #16
    6a70:	46aa      	mov	sl, r5
    6a72:	9d02      	ldr	r5, [sp, #8]
    6a74:	4455      	add	r5, sl
    6a76:	45a9      	cmp	r9, r5
    6a78:	d906      	bls.n	6a88 <__aeabi_dmul+0x238>
    6a7a:	468a      	mov	sl, r1
    6a7c:	2180      	movs	r1, #128	; 0x80
    6a7e:	0249      	lsls	r1, r1, #9
    6a80:	4689      	mov	r9, r1
    6a82:	44ca      	add	sl, r9
    6a84:	4651      	mov	r1, sl
    6a86:	9103      	str	r1, [sp, #12]
    6a88:	0c29      	lsrs	r1, r5, #16
    6a8a:	9104      	str	r1, [sp, #16]
    6a8c:	4641      	mov	r1, r8
    6a8e:	0409      	lsls	r1, r1, #16
    6a90:	042d      	lsls	r5, r5, #16
    6a92:	0c09      	lsrs	r1, r1, #16
    6a94:	4688      	mov	r8, r1
    6a96:	0029      	movs	r1, r5
    6a98:	0c25      	lsrs	r5, r4, #16
    6a9a:	0424      	lsls	r4, r4, #16
    6a9c:	4441      	add	r1, r8
    6a9e:	0c24      	lsrs	r4, r4, #16
    6aa0:	9105      	str	r1, [sp, #20]
    6aa2:	0021      	movs	r1, r4
    6aa4:	4341      	muls	r1, r0
    6aa6:	4688      	mov	r8, r1
    6aa8:	0021      	movs	r1, r4
    6aaa:	4379      	muls	r1, r7
    6aac:	468a      	mov	sl, r1
    6aae:	4368      	muls	r0, r5
    6ab0:	4641      	mov	r1, r8
    6ab2:	4450      	add	r0, sl
    6ab4:	4681      	mov	r9, r0
    6ab6:	0c08      	lsrs	r0, r1, #16
    6ab8:	4448      	add	r0, r9
    6aba:	436f      	muls	r7, r5
    6abc:	4582      	cmp	sl, r0
    6abe:	d903      	bls.n	6ac8 <__aeabi_dmul+0x278>
    6ac0:	2180      	movs	r1, #128	; 0x80
    6ac2:	0249      	lsls	r1, r1, #9
    6ac4:	4689      	mov	r9, r1
    6ac6:	444f      	add	r7, r9
    6ac8:	0c01      	lsrs	r1, r0, #16
    6aca:	4689      	mov	r9, r1
    6acc:	0039      	movs	r1, r7
    6ace:	4449      	add	r1, r9
    6ad0:	9102      	str	r1, [sp, #8]
    6ad2:	4641      	mov	r1, r8
    6ad4:	040f      	lsls	r7, r1, #16
    6ad6:	9904      	ldr	r1, [sp, #16]
    6ad8:	0c3f      	lsrs	r7, r7, #16
    6ada:	4688      	mov	r8, r1
    6adc:	0400      	lsls	r0, r0, #16
    6ade:	19c0      	adds	r0, r0, r7
    6ae0:	4480      	add	r8, r0
    6ae2:	4641      	mov	r1, r8
    6ae4:	9104      	str	r1, [sp, #16]
    6ae6:	4659      	mov	r1, fp
    6ae8:	0c0f      	lsrs	r7, r1, #16
    6aea:	0409      	lsls	r1, r1, #16
    6aec:	0c09      	lsrs	r1, r1, #16
    6aee:	4688      	mov	r8, r1
    6af0:	4359      	muls	r1, r3
    6af2:	468a      	mov	sl, r1
    6af4:	0039      	movs	r1, r7
    6af6:	4351      	muls	r1, r2
    6af8:	4689      	mov	r9, r1
    6afa:	4641      	mov	r1, r8
    6afc:	434a      	muls	r2, r1
    6afe:	4651      	mov	r1, sl
    6b00:	0c09      	lsrs	r1, r1, #16
    6b02:	468b      	mov	fp, r1
    6b04:	437b      	muls	r3, r7
    6b06:	18d2      	adds	r2, r2, r3
    6b08:	445a      	add	r2, fp
    6b0a:	4293      	cmp	r3, r2
    6b0c:	d903      	bls.n	6b16 <__aeabi_dmul+0x2c6>
    6b0e:	2380      	movs	r3, #128	; 0x80
    6b10:	025b      	lsls	r3, r3, #9
    6b12:	469b      	mov	fp, r3
    6b14:	44d9      	add	r9, fp
    6b16:	4651      	mov	r1, sl
    6b18:	0409      	lsls	r1, r1, #16
    6b1a:	0c09      	lsrs	r1, r1, #16
    6b1c:	468a      	mov	sl, r1
    6b1e:	4641      	mov	r1, r8
    6b20:	4361      	muls	r1, r4
    6b22:	437c      	muls	r4, r7
    6b24:	0c13      	lsrs	r3, r2, #16
    6b26:	0412      	lsls	r2, r2, #16
    6b28:	444b      	add	r3, r9
    6b2a:	4452      	add	r2, sl
    6b2c:	46a1      	mov	r9, r4
    6b2e:	468a      	mov	sl, r1
    6b30:	003c      	movs	r4, r7
    6b32:	4641      	mov	r1, r8
    6b34:	436c      	muls	r4, r5
    6b36:	434d      	muls	r5, r1
    6b38:	4651      	mov	r1, sl
    6b3a:	444d      	add	r5, r9
    6b3c:	0c0f      	lsrs	r7, r1, #16
    6b3e:	197d      	adds	r5, r7, r5
    6b40:	45a9      	cmp	r9, r5
    6b42:	d903      	bls.n	6b4c <__aeabi_dmul+0x2fc>
    6b44:	2180      	movs	r1, #128	; 0x80
    6b46:	0249      	lsls	r1, r1, #9
    6b48:	4688      	mov	r8, r1
    6b4a:	4444      	add	r4, r8
    6b4c:	9f04      	ldr	r7, [sp, #16]
    6b4e:	9903      	ldr	r1, [sp, #12]
    6b50:	46b8      	mov	r8, r7
    6b52:	4441      	add	r1, r8
    6b54:	468b      	mov	fp, r1
    6b56:	4583      	cmp	fp, r0
    6b58:	4180      	sbcs	r0, r0
    6b5a:	4241      	negs	r1, r0
    6b5c:	4688      	mov	r8, r1
    6b5e:	4651      	mov	r1, sl
    6b60:	0408      	lsls	r0, r1, #16
    6b62:	042f      	lsls	r7, r5, #16
    6b64:	0c00      	lsrs	r0, r0, #16
    6b66:	183f      	adds	r7, r7, r0
    6b68:	4658      	mov	r0, fp
    6b6a:	9902      	ldr	r1, [sp, #8]
    6b6c:	1810      	adds	r0, r2, r0
    6b6e:	4689      	mov	r9, r1
    6b70:	4290      	cmp	r0, r2
    6b72:	4192      	sbcs	r2, r2
    6b74:	444f      	add	r7, r9
    6b76:	46ba      	mov	sl, r7
    6b78:	4252      	negs	r2, r2
    6b7a:	4699      	mov	r9, r3
    6b7c:	4693      	mov	fp, r2
    6b7e:	44c2      	add	sl, r8
    6b80:	44d1      	add	r9, sl
    6b82:	44cb      	add	fp, r9
    6b84:	428f      	cmp	r7, r1
    6b86:	41bf      	sbcs	r7, r7
    6b88:	45c2      	cmp	sl, r8
    6b8a:	4189      	sbcs	r1, r1
    6b8c:	4599      	cmp	r9, r3
    6b8e:	419b      	sbcs	r3, r3
    6b90:	4593      	cmp	fp, r2
    6b92:	4192      	sbcs	r2, r2
    6b94:	427f      	negs	r7, r7
    6b96:	4249      	negs	r1, r1
    6b98:	0c2d      	lsrs	r5, r5, #16
    6b9a:	4252      	negs	r2, r2
    6b9c:	430f      	orrs	r7, r1
    6b9e:	425b      	negs	r3, r3
    6ba0:	4313      	orrs	r3, r2
    6ba2:	197f      	adds	r7, r7, r5
    6ba4:	18ff      	adds	r7, r7, r3
    6ba6:	465b      	mov	r3, fp
    6ba8:	193c      	adds	r4, r7, r4
    6baa:	0ddb      	lsrs	r3, r3, #23
    6bac:	9a05      	ldr	r2, [sp, #20]
    6bae:	0264      	lsls	r4, r4, #9
    6bb0:	431c      	orrs	r4, r3
    6bb2:	0243      	lsls	r3, r0, #9
    6bb4:	4313      	orrs	r3, r2
    6bb6:	1e5d      	subs	r5, r3, #1
    6bb8:	41ab      	sbcs	r3, r5
    6bba:	465a      	mov	r2, fp
    6bbc:	0dc0      	lsrs	r0, r0, #23
    6bbe:	4303      	orrs	r3, r0
    6bc0:	0252      	lsls	r2, r2, #9
    6bc2:	4313      	orrs	r3, r2
    6bc4:	01e2      	lsls	r2, r4, #7
    6bc6:	d556      	bpl.n	6c76 <__aeabi_dmul+0x426>
    6bc8:	2001      	movs	r0, #1
    6bca:	085a      	lsrs	r2, r3, #1
    6bcc:	4003      	ands	r3, r0
    6bce:	4313      	orrs	r3, r2
    6bd0:	07e2      	lsls	r2, r4, #31
    6bd2:	4313      	orrs	r3, r2
    6bd4:	0864      	lsrs	r4, r4, #1
    6bd6:	485a      	ldr	r0, [pc, #360]	; (6d40 <__aeabi_dmul+0x4f0>)
    6bd8:	4460      	add	r0, ip
    6bda:	2800      	cmp	r0, #0
    6bdc:	dd4d      	ble.n	6c7a <__aeabi_dmul+0x42a>
    6bde:	075a      	lsls	r2, r3, #29
    6be0:	d009      	beq.n	6bf6 <__aeabi_dmul+0x3a6>
    6be2:	220f      	movs	r2, #15
    6be4:	401a      	ands	r2, r3
    6be6:	2a04      	cmp	r2, #4
    6be8:	d005      	beq.n	6bf6 <__aeabi_dmul+0x3a6>
    6bea:	1d1a      	adds	r2, r3, #4
    6bec:	429a      	cmp	r2, r3
    6bee:	419b      	sbcs	r3, r3
    6bf0:	425b      	negs	r3, r3
    6bf2:	18e4      	adds	r4, r4, r3
    6bf4:	0013      	movs	r3, r2
    6bf6:	01e2      	lsls	r2, r4, #7
    6bf8:	d504      	bpl.n	6c04 <__aeabi_dmul+0x3b4>
    6bfa:	2080      	movs	r0, #128	; 0x80
    6bfc:	4a51      	ldr	r2, [pc, #324]	; (6d44 <__aeabi_dmul+0x4f4>)
    6bfe:	00c0      	lsls	r0, r0, #3
    6c00:	4014      	ands	r4, r2
    6c02:	4460      	add	r0, ip
    6c04:	4a50      	ldr	r2, [pc, #320]	; (6d48 <__aeabi_dmul+0x4f8>)
    6c06:	4290      	cmp	r0, r2
    6c08:	dd00      	ble.n	6c0c <__aeabi_dmul+0x3bc>
    6c0a:	e6e3      	b.n	69d4 <__aeabi_dmul+0x184>
    6c0c:	2501      	movs	r5, #1
    6c0e:	08db      	lsrs	r3, r3, #3
    6c10:	0762      	lsls	r2, r4, #29
    6c12:	431a      	orrs	r2, r3
    6c14:	0264      	lsls	r4, r4, #9
    6c16:	9b01      	ldr	r3, [sp, #4]
    6c18:	4691      	mov	r9, r2
    6c1a:	0b22      	lsrs	r2, r4, #12
    6c1c:	0544      	lsls	r4, r0, #21
    6c1e:	0d64      	lsrs	r4, r4, #21
    6c20:	401d      	ands	r5, r3
    6c22:	e67c      	b.n	691e <__aeabi_dmul+0xce>
    6c24:	2280      	movs	r2, #128	; 0x80
    6c26:	4659      	mov	r1, fp
    6c28:	0312      	lsls	r2, r2, #12
    6c2a:	4211      	tst	r1, r2
    6c2c:	d008      	beq.n	6c40 <__aeabi_dmul+0x3f0>
    6c2e:	4214      	tst	r4, r2
    6c30:	d106      	bne.n	6c40 <__aeabi_dmul+0x3f0>
    6c32:	4322      	orrs	r2, r4
    6c34:	0312      	lsls	r2, r2, #12
    6c36:	0b12      	lsrs	r2, r2, #12
    6c38:	4645      	mov	r5, r8
    6c3a:	4699      	mov	r9, r3
    6c3c:	4c43      	ldr	r4, [pc, #268]	; (6d4c <__aeabi_dmul+0x4fc>)
    6c3e:	e66e      	b.n	691e <__aeabi_dmul+0xce>
    6c40:	465b      	mov	r3, fp
    6c42:	431a      	orrs	r2, r3
    6c44:	0312      	lsls	r2, r2, #12
    6c46:	0b12      	lsrs	r2, r2, #12
    6c48:	4c40      	ldr	r4, [pc, #256]	; (6d4c <__aeabi_dmul+0x4fc>)
    6c4a:	e668      	b.n	691e <__aeabi_dmul+0xce>
    6c4c:	0003      	movs	r3, r0
    6c4e:	4654      	mov	r4, sl
    6c50:	3b28      	subs	r3, #40	; 0x28
    6c52:	409c      	lsls	r4, r3
    6c54:	2300      	movs	r3, #0
    6c56:	e6b9      	b.n	69cc <__aeabi_dmul+0x17c>
    6c58:	f000 fd1a 	bl	7690 <__clzsi2>
    6c5c:	3020      	adds	r0, #32
    6c5e:	e6a6      	b.n	69ae <__aeabi_dmul+0x15e>
    6c60:	0003      	movs	r3, r0
    6c62:	3b28      	subs	r3, #40	; 0x28
    6c64:	409f      	lsls	r7, r3
    6c66:	2300      	movs	r3, #0
    6c68:	46bb      	mov	fp, r7
    6c6a:	4699      	mov	r9, r3
    6c6c:	e68a      	b.n	6984 <__aeabi_dmul+0x134>
    6c6e:	f000 fd0f 	bl	7690 <__clzsi2>
    6c72:	3020      	adds	r0, #32
    6c74:	e674      	b.n	6960 <__aeabi_dmul+0x110>
    6c76:	46b4      	mov	ip, r6
    6c78:	e7ad      	b.n	6bd6 <__aeabi_dmul+0x386>
    6c7a:	2501      	movs	r5, #1
    6c7c:	1a2a      	subs	r2, r5, r0
    6c7e:	2a38      	cmp	r2, #56	; 0x38
    6c80:	dd06      	ble.n	6c90 <__aeabi_dmul+0x440>
    6c82:	9b01      	ldr	r3, [sp, #4]
    6c84:	2400      	movs	r4, #0
    6c86:	401d      	ands	r5, r3
    6c88:	2300      	movs	r3, #0
    6c8a:	2200      	movs	r2, #0
    6c8c:	4699      	mov	r9, r3
    6c8e:	e646      	b.n	691e <__aeabi_dmul+0xce>
    6c90:	2a1f      	cmp	r2, #31
    6c92:	dc21      	bgt.n	6cd8 <__aeabi_dmul+0x488>
    6c94:	2520      	movs	r5, #32
    6c96:	0020      	movs	r0, r4
    6c98:	1aad      	subs	r5, r5, r2
    6c9a:	001e      	movs	r6, r3
    6c9c:	40ab      	lsls	r3, r5
    6c9e:	40a8      	lsls	r0, r5
    6ca0:	40d6      	lsrs	r6, r2
    6ca2:	1e5d      	subs	r5, r3, #1
    6ca4:	41ab      	sbcs	r3, r5
    6ca6:	4330      	orrs	r0, r6
    6ca8:	4318      	orrs	r0, r3
    6caa:	40d4      	lsrs	r4, r2
    6cac:	0743      	lsls	r3, r0, #29
    6cae:	d009      	beq.n	6cc4 <__aeabi_dmul+0x474>
    6cb0:	230f      	movs	r3, #15
    6cb2:	4003      	ands	r3, r0
    6cb4:	2b04      	cmp	r3, #4
    6cb6:	d005      	beq.n	6cc4 <__aeabi_dmul+0x474>
    6cb8:	0003      	movs	r3, r0
    6cba:	1d18      	adds	r0, r3, #4
    6cbc:	4298      	cmp	r0, r3
    6cbe:	419b      	sbcs	r3, r3
    6cc0:	425b      	negs	r3, r3
    6cc2:	18e4      	adds	r4, r4, r3
    6cc4:	0223      	lsls	r3, r4, #8
    6cc6:	d521      	bpl.n	6d0c <__aeabi_dmul+0x4bc>
    6cc8:	2501      	movs	r5, #1
    6cca:	9b01      	ldr	r3, [sp, #4]
    6ccc:	2401      	movs	r4, #1
    6cce:	401d      	ands	r5, r3
    6cd0:	2300      	movs	r3, #0
    6cd2:	2200      	movs	r2, #0
    6cd4:	4699      	mov	r9, r3
    6cd6:	e622      	b.n	691e <__aeabi_dmul+0xce>
    6cd8:	251f      	movs	r5, #31
    6cda:	0021      	movs	r1, r4
    6cdc:	426d      	negs	r5, r5
    6cde:	1a28      	subs	r0, r5, r0
    6ce0:	40c1      	lsrs	r1, r0
    6ce2:	0008      	movs	r0, r1
    6ce4:	2a20      	cmp	r2, #32
    6ce6:	d01d      	beq.n	6d24 <__aeabi_dmul+0x4d4>
    6ce8:	355f      	adds	r5, #95	; 0x5f
    6cea:	1aaa      	subs	r2, r5, r2
    6cec:	4094      	lsls	r4, r2
    6cee:	4323      	orrs	r3, r4
    6cf0:	1e5c      	subs	r4, r3, #1
    6cf2:	41a3      	sbcs	r3, r4
    6cf4:	2507      	movs	r5, #7
    6cf6:	4303      	orrs	r3, r0
    6cf8:	401d      	ands	r5, r3
    6cfa:	2200      	movs	r2, #0
    6cfc:	2d00      	cmp	r5, #0
    6cfe:	d009      	beq.n	6d14 <__aeabi_dmul+0x4c4>
    6d00:	220f      	movs	r2, #15
    6d02:	2400      	movs	r4, #0
    6d04:	401a      	ands	r2, r3
    6d06:	0018      	movs	r0, r3
    6d08:	2a04      	cmp	r2, #4
    6d0a:	d1d6      	bne.n	6cba <__aeabi_dmul+0x46a>
    6d0c:	0003      	movs	r3, r0
    6d0e:	0765      	lsls	r5, r4, #29
    6d10:	0264      	lsls	r4, r4, #9
    6d12:	0b22      	lsrs	r2, r4, #12
    6d14:	08db      	lsrs	r3, r3, #3
    6d16:	432b      	orrs	r3, r5
    6d18:	2501      	movs	r5, #1
    6d1a:	4699      	mov	r9, r3
    6d1c:	9b01      	ldr	r3, [sp, #4]
    6d1e:	2400      	movs	r4, #0
    6d20:	401d      	ands	r5, r3
    6d22:	e5fc      	b.n	691e <__aeabi_dmul+0xce>
    6d24:	2400      	movs	r4, #0
    6d26:	e7e2      	b.n	6cee <__aeabi_dmul+0x49e>
    6d28:	2280      	movs	r2, #128	; 0x80
    6d2a:	2501      	movs	r5, #1
    6d2c:	0312      	lsls	r2, r2, #12
    6d2e:	4322      	orrs	r2, r4
    6d30:	9901      	ldr	r1, [sp, #4]
    6d32:	0312      	lsls	r2, r2, #12
    6d34:	0b12      	lsrs	r2, r2, #12
    6d36:	400d      	ands	r5, r1
    6d38:	4699      	mov	r9, r3
    6d3a:	4c04      	ldr	r4, [pc, #16]	; (6d4c <__aeabi_dmul+0x4fc>)
    6d3c:	e5ef      	b.n	691e <__aeabi_dmul+0xce>
    6d3e:	46c0      	nop			; (mov r8, r8)
    6d40:	000003ff 	.word	0x000003ff
    6d44:	feffffff 	.word	0xfeffffff
    6d48:	000007fe 	.word	0x000007fe
    6d4c:	000007ff 	.word	0x000007ff

00006d50 <__aeabi_dsub>:
    6d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d52:	4646      	mov	r6, r8
    6d54:	46d6      	mov	lr, sl
    6d56:	464f      	mov	r7, r9
    6d58:	030c      	lsls	r4, r1, #12
    6d5a:	b5c0      	push	{r6, r7, lr}
    6d5c:	0fcd      	lsrs	r5, r1, #31
    6d5e:	004e      	lsls	r6, r1, #1
    6d60:	0a61      	lsrs	r1, r4, #9
    6d62:	0f44      	lsrs	r4, r0, #29
    6d64:	430c      	orrs	r4, r1
    6d66:	00c1      	lsls	r1, r0, #3
    6d68:	0058      	lsls	r0, r3, #1
    6d6a:	0d40      	lsrs	r0, r0, #21
    6d6c:	4684      	mov	ip, r0
    6d6e:	468a      	mov	sl, r1
    6d70:	000f      	movs	r7, r1
    6d72:	0319      	lsls	r1, r3, #12
    6d74:	0f50      	lsrs	r0, r2, #29
    6d76:	0a49      	lsrs	r1, r1, #9
    6d78:	4301      	orrs	r1, r0
    6d7a:	48c6      	ldr	r0, [pc, #792]	; (7094 <__aeabi_dsub+0x344>)
    6d7c:	0d76      	lsrs	r6, r6, #21
    6d7e:	46a8      	mov	r8, r5
    6d80:	0fdb      	lsrs	r3, r3, #31
    6d82:	00d2      	lsls	r2, r2, #3
    6d84:	4584      	cmp	ip, r0
    6d86:	d100      	bne.n	6d8a <__aeabi_dsub+0x3a>
    6d88:	e0d8      	b.n	6f3c <__aeabi_dsub+0x1ec>
    6d8a:	2001      	movs	r0, #1
    6d8c:	4043      	eors	r3, r0
    6d8e:	42ab      	cmp	r3, r5
    6d90:	d100      	bne.n	6d94 <__aeabi_dsub+0x44>
    6d92:	e0a6      	b.n	6ee2 <__aeabi_dsub+0x192>
    6d94:	4660      	mov	r0, ip
    6d96:	1a35      	subs	r5, r6, r0
    6d98:	2d00      	cmp	r5, #0
    6d9a:	dc00      	bgt.n	6d9e <__aeabi_dsub+0x4e>
    6d9c:	e105      	b.n	6faa <__aeabi_dsub+0x25a>
    6d9e:	2800      	cmp	r0, #0
    6da0:	d110      	bne.n	6dc4 <__aeabi_dsub+0x74>
    6da2:	000b      	movs	r3, r1
    6da4:	4313      	orrs	r3, r2
    6da6:	d100      	bne.n	6daa <__aeabi_dsub+0x5a>
    6da8:	e0d7      	b.n	6f5a <__aeabi_dsub+0x20a>
    6daa:	1e6b      	subs	r3, r5, #1
    6dac:	2b00      	cmp	r3, #0
    6dae:	d000      	beq.n	6db2 <__aeabi_dsub+0x62>
    6db0:	e14b      	b.n	704a <__aeabi_dsub+0x2fa>
    6db2:	4653      	mov	r3, sl
    6db4:	1a9f      	subs	r7, r3, r2
    6db6:	45ba      	cmp	sl, r7
    6db8:	4180      	sbcs	r0, r0
    6dba:	1a64      	subs	r4, r4, r1
    6dbc:	4240      	negs	r0, r0
    6dbe:	1a24      	subs	r4, r4, r0
    6dc0:	2601      	movs	r6, #1
    6dc2:	e01e      	b.n	6e02 <__aeabi_dsub+0xb2>
    6dc4:	4bb3      	ldr	r3, [pc, #716]	; (7094 <__aeabi_dsub+0x344>)
    6dc6:	429e      	cmp	r6, r3
    6dc8:	d048      	beq.n	6e5c <__aeabi_dsub+0x10c>
    6dca:	2380      	movs	r3, #128	; 0x80
    6dcc:	041b      	lsls	r3, r3, #16
    6dce:	4319      	orrs	r1, r3
    6dd0:	2d38      	cmp	r5, #56	; 0x38
    6dd2:	dd00      	ble.n	6dd6 <__aeabi_dsub+0x86>
    6dd4:	e119      	b.n	700a <__aeabi_dsub+0x2ba>
    6dd6:	2d1f      	cmp	r5, #31
    6dd8:	dd00      	ble.n	6ddc <__aeabi_dsub+0x8c>
    6dda:	e14c      	b.n	7076 <__aeabi_dsub+0x326>
    6ddc:	2320      	movs	r3, #32
    6dde:	000f      	movs	r7, r1
    6de0:	1b5b      	subs	r3, r3, r5
    6de2:	0010      	movs	r0, r2
    6de4:	409a      	lsls	r2, r3
    6de6:	409f      	lsls	r7, r3
    6de8:	40e8      	lsrs	r0, r5
    6dea:	1e53      	subs	r3, r2, #1
    6dec:	419a      	sbcs	r2, r3
    6dee:	40e9      	lsrs	r1, r5
    6df0:	4307      	orrs	r7, r0
    6df2:	4317      	orrs	r7, r2
    6df4:	4653      	mov	r3, sl
    6df6:	1bdf      	subs	r7, r3, r7
    6df8:	1a61      	subs	r1, r4, r1
    6dfa:	45ba      	cmp	sl, r7
    6dfc:	41a4      	sbcs	r4, r4
    6dfe:	4264      	negs	r4, r4
    6e00:	1b0c      	subs	r4, r1, r4
    6e02:	0223      	lsls	r3, r4, #8
    6e04:	d400      	bmi.n	6e08 <__aeabi_dsub+0xb8>
    6e06:	e0c5      	b.n	6f94 <__aeabi_dsub+0x244>
    6e08:	0264      	lsls	r4, r4, #9
    6e0a:	0a65      	lsrs	r5, r4, #9
    6e0c:	2d00      	cmp	r5, #0
    6e0e:	d100      	bne.n	6e12 <__aeabi_dsub+0xc2>
    6e10:	e0f6      	b.n	7000 <__aeabi_dsub+0x2b0>
    6e12:	0028      	movs	r0, r5
    6e14:	f000 fc3c 	bl	7690 <__clzsi2>
    6e18:	0003      	movs	r3, r0
    6e1a:	3b08      	subs	r3, #8
    6e1c:	2b1f      	cmp	r3, #31
    6e1e:	dd00      	ble.n	6e22 <__aeabi_dsub+0xd2>
    6e20:	e0e9      	b.n	6ff6 <__aeabi_dsub+0x2a6>
    6e22:	2220      	movs	r2, #32
    6e24:	003c      	movs	r4, r7
    6e26:	1ad2      	subs	r2, r2, r3
    6e28:	409d      	lsls	r5, r3
    6e2a:	40d4      	lsrs	r4, r2
    6e2c:	409f      	lsls	r7, r3
    6e2e:	4325      	orrs	r5, r4
    6e30:	429e      	cmp	r6, r3
    6e32:	dd00      	ble.n	6e36 <__aeabi_dsub+0xe6>
    6e34:	e0db      	b.n	6fee <__aeabi_dsub+0x29e>
    6e36:	1b9e      	subs	r6, r3, r6
    6e38:	1c73      	adds	r3, r6, #1
    6e3a:	2b1f      	cmp	r3, #31
    6e3c:	dd00      	ble.n	6e40 <__aeabi_dsub+0xf0>
    6e3e:	e10a      	b.n	7056 <__aeabi_dsub+0x306>
    6e40:	2220      	movs	r2, #32
    6e42:	0038      	movs	r0, r7
    6e44:	1ad2      	subs	r2, r2, r3
    6e46:	0029      	movs	r1, r5
    6e48:	4097      	lsls	r7, r2
    6e4a:	002c      	movs	r4, r5
    6e4c:	4091      	lsls	r1, r2
    6e4e:	40d8      	lsrs	r0, r3
    6e50:	1e7a      	subs	r2, r7, #1
    6e52:	4197      	sbcs	r7, r2
    6e54:	40dc      	lsrs	r4, r3
    6e56:	2600      	movs	r6, #0
    6e58:	4301      	orrs	r1, r0
    6e5a:	430f      	orrs	r7, r1
    6e5c:	077b      	lsls	r3, r7, #29
    6e5e:	d009      	beq.n	6e74 <__aeabi_dsub+0x124>
    6e60:	230f      	movs	r3, #15
    6e62:	403b      	ands	r3, r7
    6e64:	2b04      	cmp	r3, #4
    6e66:	d005      	beq.n	6e74 <__aeabi_dsub+0x124>
    6e68:	1d3b      	adds	r3, r7, #4
    6e6a:	42bb      	cmp	r3, r7
    6e6c:	41bf      	sbcs	r7, r7
    6e6e:	427f      	negs	r7, r7
    6e70:	19e4      	adds	r4, r4, r7
    6e72:	001f      	movs	r7, r3
    6e74:	0223      	lsls	r3, r4, #8
    6e76:	d525      	bpl.n	6ec4 <__aeabi_dsub+0x174>
    6e78:	4b86      	ldr	r3, [pc, #536]	; (7094 <__aeabi_dsub+0x344>)
    6e7a:	3601      	adds	r6, #1
    6e7c:	429e      	cmp	r6, r3
    6e7e:	d100      	bne.n	6e82 <__aeabi_dsub+0x132>
    6e80:	e0af      	b.n	6fe2 <__aeabi_dsub+0x292>
    6e82:	4b85      	ldr	r3, [pc, #532]	; (7098 <__aeabi_dsub+0x348>)
    6e84:	2501      	movs	r5, #1
    6e86:	401c      	ands	r4, r3
    6e88:	4643      	mov	r3, r8
    6e8a:	0762      	lsls	r2, r4, #29
    6e8c:	08ff      	lsrs	r7, r7, #3
    6e8e:	0264      	lsls	r4, r4, #9
    6e90:	0576      	lsls	r6, r6, #21
    6e92:	4317      	orrs	r7, r2
    6e94:	0b24      	lsrs	r4, r4, #12
    6e96:	0d76      	lsrs	r6, r6, #21
    6e98:	401d      	ands	r5, r3
    6e9a:	2100      	movs	r1, #0
    6e9c:	0324      	lsls	r4, r4, #12
    6e9e:	0b23      	lsrs	r3, r4, #12
    6ea0:	0d0c      	lsrs	r4, r1, #20
    6ea2:	4a7e      	ldr	r2, [pc, #504]	; (709c <__aeabi_dsub+0x34c>)
    6ea4:	0524      	lsls	r4, r4, #20
    6ea6:	431c      	orrs	r4, r3
    6ea8:	4014      	ands	r4, r2
    6eaa:	0533      	lsls	r3, r6, #20
    6eac:	4323      	orrs	r3, r4
    6eae:	005b      	lsls	r3, r3, #1
    6eb0:	07ed      	lsls	r5, r5, #31
    6eb2:	085b      	lsrs	r3, r3, #1
    6eb4:	432b      	orrs	r3, r5
    6eb6:	0038      	movs	r0, r7
    6eb8:	0019      	movs	r1, r3
    6eba:	bc1c      	pop	{r2, r3, r4}
    6ebc:	4690      	mov	r8, r2
    6ebe:	4699      	mov	r9, r3
    6ec0:	46a2      	mov	sl, r4
    6ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ec4:	2501      	movs	r5, #1
    6ec6:	4643      	mov	r3, r8
    6ec8:	0762      	lsls	r2, r4, #29
    6eca:	08ff      	lsrs	r7, r7, #3
    6ecc:	4317      	orrs	r7, r2
    6ece:	08e4      	lsrs	r4, r4, #3
    6ed0:	401d      	ands	r5, r3
    6ed2:	4b70      	ldr	r3, [pc, #448]	; (7094 <__aeabi_dsub+0x344>)
    6ed4:	429e      	cmp	r6, r3
    6ed6:	d036      	beq.n	6f46 <__aeabi_dsub+0x1f6>
    6ed8:	0324      	lsls	r4, r4, #12
    6eda:	0576      	lsls	r6, r6, #21
    6edc:	0b24      	lsrs	r4, r4, #12
    6ede:	0d76      	lsrs	r6, r6, #21
    6ee0:	e7db      	b.n	6e9a <__aeabi_dsub+0x14a>
    6ee2:	4663      	mov	r3, ip
    6ee4:	1af3      	subs	r3, r6, r3
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	dc00      	bgt.n	6eec <__aeabi_dsub+0x19c>
    6eea:	e094      	b.n	7016 <__aeabi_dsub+0x2c6>
    6eec:	4660      	mov	r0, ip
    6eee:	2800      	cmp	r0, #0
    6ef0:	d035      	beq.n	6f5e <__aeabi_dsub+0x20e>
    6ef2:	4868      	ldr	r0, [pc, #416]	; (7094 <__aeabi_dsub+0x344>)
    6ef4:	4286      	cmp	r6, r0
    6ef6:	d0b1      	beq.n	6e5c <__aeabi_dsub+0x10c>
    6ef8:	2780      	movs	r7, #128	; 0x80
    6efa:	043f      	lsls	r7, r7, #16
    6efc:	4339      	orrs	r1, r7
    6efe:	2b38      	cmp	r3, #56	; 0x38
    6f00:	dc00      	bgt.n	6f04 <__aeabi_dsub+0x1b4>
    6f02:	e0fd      	b.n	7100 <__aeabi_dsub+0x3b0>
    6f04:	430a      	orrs	r2, r1
    6f06:	0017      	movs	r7, r2
    6f08:	2100      	movs	r1, #0
    6f0a:	1e7a      	subs	r2, r7, #1
    6f0c:	4197      	sbcs	r7, r2
    6f0e:	4457      	add	r7, sl
    6f10:	4557      	cmp	r7, sl
    6f12:	4180      	sbcs	r0, r0
    6f14:	1909      	adds	r1, r1, r4
    6f16:	4244      	negs	r4, r0
    6f18:	190c      	adds	r4, r1, r4
    6f1a:	0223      	lsls	r3, r4, #8
    6f1c:	d53a      	bpl.n	6f94 <__aeabi_dsub+0x244>
    6f1e:	4b5d      	ldr	r3, [pc, #372]	; (7094 <__aeabi_dsub+0x344>)
    6f20:	3601      	adds	r6, #1
    6f22:	429e      	cmp	r6, r3
    6f24:	d100      	bne.n	6f28 <__aeabi_dsub+0x1d8>
    6f26:	e14b      	b.n	71c0 <__aeabi_dsub+0x470>
    6f28:	2201      	movs	r2, #1
    6f2a:	4b5b      	ldr	r3, [pc, #364]	; (7098 <__aeabi_dsub+0x348>)
    6f2c:	401c      	ands	r4, r3
    6f2e:	087b      	lsrs	r3, r7, #1
    6f30:	4017      	ands	r7, r2
    6f32:	431f      	orrs	r7, r3
    6f34:	07e2      	lsls	r2, r4, #31
    6f36:	4317      	orrs	r7, r2
    6f38:	0864      	lsrs	r4, r4, #1
    6f3a:	e78f      	b.n	6e5c <__aeabi_dsub+0x10c>
    6f3c:	0008      	movs	r0, r1
    6f3e:	4310      	orrs	r0, r2
    6f40:	d000      	beq.n	6f44 <__aeabi_dsub+0x1f4>
    6f42:	e724      	b.n	6d8e <__aeabi_dsub+0x3e>
    6f44:	e721      	b.n	6d8a <__aeabi_dsub+0x3a>
    6f46:	0023      	movs	r3, r4
    6f48:	433b      	orrs	r3, r7
    6f4a:	d100      	bne.n	6f4e <__aeabi_dsub+0x1fe>
    6f4c:	e1b9      	b.n	72c2 <__aeabi_dsub+0x572>
    6f4e:	2280      	movs	r2, #128	; 0x80
    6f50:	0312      	lsls	r2, r2, #12
    6f52:	4314      	orrs	r4, r2
    6f54:	0324      	lsls	r4, r4, #12
    6f56:	0b24      	lsrs	r4, r4, #12
    6f58:	e79f      	b.n	6e9a <__aeabi_dsub+0x14a>
    6f5a:	002e      	movs	r6, r5
    6f5c:	e77e      	b.n	6e5c <__aeabi_dsub+0x10c>
    6f5e:	0008      	movs	r0, r1
    6f60:	4310      	orrs	r0, r2
    6f62:	d100      	bne.n	6f66 <__aeabi_dsub+0x216>
    6f64:	e0ca      	b.n	70fc <__aeabi_dsub+0x3ac>
    6f66:	1e58      	subs	r0, r3, #1
    6f68:	4684      	mov	ip, r0
    6f6a:	2800      	cmp	r0, #0
    6f6c:	d000      	beq.n	6f70 <__aeabi_dsub+0x220>
    6f6e:	e0e7      	b.n	7140 <__aeabi_dsub+0x3f0>
    6f70:	4452      	add	r2, sl
    6f72:	4552      	cmp	r2, sl
    6f74:	4180      	sbcs	r0, r0
    6f76:	1864      	adds	r4, r4, r1
    6f78:	4240      	negs	r0, r0
    6f7a:	1824      	adds	r4, r4, r0
    6f7c:	0017      	movs	r7, r2
    6f7e:	2601      	movs	r6, #1
    6f80:	0223      	lsls	r3, r4, #8
    6f82:	d507      	bpl.n	6f94 <__aeabi_dsub+0x244>
    6f84:	2602      	movs	r6, #2
    6f86:	e7cf      	b.n	6f28 <__aeabi_dsub+0x1d8>
    6f88:	4664      	mov	r4, ip
    6f8a:	432c      	orrs	r4, r5
    6f8c:	d100      	bne.n	6f90 <__aeabi_dsub+0x240>
    6f8e:	e1b3      	b.n	72f8 <__aeabi_dsub+0x5a8>
    6f90:	002c      	movs	r4, r5
    6f92:	4667      	mov	r7, ip
    6f94:	077b      	lsls	r3, r7, #29
    6f96:	d000      	beq.n	6f9a <__aeabi_dsub+0x24a>
    6f98:	e762      	b.n	6e60 <__aeabi_dsub+0x110>
    6f9a:	0763      	lsls	r3, r4, #29
    6f9c:	08ff      	lsrs	r7, r7, #3
    6f9e:	431f      	orrs	r7, r3
    6fa0:	2501      	movs	r5, #1
    6fa2:	4643      	mov	r3, r8
    6fa4:	08e4      	lsrs	r4, r4, #3
    6fa6:	401d      	ands	r5, r3
    6fa8:	e793      	b.n	6ed2 <__aeabi_dsub+0x182>
    6faa:	2d00      	cmp	r5, #0
    6fac:	d178      	bne.n	70a0 <__aeabi_dsub+0x350>
    6fae:	1c75      	adds	r5, r6, #1
    6fb0:	056d      	lsls	r5, r5, #21
    6fb2:	0d6d      	lsrs	r5, r5, #21
    6fb4:	2d01      	cmp	r5, #1
    6fb6:	dc00      	bgt.n	6fba <__aeabi_dsub+0x26a>
    6fb8:	e0f2      	b.n	71a0 <__aeabi_dsub+0x450>
    6fba:	4650      	mov	r0, sl
    6fbc:	1a80      	subs	r0, r0, r2
    6fbe:	4582      	cmp	sl, r0
    6fc0:	41bf      	sbcs	r7, r7
    6fc2:	1a65      	subs	r5, r4, r1
    6fc4:	427f      	negs	r7, r7
    6fc6:	1bed      	subs	r5, r5, r7
    6fc8:	4684      	mov	ip, r0
    6fca:	0228      	lsls	r0, r5, #8
    6fcc:	d400      	bmi.n	6fd0 <__aeabi_dsub+0x280>
    6fce:	e08c      	b.n	70ea <__aeabi_dsub+0x39a>
    6fd0:	4650      	mov	r0, sl
    6fd2:	1a17      	subs	r7, r2, r0
    6fd4:	42ba      	cmp	r2, r7
    6fd6:	4192      	sbcs	r2, r2
    6fd8:	1b0c      	subs	r4, r1, r4
    6fda:	4255      	negs	r5, r2
    6fdc:	1b65      	subs	r5, r4, r5
    6fde:	4698      	mov	r8, r3
    6fe0:	e714      	b.n	6e0c <__aeabi_dsub+0xbc>
    6fe2:	2501      	movs	r5, #1
    6fe4:	4643      	mov	r3, r8
    6fe6:	2400      	movs	r4, #0
    6fe8:	401d      	ands	r5, r3
    6fea:	2700      	movs	r7, #0
    6fec:	e755      	b.n	6e9a <__aeabi_dsub+0x14a>
    6fee:	4c2a      	ldr	r4, [pc, #168]	; (7098 <__aeabi_dsub+0x348>)
    6ff0:	1af6      	subs	r6, r6, r3
    6ff2:	402c      	ands	r4, r5
    6ff4:	e732      	b.n	6e5c <__aeabi_dsub+0x10c>
    6ff6:	003d      	movs	r5, r7
    6ff8:	3828      	subs	r0, #40	; 0x28
    6ffa:	4085      	lsls	r5, r0
    6ffc:	2700      	movs	r7, #0
    6ffe:	e717      	b.n	6e30 <__aeabi_dsub+0xe0>
    7000:	0038      	movs	r0, r7
    7002:	f000 fb45 	bl	7690 <__clzsi2>
    7006:	3020      	adds	r0, #32
    7008:	e706      	b.n	6e18 <__aeabi_dsub+0xc8>
    700a:	430a      	orrs	r2, r1
    700c:	0017      	movs	r7, r2
    700e:	2100      	movs	r1, #0
    7010:	1e7a      	subs	r2, r7, #1
    7012:	4197      	sbcs	r7, r2
    7014:	e6ee      	b.n	6df4 <__aeabi_dsub+0xa4>
    7016:	2b00      	cmp	r3, #0
    7018:	d000      	beq.n	701c <__aeabi_dsub+0x2cc>
    701a:	e0e5      	b.n	71e8 <__aeabi_dsub+0x498>
    701c:	1c73      	adds	r3, r6, #1
    701e:	469c      	mov	ip, r3
    7020:	055b      	lsls	r3, r3, #21
    7022:	0d5b      	lsrs	r3, r3, #21
    7024:	2b01      	cmp	r3, #1
    7026:	dc00      	bgt.n	702a <__aeabi_dsub+0x2da>
    7028:	e09f      	b.n	716a <__aeabi_dsub+0x41a>
    702a:	4b1a      	ldr	r3, [pc, #104]	; (7094 <__aeabi_dsub+0x344>)
    702c:	459c      	cmp	ip, r3
    702e:	d100      	bne.n	7032 <__aeabi_dsub+0x2e2>
    7030:	e0c5      	b.n	71be <__aeabi_dsub+0x46e>
    7032:	4452      	add	r2, sl
    7034:	4552      	cmp	r2, sl
    7036:	4180      	sbcs	r0, r0
    7038:	1864      	adds	r4, r4, r1
    703a:	4240      	negs	r0, r0
    703c:	1824      	adds	r4, r4, r0
    703e:	07e7      	lsls	r7, r4, #31
    7040:	0852      	lsrs	r2, r2, #1
    7042:	4317      	orrs	r7, r2
    7044:	0864      	lsrs	r4, r4, #1
    7046:	4666      	mov	r6, ip
    7048:	e708      	b.n	6e5c <__aeabi_dsub+0x10c>
    704a:	4812      	ldr	r0, [pc, #72]	; (7094 <__aeabi_dsub+0x344>)
    704c:	4285      	cmp	r5, r0
    704e:	d100      	bne.n	7052 <__aeabi_dsub+0x302>
    7050:	e085      	b.n	715e <__aeabi_dsub+0x40e>
    7052:	001d      	movs	r5, r3
    7054:	e6bc      	b.n	6dd0 <__aeabi_dsub+0x80>
    7056:	0029      	movs	r1, r5
    7058:	3e1f      	subs	r6, #31
    705a:	40f1      	lsrs	r1, r6
    705c:	2b20      	cmp	r3, #32
    705e:	d100      	bne.n	7062 <__aeabi_dsub+0x312>
    7060:	e07f      	b.n	7162 <__aeabi_dsub+0x412>
    7062:	2240      	movs	r2, #64	; 0x40
    7064:	1ad3      	subs	r3, r2, r3
    7066:	409d      	lsls	r5, r3
    7068:	432f      	orrs	r7, r5
    706a:	1e7d      	subs	r5, r7, #1
    706c:	41af      	sbcs	r7, r5
    706e:	2400      	movs	r4, #0
    7070:	430f      	orrs	r7, r1
    7072:	2600      	movs	r6, #0
    7074:	e78e      	b.n	6f94 <__aeabi_dsub+0x244>
    7076:	002b      	movs	r3, r5
    7078:	000f      	movs	r7, r1
    707a:	3b20      	subs	r3, #32
    707c:	40df      	lsrs	r7, r3
    707e:	2d20      	cmp	r5, #32
    7080:	d071      	beq.n	7166 <__aeabi_dsub+0x416>
    7082:	2340      	movs	r3, #64	; 0x40
    7084:	1b5d      	subs	r5, r3, r5
    7086:	40a9      	lsls	r1, r5
    7088:	430a      	orrs	r2, r1
    708a:	1e51      	subs	r1, r2, #1
    708c:	418a      	sbcs	r2, r1
    708e:	2100      	movs	r1, #0
    7090:	4317      	orrs	r7, r2
    7092:	e6af      	b.n	6df4 <__aeabi_dsub+0xa4>
    7094:	000007ff 	.word	0x000007ff
    7098:	ff7fffff 	.word	0xff7fffff
    709c:	800fffff 	.word	0x800fffff
    70a0:	2e00      	cmp	r6, #0
    70a2:	d03e      	beq.n	7122 <__aeabi_dsub+0x3d2>
    70a4:	4eb3      	ldr	r6, [pc, #716]	; (7374 <__aeabi_dsub+0x624>)
    70a6:	45b4      	cmp	ip, r6
    70a8:	d045      	beq.n	7136 <__aeabi_dsub+0x3e6>
    70aa:	2680      	movs	r6, #128	; 0x80
    70ac:	0436      	lsls	r6, r6, #16
    70ae:	426d      	negs	r5, r5
    70b0:	4334      	orrs	r4, r6
    70b2:	2d38      	cmp	r5, #56	; 0x38
    70b4:	dd00      	ble.n	70b8 <__aeabi_dsub+0x368>
    70b6:	e0a8      	b.n	720a <__aeabi_dsub+0x4ba>
    70b8:	2d1f      	cmp	r5, #31
    70ba:	dd00      	ble.n	70be <__aeabi_dsub+0x36e>
    70bc:	e11f      	b.n	72fe <__aeabi_dsub+0x5ae>
    70be:	2620      	movs	r6, #32
    70c0:	0027      	movs	r7, r4
    70c2:	4650      	mov	r0, sl
    70c4:	1b76      	subs	r6, r6, r5
    70c6:	40b7      	lsls	r7, r6
    70c8:	40e8      	lsrs	r0, r5
    70ca:	4307      	orrs	r7, r0
    70cc:	4650      	mov	r0, sl
    70ce:	40b0      	lsls	r0, r6
    70d0:	1e46      	subs	r6, r0, #1
    70d2:	41b0      	sbcs	r0, r6
    70d4:	40ec      	lsrs	r4, r5
    70d6:	4338      	orrs	r0, r7
    70d8:	1a17      	subs	r7, r2, r0
    70da:	42ba      	cmp	r2, r7
    70dc:	4192      	sbcs	r2, r2
    70de:	1b0c      	subs	r4, r1, r4
    70e0:	4252      	negs	r2, r2
    70e2:	1aa4      	subs	r4, r4, r2
    70e4:	4666      	mov	r6, ip
    70e6:	4698      	mov	r8, r3
    70e8:	e68b      	b.n	6e02 <__aeabi_dsub+0xb2>
    70ea:	4664      	mov	r4, ip
    70ec:	4667      	mov	r7, ip
    70ee:	432c      	orrs	r4, r5
    70f0:	d000      	beq.n	70f4 <__aeabi_dsub+0x3a4>
    70f2:	e68b      	b.n	6e0c <__aeabi_dsub+0xbc>
    70f4:	2500      	movs	r5, #0
    70f6:	2600      	movs	r6, #0
    70f8:	2700      	movs	r7, #0
    70fa:	e6ea      	b.n	6ed2 <__aeabi_dsub+0x182>
    70fc:	001e      	movs	r6, r3
    70fe:	e6ad      	b.n	6e5c <__aeabi_dsub+0x10c>
    7100:	2b1f      	cmp	r3, #31
    7102:	dc60      	bgt.n	71c6 <__aeabi_dsub+0x476>
    7104:	2720      	movs	r7, #32
    7106:	1af8      	subs	r0, r7, r3
    7108:	000f      	movs	r7, r1
    710a:	4684      	mov	ip, r0
    710c:	4087      	lsls	r7, r0
    710e:	0010      	movs	r0, r2
    7110:	40d8      	lsrs	r0, r3
    7112:	4307      	orrs	r7, r0
    7114:	4660      	mov	r0, ip
    7116:	4082      	lsls	r2, r0
    7118:	1e50      	subs	r0, r2, #1
    711a:	4182      	sbcs	r2, r0
    711c:	40d9      	lsrs	r1, r3
    711e:	4317      	orrs	r7, r2
    7120:	e6f5      	b.n	6f0e <__aeabi_dsub+0x1be>
    7122:	0026      	movs	r6, r4
    7124:	4650      	mov	r0, sl
    7126:	4306      	orrs	r6, r0
    7128:	d005      	beq.n	7136 <__aeabi_dsub+0x3e6>
    712a:	43ed      	mvns	r5, r5
    712c:	2d00      	cmp	r5, #0
    712e:	d0d3      	beq.n	70d8 <__aeabi_dsub+0x388>
    7130:	4e90      	ldr	r6, [pc, #576]	; (7374 <__aeabi_dsub+0x624>)
    7132:	45b4      	cmp	ip, r6
    7134:	d1bd      	bne.n	70b2 <__aeabi_dsub+0x362>
    7136:	000c      	movs	r4, r1
    7138:	0017      	movs	r7, r2
    713a:	4666      	mov	r6, ip
    713c:	4698      	mov	r8, r3
    713e:	e68d      	b.n	6e5c <__aeabi_dsub+0x10c>
    7140:	488c      	ldr	r0, [pc, #560]	; (7374 <__aeabi_dsub+0x624>)
    7142:	4283      	cmp	r3, r0
    7144:	d00b      	beq.n	715e <__aeabi_dsub+0x40e>
    7146:	4663      	mov	r3, ip
    7148:	e6d9      	b.n	6efe <__aeabi_dsub+0x1ae>
    714a:	2d00      	cmp	r5, #0
    714c:	d000      	beq.n	7150 <__aeabi_dsub+0x400>
    714e:	e096      	b.n	727e <__aeabi_dsub+0x52e>
    7150:	0008      	movs	r0, r1
    7152:	4310      	orrs	r0, r2
    7154:	d100      	bne.n	7158 <__aeabi_dsub+0x408>
    7156:	e0e2      	b.n	731e <__aeabi_dsub+0x5ce>
    7158:	000c      	movs	r4, r1
    715a:	0017      	movs	r7, r2
    715c:	4698      	mov	r8, r3
    715e:	4e85      	ldr	r6, [pc, #532]	; (7374 <__aeabi_dsub+0x624>)
    7160:	e67c      	b.n	6e5c <__aeabi_dsub+0x10c>
    7162:	2500      	movs	r5, #0
    7164:	e780      	b.n	7068 <__aeabi_dsub+0x318>
    7166:	2100      	movs	r1, #0
    7168:	e78e      	b.n	7088 <__aeabi_dsub+0x338>
    716a:	0023      	movs	r3, r4
    716c:	4650      	mov	r0, sl
    716e:	4303      	orrs	r3, r0
    7170:	2e00      	cmp	r6, #0
    7172:	d000      	beq.n	7176 <__aeabi_dsub+0x426>
    7174:	e0a8      	b.n	72c8 <__aeabi_dsub+0x578>
    7176:	2b00      	cmp	r3, #0
    7178:	d100      	bne.n	717c <__aeabi_dsub+0x42c>
    717a:	e0de      	b.n	733a <__aeabi_dsub+0x5ea>
    717c:	000b      	movs	r3, r1
    717e:	4313      	orrs	r3, r2
    7180:	d100      	bne.n	7184 <__aeabi_dsub+0x434>
    7182:	e66b      	b.n	6e5c <__aeabi_dsub+0x10c>
    7184:	4452      	add	r2, sl
    7186:	4552      	cmp	r2, sl
    7188:	4180      	sbcs	r0, r0
    718a:	1864      	adds	r4, r4, r1
    718c:	4240      	negs	r0, r0
    718e:	1824      	adds	r4, r4, r0
    7190:	0017      	movs	r7, r2
    7192:	0223      	lsls	r3, r4, #8
    7194:	d400      	bmi.n	7198 <__aeabi_dsub+0x448>
    7196:	e6fd      	b.n	6f94 <__aeabi_dsub+0x244>
    7198:	4b77      	ldr	r3, [pc, #476]	; (7378 <__aeabi_dsub+0x628>)
    719a:	4666      	mov	r6, ip
    719c:	401c      	ands	r4, r3
    719e:	e65d      	b.n	6e5c <__aeabi_dsub+0x10c>
    71a0:	0025      	movs	r5, r4
    71a2:	4650      	mov	r0, sl
    71a4:	4305      	orrs	r5, r0
    71a6:	2e00      	cmp	r6, #0
    71a8:	d1cf      	bne.n	714a <__aeabi_dsub+0x3fa>
    71aa:	2d00      	cmp	r5, #0
    71ac:	d14f      	bne.n	724e <__aeabi_dsub+0x4fe>
    71ae:	000c      	movs	r4, r1
    71b0:	4314      	orrs	r4, r2
    71b2:	d100      	bne.n	71b6 <__aeabi_dsub+0x466>
    71b4:	e0a0      	b.n	72f8 <__aeabi_dsub+0x5a8>
    71b6:	000c      	movs	r4, r1
    71b8:	0017      	movs	r7, r2
    71ba:	4698      	mov	r8, r3
    71bc:	e64e      	b.n	6e5c <__aeabi_dsub+0x10c>
    71be:	4666      	mov	r6, ip
    71c0:	2400      	movs	r4, #0
    71c2:	2700      	movs	r7, #0
    71c4:	e685      	b.n	6ed2 <__aeabi_dsub+0x182>
    71c6:	001f      	movs	r7, r3
    71c8:	0008      	movs	r0, r1
    71ca:	3f20      	subs	r7, #32
    71cc:	40f8      	lsrs	r0, r7
    71ce:	0007      	movs	r7, r0
    71d0:	2b20      	cmp	r3, #32
    71d2:	d100      	bne.n	71d6 <__aeabi_dsub+0x486>
    71d4:	e08e      	b.n	72f4 <__aeabi_dsub+0x5a4>
    71d6:	2040      	movs	r0, #64	; 0x40
    71d8:	1ac3      	subs	r3, r0, r3
    71da:	4099      	lsls	r1, r3
    71dc:	430a      	orrs	r2, r1
    71de:	1e51      	subs	r1, r2, #1
    71e0:	418a      	sbcs	r2, r1
    71e2:	2100      	movs	r1, #0
    71e4:	4317      	orrs	r7, r2
    71e6:	e692      	b.n	6f0e <__aeabi_dsub+0x1be>
    71e8:	2e00      	cmp	r6, #0
    71ea:	d114      	bne.n	7216 <__aeabi_dsub+0x4c6>
    71ec:	0026      	movs	r6, r4
    71ee:	4650      	mov	r0, sl
    71f0:	4306      	orrs	r6, r0
    71f2:	d062      	beq.n	72ba <__aeabi_dsub+0x56a>
    71f4:	43db      	mvns	r3, r3
    71f6:	2b00      	cmp	r3, #0
    71f8:	d15c      	bne.n	72b4 <__aeabi_dsub+0x564>
    71fa:	1887      	adds	r7, r0, r2
    71fc:	4297      	cmp	r7, r2
    71fe:	4192      	sbcs	r2, r2
    7200:	1864      	adds	r4, r4, r1
    7202:	4252      	negs	r2, r2
    7204:	18a4      	adds	r4, r4, r2
    7206:	4666      	mov	r6, ip
    7208:	e687      	b.n	6f1a <__aeabi_dsub+0x1ca>
    720a:	4650      	mov	r0, sl
    720c:	4320      	orrs	r0, r4
    720e:	1e44      	subs	r4, r0, #1
    7210:	41a0      	sbcs	r0, r4
    7212:	2400      	movs	r4, #0
    7214:	e760      	b.n	70d8 <__aeabi_dsub+0x388>
    7216:	4e57      	ldr	r6, [pc, #348]	; (7374 <__aeabi_dsub+0x624>)
    7218:	45b4      	cmp	ip, r6
    721a:	d04e      	beq.n	72ba <__aeabi_dsub+0x56a>
    721c:	2680      	movs	r6, #128	; 0x80
    721e:	0436      	lsls	r6, r6, #16
    7220:	425b      	negs	r3, r3
    7222:	4334      	orrs	r4, r6
    7224:	2b38      	cmp	r3, #56	; 0x38
    7226:	dd00      	ble.n	722a <__aeabi_dsub+0x4da>
    7228:	e07f      	b.n	732a <__aeabi_dsub+0x5da>
    722a:	2b1f      	cmp	r3, #31
    722c:	dd00      	ble.n	7230 <__aeabi_dsub+0x4e0>
    722e:	e08b      	b.n	7348 <__aeabi_dsub+0x5f8>
    7230:	2620      	movs	r6, #32
    7232:	0027      	movs	r7, r4
    7234:	4650      	mov	r0, sl
    7236:	1af6      	subs	r6, r6, r3
    7238:	40b7      	lsls	r7, r6
    723a:	40d8      	lsrs	r0, r3
    723c:	4307      	orrs	r7, r0
    723e:	4650      	mov	r0, sl
    7240:	40b0      	lsls	r0, r6
    7242:	1e46      	subs	r6, r0, #1
    7244:	41b0      	sbcs	r0, r6
    7246:	4307      	orrs	r7, r0
    7248:	40dc      	lsrs	r4, r3
    724a:	18bf      	adds	r7, r7, r2
    724c:	e7d6      	b.n	71fc <__aeabi_dsub+0x4ac>
    724e:	000d      	movs	r5, r1
    7250:	4315      	orrs	r5, r2
    7252:	d100      	bne.n	7256 <__aeabi_dsub+0x506>
    7254:	e602      	b.n	6e5c <__aeabi_dsub+0x10c>
    7256:	4650      	mov	r0, sl
    7258:	1a80      	subs	r0, r0, r2
    725a:	4582      	cmp	sl, r0
    725c:	41bf      	sbcs	r7, r7
    725e:	1a65      	subs	r5, r4, r1
    7260:	427f      	negs	r7, r7
    7262:	1bed      	subs	r5, r5, r7
    7264:	4684      	mov	ip, r0
    7266:	0228      	lsls	r0, r5, #8
    7268:	d400      	bmi.n	726c <__aeabi_dsub+0x51c>
    726a:	e68d      	b.n	6f88 <__aeabi_dsub+0x238>
    726c:	4650      	mov	r0, sl
    726e:	1a17      	subs	r7, r2, r0
    7270:	42ba      	cmp	r2, r7
    7272:	4192      	sbcs	r2, r2
    7274:	1b0c      	subs	r4, r1, r4
    7276:	4252      	negs	r2, r2
    7278:	1aa4      	subs	r4, r4, r2
    727a:	4698      	mov	r8, r3
    727c:	e5ee      	b.n	6e5c <__aeabi_dsub+0x10c>
    727e:	000d      	movs	r5, r1
    7280:	4315      	orrs	r5, r2
    7282:	d100      	bne.n	7286 <__aeabi_dsub+0x536>
    7284:	e76b      	b.n	715e <__aeabi_dsub+0x40e>
    7286:	4650      	mov	r0, sl
    7288:	0767      	lsls	r7, r4, #29
    728a:	08c0      	lsrs	r0, r0, #3
    728c:	4307      	orrs	r7, r0
    728e:	2080      	movs	r0, #128	; 0x80
    7290:	08e4      	lsrs	r4, r4, #3
    7292:	0300      	lsls	r0, r0, #12
    7294:	4204      	tst	r4, r0
    7296:	d007      	beq.n	72a8 <__aeabi_dsub+0x558>
    7298:	08cd      	lsrs	r5, r1, #3
    729a:	4205      	tst	r5, r0
    729c:	d104      	bne.n	72a8 <__aeabi_dsub+0x558>
    729e:	002c      	movs	r4, r5
    72a0:	4698      	mov	r8, r3
    72a2:	08d7      	lsrs	r7, r2, #3
    72a4:	0749      	lsls	r1, r1, #29
    72a6:	430f      	orrs	r7, r1
    72a8:	0f7b      	lsrs	r3, r7, #29
    72aa:	00e4      	lsls	r4, r4, #3
    72ac:	431c      	orrs	r4, r3
    72ae:	00ff      	lsls	r7, r7, #3
    72b0:	4e30      	ldr	r6, [pc, #192]	; (7374 <__aeabi_dsub+0x624>)
    72b2:	e5d3      	b.n	6e5c <__aeabi_dsub+0x10c>
    72b4:	4e2f      	ldr	r6, [pc, #188]	; (7374 <__aeabi_dsub+0x624>)
    72b6:	45b4      	cmp	ip, r6
    72b8:	d1b4      	bne.n	7224 <__aeabi_dsub+0x4d4>
    72ba:	000c      	movs	r4, r1
    72bc:	0017      	movs	r7, r2
    72be:	4666      	mov	r6, ip
    72c0:	e5cc      	b.n	6e5c <__aeabi_dsub+0x10c>
    72c2:	2700      	movs	r7, #0
    72c4:	2400      	movs	r4, #0
    72c6:	e5e8      	b.n	6e9a <__aeabi_dsub+0x14a>
    72c8:	2b00      	cmp	r3, #0
    72ca:	d039      	beq.n	7340 <__aeabi_dsub+0x5f0>
    72cc:	000b      	movs	r3, r1
    72ce:	4313      	orrs	r3, r2
    72d0:	d100      	bne.n	72d4 <__aeabi_dsub+0x584>
    72d2:	e744      	b.n	715e <__aeabi_dsub+0x40e>
    72d4:	08c0      	lsrs	r0, r0, #3
    72d6:	0767      	lsls	r7, r4, #29
    72d8:	4307      	orrs	r7, r0
    72da:	2080      	movs	r0, #128	; 0x80
    72dc:	08e4      	lsrs	r4, r4, #3
    72de:	0300      	lsls	r0, r0, #12
    72e0:	4204      	tst	r4, r0
    72e2:	d0e1      	beq.n	72a8 <__aeabi_dsub+0x558>
    72e4:	08cb      	lsrs	r3, r1, #3
    72e6:	4203      	tst	r3, r0
    72e8:	d1de      	bne.n	72a8 <__aeabi_dsub+0x558>
    72ea:	08d7      	lsrs	r7, r2, #3
    72ec:	0749      	lsls	r1, r1, #29
    72ee:	430f      	orrs	r7, r1
    72f0:	001c      	movs	r4, r3
    72f2:	e7d9      	b.n	72a8 <__aeabi_dsub+0x558>
    72f4:	2100      	movs	r1, #0
    72f6:	e771      	b.n	71dc <__aeabi_dsub+0x48c>
    72f8:	2500      	movs	r5, #0
    72fa:	2700      	movs	r7, #0
    72fc:	e5e9      	b.n	6ed2 <__aeabi_dsub+0x182>
    72fe:	002e      	movs	r6, r5
    7300:	0027      	movs	r7, r4
    7302:	3e20      	subs	r6, #32
    7304:	40f7      	lsrs	r7, r6
    7306:	2d20      	cmp	r5, #32
    7308:	d02f      	beq.n	736a <__aeabi_dsub+0x61a>
    730a:	2640      	movs	r6, #64	; 0x40
    730c:	1b75      	subs	r5, r6, r5
    730e:	40ac      	lsls	r4, r5
    7310:	4650      	mov	r0, sl
    7312:	4320      	orrs	r0, r4
    7314:	1e44      	subs	r4, r0, #1
    7316:	41a0      	sbcs	r0, r4
    7318:	2400      	movs	r4, #0
    731a:	4338      	orrs	r0, r7
    731c:	e6dc      	b.n	70d8 <__aeabi_dsub+0x388>
    731e:	2480      	movs	r4, #128	; 0x80
    7320:	2500      	movs	r5, #0
    7322:	0324      	lsls	r4, r4, #12
    7324:	4e13      	ldr	r6, [pc, #76]	; (7374 <__aeabi_dsub+0x624>)
    7326:	2700      	movs	r7, #0
    7328:	e5d3      	b.n	6ed2 <__aeabi_dsub+0x182>
    732a:	4650      	mov	r0, sl
    732c:	4320      	orrs	r0, r4
    732e:	0007      	movs	r7, r0
    7330:	1e78      	subs	r0, r7, #1
    7332:	4187      	sbcs	r7, r0
    7334:	2400      	movs	r4, #0
    7336:	18bf      	adds	r7, r7, r2
    7338:	e760      	b.n	71fc <__aeabi_dsub+0x4ac>
    733a:	000c      	movs	r4, r1
    733c:	0017      	movs	r7, r2
    733e:	e58d      	b.n	6e5c <__aeabi_dsub+0x10c>
    7340:	000c      	movs	r4, r1
    7342:	0017      	movs	r7, r2
    7344:	4e0b      	ldr	r6, [pc, #44]	; (7374 <__aeabi_dsub+0x624>)
    7346:	e589      	b.n	6e5c <__aeabi_dsub+0x10c>
    7348:	001e      	movs	r6, r3
    734a:	0027      	movs	r7, r4
    734c:	3e20      	subs	r6, #32
    734e:	40f7      	lsrs	r7, r6
    7350:	2b20      	cmp	r3, #32
    7352:	d00c      	beq.n	736e <__aeabi_dsub+0x61e>
    7354:	2640      	movs	r6, #64	; 0x40
    7356:	1af3      	subs	r3, r6, r3
    7358:	409c      	lsls	r4, r3
    735a:	4650      	mov	r0, sl
    735c:	4320      	orrs	r0, r4
    735e:	1e44      	subs	r4, r0, #1
    7360:	41a0      	sbcs	r0, r4
    7362:	4307      	orrs	r7, r0
    7364:	2400      	movs	r4, #0
    7366:	18bf      	adds	r7, r7, r2
    7368:	e748      	b.n	71fc <__aeabi_dsub+0x4ac>
    736a:	2400      	movs	r4, #0
    736c:	e7d0      	b.n	7310 <__aeabi_dsub+0x5c0>
    736e:	2400      	movs	r4, #0
    7370:	e7f3      	b.n	735a <__aeabi_dsub+0x60a>
    7372:	46c0      	nop			; (mov r8, r8)
    7374:	000007ff 	.word	0x000007ff
    7378:	ff7fffff 	.word	0xff7fffff

0000737c <__aeabi_d2iz>:
    737c:	b530      	push	{r4, r5, lr}
    737e:	4d13      	ldr	r5, [pc, #76]	; (73cc <__aeabi_d2iz+0x50>)
    7380:	030a      	lsls	r2, r1, #12
    7382:	004b      	lsls	r3, r1, #1
    7384:	0b12      	lsrs	r2, r2, #12
    7386:	0d5b      	lsrs	r3, r3, #21
    7388:	0fc9      	lsrs	r1, r1, #31
    738a:	2400      	movs	r4, #0
    738c:	42ab      	cmp	r3, r5
    738e:	dd10      	ble.n	73b2 <__aeabi_d2iz+0x36>
    7390:	4c0f      	ldr	r4, [pc, #60]	; (73d0 <__aeabi_d2iz+0x54>)
    7392:	42a3      	cmp	r3, r4
    7394:	dc0f      	bgt.n	73b6 <__aeabi_d2iz+0x3a>
    7396:	2480      	movs	r4, #128	; 0x80
    7398:	4d0e      	ldr	r5, [pc, #56]	; (73d4 <__aeabi_d2iz+0x58>)
    739a:	0364      	lsls	r4, r4, #13
    739c:	4322      	orrs	r2, r4
    739e:	1aed      	subs	r5, r5, r3
    73a0:	2d1f      	cmp	r5, #31
    73a2:	dd0b      	ble.n	73bc <__aeabi_d2iz+0x40>
    73a4:	480c      	ldr	r0, [pc, #48]	; (73d8 <__aeabi_d2iz+0x5c>)
    73a6:	1ac3      	subs	r3, r0, r3
    73a8:	40da      	lsrs	r2, r3
    73aa:	4254      	negs	r4, r2
    73ac:	2900      	cmp	r1, #0
    73ae:	d100      	bne.n	73b2 <__aeabi_d2iz+0x36>
    73b0:	0014      	movs	r4, r2
    73b2:	0020      	movs	r0, r4
    73b4:	bd30      	pop	{r4, r5, pc}
    73b6:	4b09      	ldr	r3, [pc, #36]	; (73dc <__aeabi_d2iz+0x60>)
    73b8:	18cc      	adds	r4, r1, r3
    73ba:	e7fa      	b.n	73b2 <__aeabi_d2iz+0x36>
    73bc:	4c08      	ldr	r4, [pc, #32]	; (73e0 <__aeabi_d2iz+0x64>)
    73be:	40e8      	lsrs	r0, r5
    73c0:	46a4      	mov	ip, r4
    73c2:	4463      	add	r3, ip
    73c4:	409a      	lsls	r2, r3
    73c6:	4302      	orrs	r2, r0
    73c8:	e7ef      	b.n	73aa <__aeabi_d2iz+0x2e>
    73ca:	46c0      	nop			; (mov r8, r8)
    73cc:	000003fe 	.word	0x000003fe
    73d0:	0000041d 	.word	0x0000041d
    73d4:	00000433 	.word	0x00000433
    73d8:	00000413 	.word	0x00000413
    73dc:	7fffffff 	.word	0x7fffffff
    73e0:	fffffbed 	.word	0xfffffbed

000073e4 <__aeabi_i2d>:
    73e4:	b570      	push	{r4, r5, r6, lr}
    73e6:	2800      	cmp	r0, #0
    73e8:	d030      	beq.n	744c <__aeabi_i2d+0x68>
    73ea:	17c3      	asrs	r3, r0, #31
    73ec:	18c4      	adds	r4, r0, r3
    73ee:	405c      	eors	r4, r3
    73f0:	0fc5      	lsrs	r5, r0, #31
    73f2:	0020      	movs	r0, r4
    73f4:	f000 f94c 	bl	7690 <__clzsi2>
    73f8:	4b17      	ldr	r3, [pc, #92]	; (7458 <__aeabi_i2d+0x74>)
    73fa:	4a18      	ldr	r2, [pc, #96]	; (745c <__aeabi_i2d+0x78>)
    73fc:	1a1b      	subs	r3, r3, r0
    73fe:	1ad2      	subs	r2, r2, r3
    7400:	2a1f      	cmp	r2, #31
    7402:	dd18      	ble.n	7436 <__aeabi_i2d+0x52>
    7404:	4a16      	ldr	r2, [pc, #88]	; (7460 <__aeabi_i2d+0x7c>)
    7406:	1ad2      	subs	r2, r2, r3
    7408:	4094      	lsls	r4, r2
    740a:	2200      	movs	r2, #0
    740c:	0324      	lsls	r4, r4, #12
    740e:	055b      	lsls	r3, r3, #21
    7410:	0b24      	lsrs	r4, r4, #12
    7412:	0d5b      	lsrs	r3, r3, #21
    7414:	2100      	movs	r1, #0
    7416:	0010      	movs	r0, r2
    7418:	0324      	lsls	r4, r4, #12
    741a:	0d0a      	lsrs	r2, r1, #20
    741c:	0b24      	lsrs	r4, r4, #12
    741e:	0512      	lsls	r2, r2, #20
    7420:	4322      	orrs	r2, r4
    7422:	4c10      	ldr	r4, [pc, #64]	; (7464 <__aeabi_i2d+0x80>)
    7424:	051b      	lsls	r3, r3, #20
    7426:	4022      	ands	r2, r4
    7428:	4313      	orrs	r3, r2
    742a:	005b      	lsls	r3, r3, #1
    742c:	07ed      	lsls	r5, r5, #31
    742e:	085b      	lsrs	r3, r3, #1
    7430:	432b      	orrs	r3, r5
    7432:	0019      	movs	r1, r3
    7434:	bd70      	pop	{r4, r5, r6, pc}
    7436:	0021      	movs	r1, r4
    7438:	4091      	lsls	r1, r2
    743a:	000a      	movs	r2, r1
    743c:	210b      	movs	r1, #11
    743e:	1a08      	subs	r0, r1, r0
    7440:	40c4      	lsrs	r4, r0
    7442:	055b      	lsls	r3, r3, #21
    7444:	0324      	lsls	r4, r4, #12
    7446:	0b24      	lsrs	r4, r4, #12
    7448:	0d5b      	lsrs	r3, r3, #21
    744a:	e7e3      	b.n	7414 <__aeabi_i2d+0x30>
    744c:	2500      	movs	r5, #0
    744e:	2300      	movs	r3, #0
    7450:	2400      	movs	r4, #0
    7452:	2200      	movs	r2, #0
    7454:	e7de      	b.n	7414 <__aeabi_i2d+0x30>
    7456:	46c0      	nop			; (mov r8, r8)
    7458:	0000041e 	.word	0x0000041e
    745c:	00000433 	.word	0x00000433
    7460:	00000413 	.word	0x00000413
    7464:	800fffff 	.word	0x800fffff

00007468 <__aeabi_ui2d>:
    7468:	b510      	push	{r4, lr}
    746a:	1e04      	subs	r4, r0, #0
    746c:	d028      	beq.n	74c0 <__aeabi_ui2d+0x58>
    746e:	f000 f90f 	bl	7690 <__clzsi2>
    7472:	4b15      	ldr	r3, [pc, #84]	; (74c8 <__aeabi_ui2d+0x60>)
    7474:	4a15      	ldr	r2, [pc, #84]	; (74cc <__aeabi_ui2d+0x64>)
    7476:	1a1b      	subs	r3, r3, r0
    7478:	1ad2      	subs	r2, r2, r3
    747a:	2a1f      	cmp	r2, #31
    747c:	dd15      	ble.n	74aa <__aeabi_ui2d+0x42>
    747e:	4a14      	ldr	r2, [pc, #80]	; (74d0 <__aeabi_ui2d+0x68>)
    7480:	1ad2      	subs	r2, r2, r3
    7482:	4094      	lsls	r4, r2
    7484:	2200      	movs	r2, #0
    7486:	0324      	lsls	r4, r4, #12
    7488:	055b      	lsls	r3, r3, #21
    748a:	0b24      	lsrs	r4, r4, #12
    748c:	0d5b      	lsrs	r3, r3, #21
    748e:	2100      	movs	r1, #0
    7490:	0010      	movs	r0, r2
    7492:	0324      	lsls	r4, r4, #12
    7494:	0d0a      	lsrs	r2, r1, #20
    7496:	0b24      	lsrs	r4, r4, #12
    7498:	0512      	lsls	r2, r2, #20
    749a:	4322      	orrs	r2, r4
    749c:	4c0d      	ldr	r4, [pc, #52]	; (74d4 <__aeabi_ui2d+0x6c>)
    749e:	051b      	lsls	r3, r3, #20
    74a0:	4022      	ands	r2, r4
    74a2:	4313      	orrs	r3, r2
    74a4:	005b      	lsls	r3, r3, #1
    74a6:	0859      	lsrs	r1, r3, #1
    74a8:	bd10      	pop	{r4, pc}
    74aa:	0021      	movs	r1, r4
    74ac:	4091      	lsls	r1, r2
    74ae:	000a      	movs	r2, r1
    74b0:	210b      	movs	r1, #11
    74b2:	1a08      	subs	r0, r1, r0
    74b4:	40c4      	lsrs	r4, r0
    74b6:	055b      	lsls	r3, r3, #21
    74b8:	0324      	lsls	r4, r4, #12
    74ba:	0b24      	lsrs	r4, r4, #12
    74bc:	0d5b      	lsrs	r3, r3, #21
    74be:	e7e6      	b.n	748e <__aeabi_ui2d+0x26>
    74c0:	2300      	movs	r3, #0
    74c2:	2400      	movs	r4, #0
    74c4:	2200      	movs	r2, #0
    74c6:	e7e2      	b.n	748e <__aeabi_ui2d+0x26>
    74c8:	0000041e 	.word	0x0000041e
    74cc:	00000433 	.word	0x00000433
    74d0:	00000413 	.word	0x00000413
    74d4:	800fffff 	.word	0x800fffff

000074d8 <__aeabi_f2d>:
    74d8:	0041      	lsls	r1, r0, #1
    74da:	0e09      	lsrs	r1, r1, #24
    74dc:	1c4b      	adds	r3, r1, #1
    74de:	b570      	push	{r4, r5, r6, lr}
    74e0:	b2db      	uxtb	r3, r3
    74e2:	0246      	lsls	r6, r0, #9
    74e4:	0a75      	lsrs	r5, r6, #9
    74e6:	0fc4      	lsrs	r4, r0, #31
    74e8:	2b01      	cmp	r3, #1
    74ea:	dd14      	ble.n	7516 <__aeabi_f2d+0x3e>
    74ec:	23e0      	movs	r3, #224	; 0xe0
    74ee:	009b      	lsls	r3, r3, #2
    74f0:	076d      	lsls	r5, r5, #29
    74f2:	0b36      	lsrs	r6, r6, #12
    74f4:	18cb      	adds	r3, r1, r3
    74f6:	2100      	movs	r1, #0
    74f8:	0d0a      	lsrs	r2, r1, #20
    74fa:	0028      	movs	r0, r5
    74fc:	0512      	lsls	r2, r2, #20
    74fe:	4d1c      	ldr	r5, [pc, #112]	; (7570 <__aeabi_f2d+0x98>)
    7500:	4332      	orrs	r2, r6
    7502:	055b      	lsls	r3, r3, #21
    7504:	402a      	ands	r2, r5
    7506:	085b      	lsrs	r3, r3, #1
    7508:	4313      	orrs	r3, r2
    750a:	005b      	lsls	r3, r3, #1
    750c:	07e4      	lsls	r4, r4, #31
    750e:	085b      	lsrs	r3, r3, #1
    7510:	4323      	orrs	r3, r4
    7512:	0019      	movs	r1, r3
    7514:	bd70      	pop	{r4, r5, r6, pc}
    7516:	2900      	cmp	r1, #0
    7518:	d114      	bne.n	7544 <__aeabi_f2d+0x6c>
    751a:	2d00      	cmp	r5, #0
    751c:	d01e      	beq.n	755c <__aeabi_f2d+0x84>
    751e:	0028      	movs	r0, r5
    7520:	f000 f8b6 	bl	7690 <__clzsi2>
    7524:	280a      	cmp	r0, #10
    7526:	dc1c      	bgt.n	7562 <__aeabi_f2d+0x8a>
    7528:	230b      	movs	r3, #11
    752a:	002a      	movs	r2, r5
    752c:	1a1b      	subs	r3, r3, r0
    752e:	40da      	lsrs	r2, r3
    7530:	0003      	movs	r3, r0
    7532:	3315      	adds	r3, #21
    7534:	409d      	lsls	r5, r3
    7536:	4b0f      	ldr	r3, [pc, #60]	; (7574 <__aeabi_f2d+0x9c>)
    7538:	0312      	lsls	r2, r2, #12
    753a:	1a1b      	subs	r3, r3, r0
    753c:	055b      	lsls	r3, r3, #21
    753e:	0b16      	lsrs	r6, r2, #12
    7540:	0d5b      	lsrs	r3, r3, #21
    7542:	e7d8      	b.n	74f6 <__aeabi_f2d+0x1e>
    7544:	2d00      	cmp	r5, #0
    7546:	d006      	beq.n	7556 <__aeabi_f2d+0x7e>
    7548:	0b32      	lsrs	r2, r6, #12
    754a:	2680      	movs	r6, #128	; 0x80
    754c:	0336      	lsls	r6, r6, #12
    754e:	076d      	lsls	r5, r5, #29
    7550:	4316      	orrs	r6, r2
    7552:	4b09      	ldr	r3, [pc, #36]	; (7578 <__aeabi_f2d+0xa0>)
    7554:	e7cf      	b.n	74f6 <__aeabi_f2d+0x1e>
    7556:	4b08      	ldr	r3, [pc, #32]	; (7578 <__aeabi_f2d+0xa0>)
    7558:	2600      	movs	r6, #0
    755a:	e7cc      	b.n	74f6 <__aeabi_f2d+0x1e>
    755c:	2300      	movs	r3, #0
    755e:	2600      	movs	r6, #0
    7560:	e7c9      	b.n	74f6 <__aeabi_f2d+0x1e>
    7562:	0003      	movs	r3, r0
    7564:	002a      	movs	r2, r5
    7566:	3b0b      	subs	r3, #11
    7568:	409a      	lsls	r2, r3
    756a:	2500      	movs	r5, #0
    756c:	e7e3      	b.n	7536 <__aeabi_f2d+0x5e>
    756e:	46c0      	nop			; (mov r8, r8)
    7570:	800fffff 	.word	0x800fffff
    7574:	00000389 	.word	0x00000389
    7578:	000007ff 	.word	0x000007ff

0000757c <__aeabi_d2f>:
    757c:	b5f0      	push	{r4, r5, r6, r7, lr}
    757e:	004c      	lsls	r4, r1, #1
    7580:	0d64      	lsrs	r4, r4, #21
    7582:	030b      	lsls	r3, r1, #12
    7584:	1c62      	adds	r2, r4, #1
    7586:	0f45      	lsrs	r5, r0, #29
    7588:	0a5b      	lsrs	r3, r3, #9
    758a:	0552      	lsls	r2, r2, #21
    758c:	432b      	orrs	r3, r5
    758e:	0fc9      	lsrs	r1, r1, #31
    7590:	00c5      	lsls	r5, r0, #3
    7592:	0d52      	lsrs	r2, r2, #21
    7594:	2a01      	cmp	r2, #1
    7596:	dd28      	ble.n	75ea <__aeabi_d2f+0x6e>
    7598:	4a3a      	ldr	r2, [pc, #232]	; (7684 <__aeabi_d2f+0x108>)
    759a:	18a6      	adds	r6, r4, r2
    759c:	2efe      	cmp	r6, #254	; 0xfe
    759e:	dc1b      	bgt.n	75d8 <__aeabi_d2f+0x5c>
    75a0:	2e00      	cmp	r6, #0
    75a2:	dd3e      	ble.n	7622 <__aeabi_d2f+0xa6>
    75a4:	0180      	lsls	r0, r0, #6
    75a6:	0002      	movs	r2, r0
    75a8:	1e50      	subs	r0, r2, #1
    75aa:	4182      	sbcs	r2, r0
    75ac:	0f6d      	lsrs	r5, r5, #29
    75ae:	432a      	orrs	r2, r5
    75b0:	00db      	lsls	r3, r3, #3
    75b2:	4313      	orrs	r3, r2
    75b4:	075a      	lsls	r2, r3, #29
    75b6:	d004      	beq.n	75c2 <__aeabi_d2f+0x46>
    75b8:	220f      	movs	r2, #15
    75ba:	401a      	ands	r2, r3
    75bc:	2a04      	cmp	r2, #4
    75be:	d000      	beq.n	75c2 <__aeabi_d2f+0x46>
    75c0:	3304      	adds	r3, #4
    75c2:	2280      	movs	r2, #128	; 0x80
    75c4:	04d2      	lsls	r2, r2, #19
    75c6:	401a      	ands	r2, r3
    75c8:	d05a      	beq.n	7680 <__aeabi_d2f+0x104>
    75ca:	3601      	adds	r6, #1
    75cc:	2eff      	cmp	r6, #255	; 0xff
    75ce:	d003      	beq.n	75d8 <__aeabi_d2f+0x5c>
    75d0:	019b      	lsls	r3, r3, #6
    75d2:	0a5b      	lsrs	r3, r3, #9
    75d4:	b2f4      	uxtb	r4, r6
    75d6:	e001      	b.n	75dc <__aeabi_d2f+0x60>
    75d8:	24ff      	movs	r4, #255	; 0xff
    75da:	2300      	movs	r3, #0
    75dc:	0258      	lsls	r0, r3, #9
    75de:	05e4      	lsls	r4, r4, #23
    75e0:	0a40      	lsrs	r0, r0, #9
    75e2:	07c9      	lsls	r1, r1, #31
    75e4:	4320      	orrs	r0, r4
    75e6:	4308      	orrs	r0, r1
    75e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75ea:	2c00      	cmp	r4, #0
    75ec:	d007      	beq.n	75fe <__aeabi_d2f+0x82>
    75ee:	431d      	orrs	r5, r3
    75f0:	d0f2      	beq.n	75d8 <__aeabi_d2f+0x5c>
    75f2:	2080      	movs	r0, #128	; 0x80
    75f4:	00db      	lsls	r3, r3, #3
    75f6:	0480      	lsls	r0, r0, #18
    75f8:	4303      	orrs	r3, r0
    75fa:	26ff      	movs	r6, #255	; 0xff
    75fc:	e7da      	b.n	75b4 <__aeabi_d2f+0x38>
    75fe:	432b      	orrs	r3, r5
    7600:	d003      	beq.n	760a <__aeabi_d2f+0x8e>
    7602:	2305      	movs	r3, #5
    7604:	08db      	lsrs	r3, r3, #3
    7606:	2cff      	cmp	r4, #255	; 0xff
    7608:	d003      	beq.n	7612 <__aeabi_d2f+0x96>
    760a:	025b      	lsls	r3, r3, #9
    760c:	0a5b      	lsrs	r3, r3, #9
    760e:	b2e4      	uxtb	r4, r4
    7610:	e7e4      	b.n	75dc <__aeabi_d2f+0x60>
    7612:	2b00      	cmp	r3, #0
    7614:	d032      	beq.n	767c <__aeabi_d2f+0x100>
    7616:	2080      	movs	r0, #128	; 0x80
    7618:	03c0      	lsls	r0, r0, #15
    761a:	4303      	orrs	r3, r0
    761c:	025b      	lsls	r3, r3, #9
    761e:	0a5b      	lsrs	r3, r3, #9
    7620:	e7dc      	b.n	75dc <__aeabi_d2f+0x60>
    7622:	0032      	movs	r2, r6
    7624:	3217      	adds	r2, #23
    7626:	db14      	blt.n	7652 <__aeabi_d2f+0xd6>
    7628:	2280      	movs	r2, #128	; 0x80
    762a:	271e      	movs	r7, #30
    762c:	0412      	lsls	r2, r2, #16
    762e:	4313      	orrs	r3, r2
    7630:	1bbf      	subs	r7, r7, r6
    7632:	2f1f      	cmp	r7, #31
    7634:	dc0f      	bgt.n	7656 <__aeabi_d2f+0xda>
    7636:	4a14      	ldr	r2, [pc, #80]	; (7688 <__aeabi_d2f+0x10c>)
    7638:	4694      	mov	ip, r2
    763a:	4464      	add	r4, ip
    763c:	002a      	movs	r2, r5
    763e:	40a5      	lsls	r5, r4
    7640:	002e      	movs	r6, r5
    7642:	40a3      	lsls	r3, r4
    7644:	1e75      	subs	r5, r6, #1
    7646:	41ae      	sbcs	r6, r5
    7648:	40fa      	lsrs	r2, r7
    764a:	4333      	orrs	r3, r6
    764c:	4313      	orrs	r3, r2
    764e:	2600      	movs	r6, #0
    7650:	e7b0      	b.n	75b4 <__aeabi_d2f+0x38>
    7652:	2400      	movs	r4, #0
    7654:	e7d5      	b.n	7602 <__aeabi_d2f+0x86>
    7656:	2202      	movs	r2, #2
    7658:	4252      	negs	r2, r2
    765a:	1b96      	subs	r6, r2, r6
    765c:	001a      	movs	r2, r3
    765e:	40f2      	lsrs	r2, r6
    7660:	2f20      	cmp	r7, #32
    7662:	d009      	beq.n	7678 <__aeabi_d2f+0xfc>
    7664:	4809      	ldr	r0, [pc, #36]	; (768c <__aeabi_d2f+0x110>)
    7666:	4684      	mov	ip, r0
    7668:	4464      	add	r4, ip
    766a:	40a3      	lsls	r3, r4
    766c:	432b      	orrs	r3, r5
    766e:	1e5d      	subs	r5, r3, #1
    7670:	41ab      	sbcs	r3, r5
    7672:	2600      	movs	r6, #0
    7674:	4313      	orrs	r3, r2
    7676:	e79d      	b.n	75b4 <__aeabi_d2f+0x38>
    7678:	2300      	movs	r3, #0
    767a:	e7f7      	b.n	766c <__aeabi_d2f+0xf0>
    767c:	2300      	movs	r3, #0
    767e:	e7ad      	b.n	75dc <__aeabi_d2f+0x60>
    7680:	0034      	movs	r4, r6
    7682:	e7bf      	b.n	7604 <__aeabi_d2f+0x88>
    7684:	fffffc80 	.word	0xfffffc80
    7688:	fffffc82 	.word	0xfffffc82
    768c:	fffffca2 	.word	0xfffffca2

00007690 <__clzsi2>:
    7690:	211c      	movs	r1, #28
    7692:	2301      	movs	r3, #1
    7694:	041b      	lsls	r3, r3, #16
    7696:	4298      	cmp	r0, r3
    7698:	d301      	bcc.n	769e <__clzsi2+0xe>
    769a:	0c00      	lsrs	r0, r0, #16
    769c:	3910      	subs	r1, #16
    769e:	0a1b      	lsrs	r3, r3, #8
    76a0:	4298      	cmp	r0, r3
    76a2:	d301      	bcc.n	76a8 <__clzsi2+0x18>
    76a4:	0a00      	lsrs	r0, r0, #8
    76a6:	3908      	subs	r1, #8
    76a8:	091b      	lsrs	r3, r3, #4
    76aa:	4298      	cmp	r0, r3
    76ac:	d301      	bcc.n	76b2 <__clzsi2+0x22>
    76ae:	0900      	lsrs	r0, r0, #4
    76b0:	3904      	subs	r1, #4
    76b2:	a202      	add	r2, pc, #8	; (adr r2, 76bc <__clzsi2+0x2c>)
    76b4:	5c10      	ldrb	r0, [r2, r0]
    76b6:	1840      	adds	r0, r0, r1
    76b8:	4770      	bx	lr
    76ba:	46c0      	nop			; (mov r8, r8)
    76bc:	02020304 	.word	0x02020304
    76c0:	01010101 	.word	0x01010101
	...

000076cc <__libc_init_array>:
    76cc:	b570      	push	{r4, r5, r6, lr}
    76ce:	2600      	movs	r6, #0
    76d0:	4d0c      	ldr	r5, [pc, #48]	; (7704 <__libc_init_array+0x38>)
    76d2:	4c0d      	ldr	r4, [pc, #52]	; (7708 <__libc_init_array+0x3c>)
    76d4:	1b64      	subs	r4, r4, r5
    76d6:	10a4      	asrs	r4, r4, #2
    76d8:	42a6      	cmp	r6, r4
    76da:	d109      	bne.n	76f0 <__libc_init_array+0x24>
    76dc:	2600      	movs	r6, #0
    76de:	f000 fe7f 	bl	83e0 <_init>
    76e2:	4d0a      	ldr	r5, [pc, #40]	; (770c <__libc_init_array+0x40>)
    76e4:	4c0a      	ldr	r4, [pc, #40]	; (7710 <__libc_init_array+0x44>)
    76e6:	1b64      	subs	r4, r4, r5
    76e8:	10a4      	asrs	r4, r4, #2
    76ea:	42a6      	cmp	r6, r4
    76ec:	d105      	bne.n	76fa <__libc_init_array+0x2e>
    76ee:	bd70      	pop	{r4, r5, r6, pc}
    76f0:	00b3      	lsls	r3, r6, #2
    76f2:	58eb      	ldr	r3, [r5, r3]
    76f4:	4798      	blx	r3
    76f6:	3601      	adds	r6, #1
    76f8:	e7ee      	b.n	76d8 <__libc_init_array+0xc>
    76fa:	00b3      	lsls	r3, r6, #2
    76fc:	58eb      	ldr	r3, [r5, r3]
    76fe:	4798      	blx	r3
    7700:	3601      	adds	r6, #1
    7702:	e7f2      	b.n	76ea <__libc_init_array+0x1e>
    7704:	000083ec 	.word	0x000083ec
    7708:	000083ec 	.word	0x000083ec
    770c:	000083ec 	.word	0x000083ec
    7710:	000083f0 	.word	0x000083f0

00007714 <memcpy>:
    7714:	2300      	movs	r3, #0
    7716:	b510      	push	{r4, lr}
    7718:	429a      	cmp	r2, r3
    771a:	d100      	bne.n	771e <memcpy+0xa>
    771c:	bd10      	pop	{r4, pc}
    771e:	5ccc      	ldrb	r4, [r1, r3]
    7720:	54c4      	strb	r4, [r0, r3]
    7722:	3301      	adds	r3, #1
    7724:	e7f8      	b.n	7718 <memcpy+0x4>

00007726 <memset>:
    7726:	0003      	movs	r3, r0
    7728:	1882      	adds	r2, r0, r2
    772a:	4293      	cmp	r3, r2
    772c:	d100      	bne.n	7730 <memset+0xa>
    772e:	4770      	bx	lr
    7730:	7019      	strb	r1, [r3, #0]
    7732:	3301      	adds	r3, #1
    7734:	e7f9      	b.n	772a <memset+0x4>
	...

00007738 <sniprintf>:
    7738:	b40c      	push	{r2, r3}
    773a:	b530      	push	{r4, r5, lr}
    773c:	4b16      	ldr	r3, [pc, #88]	; (7798 <sniprintf+0x60>)
    773e:	b09d      	sub	sp, #116	; 0x74
    7740:	1e0c      	subs	r4, r1, #0
    7742:	681d      	ldr	r5, [r3, #0]
    7744:	da08      	bge.n	7758 <sniprintf+0x20>
    7746:	238b      	movs	r3, #139	; 0x8b
    7748:	2001      	movs	r0, #1
    774a:	602b      	str	r3, [r5, #0]
    774c:	4240      	negs	r0, r0
    774e:	b01d      	add	sp, #116	; 0x74
    7750:	bc30      	pop	{r4, r5}
    7752:	bc08      	pop	{r3}
    7754:	b002      	add	sp, #8
    7756:	4718      	bx	r3
    7758:	2382      	movs	r3, #130	; 0x82
    775a:	a902      	add	r1, sp, #8
    775c:	009b      	lsls	r3, r3, #2
    775e:	818b      	strh	r3, [r1, #12]
    7760:	2300      	movs	r3, #0
    7762:	9002      	str	r0, [sp, #8]
    7764:	6108      	str	r0, [r1, #16]
    7766:	429c      	cmp	r4, r3
    7768:	d000      	beq.n	776c <sniprintf+0x34>
    776a:	1e63      	subs	r3, r4, #1
    776c:	608b      	str	r3, [r1, #8]
    776e:	614b      	str	r3, [r1, #20]
    7770:	2301      	movs	r3, #1
    7772:	425b      	negs	r3, r3
    7774:	81cb      	strh	r3, [r1, #14]
    7776:	9a20      	ldr	r2, [sp, #128]	; 0x80
    7778:	ab21      	add	r3, sp, #132	; 0x84
    777a:	0028      	movs	r0, r5
    777c:	9301      	str	r3, [sp, #4]
    777e:	f000 f891 	bl	78a4 <_svfiprintf_r>
    7782:	1c43      	adds	r3, r0, #1
    7784:	da01      	bge.n	778a <sniprintf+0x52>
    7786:	238b      	movs	r3, #139	; 0x8b
    7788:	602b      	str	r3, [r5, #0]
    778a:	2c00      	cmp	r4, #0
    778c:	d0df      	beq.n	774e <sniprintf+0x16>
    778e:	2300      	movs	r3, #0
    7790:	9a02      	ldr	r2, [sp, #8]
    7792:	7013      	strb	r3, [r2, #0]
    7794:	e7db      	b.n	774e <sniprintf+0x16>
    7796:	46c0      	nop			; (mov r8, r8)
    7798:	20000010 	.word	0x20000010

0000779c <siprintf>:
    779c:	b40e      	push	{r1, r2, r3}
    779e:	b510      	push	{r4, lr}
    77a0:	b09d      	sub	sp, #116	; 0x74
    77a2:	a902      	add	r1, sp, #8
    77a4:	9002      	str	r0, [sp, #8]
    77a6:	6108      	str	r0, [r1, #16]
    77a8:	480b      	ldr	r0, [pc, #44]	; (77d8 <siprintf+0x3c>)
    77aa:	2482      	movs	r4, #130	; 0x82
    77ac:	6088      	str	r0, [r1, #8]
    77ae:	6148      	str	r0, [r1, #20]
    77b0:	2001      	movs	r0, #1
    77b2:	4240      	negs	r0, r0
    77b4:	ab1f      	add	r3, sp, #124	; 0x7c
    77b6:	81c8      	strh	r0, [r1, #14]
    77b8:	4808      	ldr	r0, [pc, #32]	; (77dc <siprintf+0x40>)
    77ba:	cb04      	ldmia	r3!, {r2}
    77bc:	00a4      	lsls	r4, r4, #2
    77be:	6800      	ldr	r0, [r0, #0]
    77c0:	9301      	str	r3, [sp, #4]
    77c2:	818c      	strh	r4, [r1, #12]
    77c4:	f000 f86e 	bl	78a4 <_svfiprintf_r>
    77c8:	2300      	movs	r3, #0
    77ca:	9a02      	ldr	r2, [sp, #8]
    77cc:	7013      	strb	r3, [r2, #0]
    77ce:	b01d      	add	sp, #116	; 0x74
    77d0:	bc10      	pop	{r4}
    77d2:	bc08      	pop	{r3}
    77d4:	b003      	add	sp, #12
    77d6:	4718      	bx	r3
    77d8:	7fffffff 	.word	0x7fffffff
    77dc:	20000010 	.word	0x20000010

000077e0 <__ssputs_r>:
    77e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    77e2:	688e      	ldr	r6, [r1, #8]
    77e4:	b085      	sub	sp, #20
    77e6:	0007      	movs	r7, r0
    77e8:	000c      	movs	r4, r1
    77ea:	9203      	str	r2, [sp, #12]
    77ec:	9301      	str	r3, [sp, #4]
    77ee:	429e      	cmp	r6, r3
    77f0:	d839      	bhi.n	7866 <__ssputs_r+0x86>
    77f2:	2390      	movs	r3, #144	; 0x90
    77f4:	898a      	ldrh	r2, [r1, #12]
    77f6:	00db      	lsls	r3, r3, #3
    77f8:	421a      	tst	r2, r3
    77fa:	d034      	beq.n	7866 <__ssputs_r+0x86>
    77fc:	2503      	movs	r5, #3
    77fe:	6909      	ldr	r1, [r1, #16]
    7800:	6823      	ldr	r3, [r4, #0]
    7802:	1a5b      	subs	r3, r3, r1
    7804:	9302      	str	r3, [sp, #8]
    7806:	6963      	ldr	r3, [r4, #20]
    7808:	9802      	ldr	r0, [sp, #8]
    780a:	435d      	muls	r5, r3
    780c:	0feb      	lsrs	r3, r5, #31
    780e:	195d      	adds	r5, r3, r5
    7810:	9b01      	ldr	r3, [sp, #4]
    7812:	106d      	asrs	r5, r5, #1
    7814:	3301      	adds	r3, #1
    7816:	181b      	adds	r3, r3, r0
    7818:	42ab      	cmp	r3, r5
    781a:	d900      	bls.n	781e <__ssputs_r+0x3e>
    781c:	001d      	movs	r5, r3
    781e:	0553      	lsls	r3, r2, #21
    7820:	d532      	bpl.n	7888 <__ssputs_r+0xa8>
    7822:	0029      	movs	r1, r5
    7824:	0038      	movs	r0, r7
    7826:	f000 fb31 	bl	7e8c <_malloc_r>
    782a:	1e06      	subs	r6, r0, #0
    782c:	d109      	bne.n	7842 <__ssputs_r+0x62>
    782e:	230c      	movs	r3, #12
    7830:	603b      	str	r3, [r7, #0]
    7832:	2340      	movs	r3, #64	; 0x40
    7834:	2001      	movs	r0, #1
    7836:	89a2      	ldrh	r2, [r4, #12]
    7838:	4240      	negs	r0, r0
    783a:	4313      	orrs	r3, r2
    783c:	81a3      	strh	r3, [r4, #12]
    783e:	b005      	add	sp, #20
    7840:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7842:	9a02      	ldr	r2, [sp, #8]
    7844:	6921      	ldr	r1, [r4, #16]
    7846:	f7ff ff65 	bl	7714 <memcpy>
    784a:	89a3      	ldrh	r3, [r4, #12]
    784c:	4a14      	ldr	r2, [pc, #80]	; (78a0 <__ssputs_r+0xc0>)
    784e:	401a      	ands	r2, r3
    7850:	2380      	movs	r3, #128	; 0x80
    7852:	4313      	orrs	r3, r2
    7854:	81a3      	strh	r3, [r4, #12]
    7856:	9b02      	ldr	r3, [sp, #8]
    7858:	6126      	str	r6, [r4, #16]
    785a:	18f6      	adds	r6, r6, r3
    785c:	6026      	str	r6, [r4, #0]
    785e:	6165      	str	r5, [r4, #20]
    7860:	9e01      	ldr	r6, [sp, #4]
    7862:	1aed      	subs	r5, r5, r3
    7864:	60a5      	str	r5, [r4, #8]
    7866:	9b01      	ldr	r3, [sp, #4]
    7868:	42b3      	cmp	r3, r6
    786a:	d200      	bcs.n	786e <__ssputs_r+0x8e>
    786c:	001e      	movs	r6, r3
    786e:	0032      	movs	r2, r6
    7870:	9903      	ldr	r1, [sp, #12]
    7872:	6820      	ldr	r0, [r4, #0]
    7874:	f000 faad 	bl	7dd2 <memmove>
    7878:	68a3      	ldr	r3, [r4, #8]
    787a:	2000      	movs	r0, #0
    787c:	1b9b      	subs	r3, r3, r6
    787e:	60a3      	str	r3, [r4, #8]
    7880:	6823      	ldr	r3, [r4, #0]
    7882:	199e      	adds	r6, r3, r6
    7884:	6026      	str	r6, [r4, #0]
    7886:	e7da      	b.n	783e <__ssputs_r+0x5e>
    7888:	002a      	movs	r2, r5
    788a:	0038      	movs	r0, r7
    788c:	f000 fb5c 	bl	7f48 <_realloc_r>
    7890:	1e06      	subs	r6, r0, #0
    7892:	d1e0      	bne.n	7856 <__ssputs_r+0x76>
    7894:	6921      	ldr	r1, [r4, #16]
    7896:	0038      	movs	r0, r7
    7898:	f000 faae 	bl	7df8 <_free_r>
    789c:	e7c7      	b.n	782e <__ssputs_r+0x4e>
    789e:	46c0      	nop			; (mov r8, r8)
    78a0:	fffffb7f 	.word	0xfffffb7f

000078a4 <_svfiprintf_r>:
    78a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    78a6:	b09f      	sub	sp, #124	; 0x7c
    78a8:	9002      	str	r0, [sp, #8]
    78aa:	9305      	str	r3, [sp, #20]
    78ac:	898b      	ldrh	r3, [r1, #12]
    78ae:	000f      	movs	r7, r1
    78b0:	0016      	movs	r6, r2
    78b2:	061b      	lsls	r3, r3, #24
    78b4:	d511      	bpl.n	78da <_svfiprintf_r+0x36>
    78b6:	690b      	ldr	r3, [r1, #16]
    78b8:	2b00      	cmp	r3, #0
    78ba:	d10e      	bne.n	78da <_svfiprintf_r+0x36>
    78bc:	2140      	movs	r1, #64	; 0x40
    78be:	f000 fae5 	bl	7e8c <_malloc_r>
    78c2:	6038      	str	r0, [r7, #0]
    78c4:	6138      	str	r0, [r7, #16]
    78c6:	2800      	cmp	r0, #0
    78c8:	d105      	bne.n	78d6 <_svfiprintf_r+0x32>
    78ca:	230c      	movs	r3, #12
    78cc:	9a02      	ldr	r2, [sp, #8]
    78ce:	3801      	subs	r0, #1
    78d0:	6013      	str	r3, [r2, #0]
    78d2:	b01f      	add	sp, #124	; 0x7c
    78d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78d6:	2340      	movs	r3, #64	; 0x40
    78d8:	617b      	str	r3, [r7, #20]
    78da:	2300      	movs	r3, #0
    78dc:	ad06      	add	r5, sp, #24
    78de:	616b      	str	r3, [r5, #20]
    78e0:	3320      	adds	r3, #32
    78e2:	766b      	strb	r3, [r5, #25]
    78e4:	3310      	adds	r3, #16
    78e6:	76ab      	strb	r3, [r5, #26]
    78e8:	0034      	movs	r4, r6
    78ea:	7823      	ldrb	r3, [r4, #0]
    78ec:	2b00      	cmp	r3, #0
    78ee:	d147      	bne.n	7980 <_svfiprintf_r+0xdc>
    78f0:	1ba3      	subs	r3, r4, r6
    78f2:	9304      	str	r3, [sp, #16]
    78f4:	d00d      	beq.n	7912 <_svfiprintf_r+0x6e>
    78f6:	1ba3      	subs	r3, r4, r6
    78f8:	0032      	movs	r2, r6
    78fa:	0039      	movs	r1, r7
    78fc:	9802      	ldr	r0, [sp, #8]
    78fe:	f7ff ff6f 	bl	77e0 <__ssputs_r>
    7902:	1c43      	adds	r3, r0, #1
    7904:	d100      	bne.n	7908 <_svfiprintf_r+0x64>
    7906:	e0b5      	b.n	7a74 <_svfiprintf_r+0x1d0>
    7908:	696a      	ldr	r2, [r5, #20]
    790a:	9b04      	ldr	r3, [sp, #16]
    790c:	4694      	mov	ip, r2
    790e:	4463      	add	r3, ip
    7910:	616b      	str	r3, [r5, #20]
    7912:	7823      	ldrb	r3, [r4, #0]
    7914:	2b00      	cmp	r3, #0
    7916:	d100      	bne.n	791a <_svfiprintf_r+0x76>
    7918:	e0ac      	b.n	7a74 <_svfiprintf_r+0x1d0>
    791a:	2201      	movs	r2, #1
    791c:	2300      	movs	r3, #0
    791e:	4252      	negs	r2, r2
    7920:	606a      	str	r2, [r5, #4]
    7922:	a902      	add	r1, sp, #8
    7924:	3254      	adds	r2, #84	; 0x54
    7926:	1852      	adds	r2, r2, r1
    7928:	3401      	adds	r4, #1
    792a:	602b      	str	r3, [r5, #0]
    792c:	60eb      	str	r3, [r5, #12]
    792e:	60ab      	str	r3, [r5, #8]
    7930:	7013      	strb	r3, [r2, #0]
    7932:	65ab      	str	r3, [r5, #88]	; 0x58
    7934:	4e58      	ldr	r6, [pc, #352]	; (7a98 <_svfiprintf_r+0x1f4>)
    7936:	2205      	movs	r2, #5
    7938:	7821      	ldrb	r1, [r4, #0]
    793a:	0030      	movs	r0, r6
    793c:	f000 fa3e 	bl	7dbc <memchr>
    7940:	1c62      	adds	r2, r4, #1
    7942:	2800      	cmp	r0, #0
    7944:	d120      	bne.n	7988 <_svfiprintf_r+0xe4>
    7946:	6829      	ldr	r1, [r5, #0]
    7948:	06cb      	lsls	r3, r1, #27
    794a:	d504      	bpl.n	7956 <_svfiprintf_r+0xb2>
    794c:	2353      	movs	r3, #83	; 0x53
    794e:	ae02      	add	r6, sp, #8
    7950:	3020      	adds	r0, #32
    7952:	199b      	adds	r3, r3, r6
    7954:	7018      	strb	r0, [r3, #0]
    7956:	070b      	lsls	r3, r1, #28
    7958:	d504      	bpl.n	7964 <_svfiprintf_r+0xc0>
    795a:	2353      	movs	r3, #83	; 0x53
    795c:	202b      	movs	r0, #43	; 0x2b
    795e:	ae02      	add	r6, sp, #8
    7960:	199b      	adds	r3, r3, r6
    7962:	7018      	strb	r0, [r3, #0]
    7964:	7823      	ldrb	r3, [r4, #0]
    7966:	2b2a      	cmp	r3, #42	; 0x2a
    7968:	d016      	beq.n	7998 <_svfiprintf_r+0xf4>
    796a:	2000      	movs	r0, #0
    796c:	210a      	movs	r1, #10
    796e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7970:	7822      	ldrb	r2, [r4, #0]
    7972:	3a30      	subs	r2, #48	; 0x30
    7974:	2a09      	cmp	r2, #9
    7976:	d955      	bls.n	7a24 <_svfiprintf_r+0x180>
    7978:	2800      	cmp	r0, #0
    797a:	d015      	beq.n	79a8 <_svfiprintf_r+0x104>
    797c:	9309      	str	r3, [sp, #36]	; 0x24
    797e:	e013      	b.n	79a8 <_svfiprintf_r+0x104>
    7980:	2b25      	cmp	r3, #37	; 0x25
    7982:	d0b5      	beq.n	78f0 <_svfiprintf_r+0x4c>
    7984:	3401      	adds	r4, #1
    7986:	e7b0      	b.n	78ea <_svfiprintf_r+0x46>
    7988:	2301      	movs	r3, #1
    798a:	1b80      	subs	r0, r0, r6
    798c:	4083      	lsls	r3, r0
    798e:	6829      	ldr	r1, [r5, #0]
    7990:	0014      	movs	r4, r2
    7992:	430b      	orrs	r3, r1
    7994:	602b      	str	r3, [r5, #0]
    7996:	e7cd      	b.n	7934 <_svfiprintf_r+0x90>
    7998:	9b05      	ldr	r3, [sp, #20]
    799a:	1d18      	adds	r0, r3, #4
    799c:	681b      	ldr	r3, [r3, #0]
    799e:	9005      	str	r0, [sp, #20]
    79a0:	2b00      	cmp	r3, #0
    79a2:	db39      	blt.n	7a18 <_svfiprintf_r+0x174>
    79a4:	9309      	str	r3, [sp, #36]	; 0x24
    79a6:	0014      	movs	r4, r2
    79a8:	7823      	ldrb	r3, [r4, #0]
    79aa:	2b2e      	cmp	r3, #46	; 0x2e
    79ac:	d10b      	bne.n	79c6 <_svfiprintf_r+0x122>
    79ae:	7863      	ldrb	r3, [r4, #1]
    79b0:	1c62      	adds	r2, r4, #1
    79b2:	2b2a      	cmp	r3, #42	; 0x2a
    79b4:	d13e      	bne.n	7a34 <_svfiprintf_r+0x190>
    79b6:	9b05      	ldr	r3, [sp, #20]
    79b8:	3402      	adds	r4, #2
    79ba:	1d1a      	adds	r2, r3, #4
    79bc:	681b      	ldr	r3, [r3, #0]
    79be:	9205      	str	r2, [sp, #20]
    79c0:	2b00      	cmp	r3, #0
    79c2:	db34      	blt.n	7a2e <_svfiprintf_r+0x18a>
    79c4:	9307      	str	r3, [sp, #28]
    79c6:	4e35      	ldr	r6, [pc, #212]	; (7a9c <_svfiprintf_r+0x1f8>)
    79c8:	7821      	ldrb	r1, [r4, #0]
    79ca:	2203      	movs	r2, #3
    79cc:	0030      	movs	r0, r6
    79ce:	f000 f9f5 	bl	7dbc <memchr>
    79d2:	2800      	cmp	r0, #0
    79d4:	d006      	beq.n	79e4 <_svfiprintf_r+0x140>
    79d6:	2340      	movs	r3, #64	; 0x40
    79d8:	1b80      	subs	r0, r0, r6
    79da:	4083      	lsls	r3, r0
    79dc:	682a      	ldr	r2, [r5, #0]
    79de:	3401      	adds	r4, #1
    79e0:	4313      	orrs	r3, r2
    79e2:	602b      	str	r3, [r5, #0]
    79e4:	7821      	ldrb	r1, [r4, #0]
    79e6:	2206      	movs	r2, #6
    79e8:	482d      	ldr	r0, [pc, #180]	; (7aa0 <_svfiprintf_r+0x1fc>)
    79ea:	1c66      	adds	r6, r4, #1
    79ec:	7629      	strb	r1, [r5, #24]
    79ee:	f000 f9e5 	bl	7dbc <memchr>
    79f2:	2800      	cmp	r0, #0
    79f4:	d046      	beq.n	7a84 <_svfiprintf_r+0x1e0>
    79f6:	4b2b      	ldr	r3, [pc, #172]	; (7aa4 <_svfiprintf_r+0x200>)
    79f8:	2b00      	cmp	r3, #0
    79fa:	d12f      	bne.n	7a5c <_svfiprintf_r+0x1b8>
    79fc:	6829      	ldr	r1, [r5, #0]
    79fe:	9b05      	ldr	r3, [sp, #20]
    7a00:	2207      	movs	r2, #7
    7a02:	05c9      	lsls	r1, r1, #23
    7a04:	d528      	bpl.n	7a58 <_svfiprintf_r+0x1b4>
    7a06:	189b      	adds	r3, r3, r2
    7a08:	4393      	bics	r3, r2
    7a0a:	3308      	adds	r3, #8
    7a0c:	9305      	str	r3, [sp, #20]
    7a0e:	696b      	ldr	r3, [r5, #20]
    7a10:	9a03      	ldr	r2, [sp, #12]
    7a12:	189b      	adds	r3, r3, r2
    7a14:	616b      	str	r3, [r5, #20]
    7a16:	e767      	b.n	78e8 <_svfiprintf_r+0x44>
    7a18:	425b      	negs	r3, r3
    7a1a:	60eb      	str	r3, [r5, #12]
    7a1c:	2302      	movs	r3, #2
    7a1e:	430b      	orrs	r3, r1
    7a20:	602b      	str	r3, [r5, #0]
    7a22:	e7c0      	b.n	79a6 <_svfiprintf_r+0x102>
    7a24:	434b      	muls	r3, r1
    7a26:	3401      	adds	r4, #1
    7a28:	189b      	adds	r3, r3, r2
    7a2a:	2001      	movs	r0, #1
    7a2c:	e7a0      	b.n	7970 <_svfiprintf_r+0xcc>
    7a2e:	2301      	movs	r3, #1
    7a30:	425b      	negs	r3, r3
    7a32:	e7c7      	b.n	79c4 <_svfiprintf_r+0x120>
    7a34:	2300      	movs	r3, #0
    7a36:	0014      	movs	r4, r2
    7a38:	200a      	movs	r0, #10
    7a3a:	001a      	movs	r2, r3
    7a3c:	606b      	str	r3, [r5, #4]
    7a3e:	7821      	ldrb	r1, [r4, #0]
    7a40:	3930      	subs	r1, #48	; 0x30
    7a42:	2909      	cmp	r1, #9
    7a44:	d903      	bls.n	7a4e <_svfiprintf_r+0x1aa>
    7a46:	2b00      	cmp	r3, #0
    7a48:	d0bd      	beq.n	79c6 <_svfiprintf_r+0x122>
    7a4a:	9207      	str	r2, [sp, #28]
    7a4c:	e7bb      	b.n	79c6 <_svfiprintf_r+0x122>
    7a4e:	4342      	muls	r2, r0
    7a50:	3401      	adds	r4, #1
    7a52:	1852      	adds	r2, r2, r1
    7a54:	2301      	movs	r3, #1
    7a56:	e7f2      	b.n	7a3e <_svfiprintf_r+0x19a>
    7a58:	3307      	adds	r3, #7
    7a5a:	e7d5      	b.n	7a08 <_svfiprintf_r+0x164>
    7a5c:	ab05      	add	r3, sp, #20
    7a5e:	9300      	str	r3, [sp, #0]
    7a60:	003a      	movs	r2, r7
    7a62:	4b11      	ldr	r3, [pc, #68]	; (7aa8 <_svfiprintf_r+0x204>)
    7a64:	0029      	movs	r1, r5
    7a66:	9802      	ldr	r0, [sp, #8]
    7a68:	e000      	b.n	7a6c <_svfiprintf_r+0x1c8>
    7a6a:	bf00      	nop
    7a6c:	9003      	str	r0, [sp, #12]
    7a6e:	9b03      	ldr	r3, [sp, #12]
    7a70:	3301      	adds	r3, #1
    7a72:	d1cc      	bne.n	7a0e <_svfiprintf_r+0x16a>
    7a74:	89bb      	ldrh	r3, [r7, #12]
    7a76:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7a78:	065b      	lsls	r3, r3, #25
    7a7a:	d400      	bmi.n	7a7e <_svfiprintf_r+0x1da>
    7a7c:	e729      	b.n	78d2 <_svfiprintf_r+0x2e>
    7a7e:	2001      	movs	r0, #1
    7a80:	4240      	negs	r0, r0
    7a82:	e726      	b.n	78d2 <_svfiprintf_r+0x2e>
    7a84:	ab05      	add	r3, sp, #20
    7a86:	9300      	str	r3, [sp, #0]
    7a88:	003a      	movs	r2, r7
    7a8a:	4b07      	ldr	r3, [pc, #28]	; (7aa8 <_svfiprintf_r+0x204>)
    7a8c:	0029      	movs	r1, r5
    7a8e:	9802      	ldr	r0, [sp, #8]
    7a90:	f000 f87a 	bl	7b88 <_printf_i>
    7a94:	e7ea      	b.n	7a6c <_svfiprintf_r+0x1c8>
    7a96:	46c0      	nop			; (mov r8, r8)
    7a98:	000083ac 	.word	0x000083ac
    7a9c:	000083b2 	.word	0x000083b2
    7aa0:	000083b6 	.word	0x000083b6
    7aa4:	00000000 	.word	0x00000000
    7aa8:	000077e1 	.word	0x000077e1

00007aac <_printf_common>:
    7aac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7aae:	0015      	movs	r5, r2
    7ab0:	9301      	str	r3, [sp, #4]
    7ab2:	688a      	ldr	r2, [r1, #8]
    7ab4:	690b      	ldr	r3, [r1, #16]
    7ab6:	9000      	str	r0, [sp, #0]
    7ab8:	000c      	movs	r4, r1
    7aba:	4293      	cmp	r3, r2
    7abc:	da00      	bge.n	7ac0 <_printf_common+0x14>
    7abe:	0013      	movs	r3, r2
    7ac0:	0022      	movs	r2, r4
    7ac2:	602b      	str	r3, [r5, #0]
    7ac4:	3243      	adds	r2, #67	; 0x43
    7ac6:	7812      	ldrb	r2, [r2, #0]
    7ac8:	2a00      	cmp	r2, #0
    7aca:	d001      	beq.n	7ad0 <_printf_common+0x24>
    7acc:	3301      	adds	r3, #1
    7ace:	602b      	str	r3, [r5, #0]
    7ad0:	6823      	ldr	r3, [r4, #0]
    7ad2:	069b      	lsls	r3, r3, #26
    7ad4:	d502      	bpl.n	7adc <_printf_common+0x30>
    7ad6:	682b      	ldr	r3, [r5, #0]
    7ad8:	3302      	adds	r3, #2
    7ada:	602b      	str	r3, [r5, #0]
    7adc:	2706      	movs	r7, #6
    7ade:	6823      	ldr	r3, [r4, #0]
    7ae0:	401f      	ands	r7, r3
    7ae2:	d027      	beq.n	7b34 <_printf_common+0x88>
    7ae4:	0023      	movs	r3, r4
    7ae6:	3343      	adds	r3, #67	; 0x43
    7ae8:	781b      	ldrb	r3, [r3, #0]
    7aea:	1e5a      	subs	r2, r3, #1
    7aec:	4193      	sbcs	r3, r2
    7aee:	6822      	ldr	r2, [r4, #0]
    7af0:	0692      	lsls	r2, r2, #26
    7af2:	d430      	bmi.n	7b56 <_printf_common+0xaa>
    7af4:	0022      	movs	r2, r4
    7af6:	9901      	ldr	r1, [sp, #4]
    7af8:	3243      	adds	r2, #67	; 0x43
    7afa:	9800      	ldr	r0, [sp, #0]
    7afc:	9e08      	ldr	r6, [sp, #32]
    7afe:	47b0      	blx	r6
    7b00:	1c43      	adds	r3, r0, #1
    7b02:	d025      	beq.n	7b50 <_printf_common+0xa4>
    7b04:	2306      	movs	r3, #6
    7b06:	6820      	ldr	r0, [r4, #0]
    7b08:	682a      	ldr	r2, [r5, #0]
    7b0a:	68e1      	ldr	r1, [r4, #12]
    7b0c:	4003      	ands	r3, r0
    7b0e:	2500      	movs	r5, #0
    7b10:	2b04      	cmp	r3, #4
    7b12:	d103      	bne.n	7b1c <_printf_common+0x70>
    7b14:	1a8d      	subs	r5, r1, r2
    7b16:	43eb      	mvns	r3, r5
    7b18:	17db      	asrs	r3, r3, #31
    7b1a:	401d      	ands	r5, r3
    7b1c:	68a3      	ldr	r3, [r4, #8]
    7b1e:	6922      	ldr	r2, [r4, #16]
    7b20:	4293      	cmp	r3, r2
    7b22:	dd01      	ble.n	7b28 <_printf_common+0x7c>
    7b24:	1a9b      	subs	r3, r3, r2
    7b26:	18ed      	adds	r5, r5, r3
    7b28:	2700      	movs	r7, #0
    7b2a:	42bd      	cmp	r5, r7
    7b2c:	d120      	bne.n	7b70 <_printf_common+0xc4>
    7b2e:	2000      	movs	r0, #0
    7b30:	e010      	b.n	7b54 <_printf_common+0xa8>
    7b32:	3701      	adds	r7, #1
    7b34:	68e3      	ldr	r3, [r4, #12]
    7b36:	682a      	ldr	r2, [r5, #0]
    7b38:	1a9b      	subs	r3, r3, r2
    7b3a:	429f      	cmp	r7, r3
    7b3c:	dad2      	bge.n	7ae4 <_printf_common+0x38>
    7b3e:	0022      	movs	r2, r4
    7b40:	2301      	movs	r3, #1
    7b42:	3219      	adds	r2, #25
    7b44:	9901      	ldr	r1, [sp, #4]
    7b46:	9800      	ldr	r0, [sp, #0]
    7b48:	9e08      	ldr	r6, [sp, #32]
    7b4a:	47b0      	blx	r6
    7b4c:	1c43      	adds	r3, r0, #1
    7b4e:	d1f0      	bne.n	7b32 <_printf_common+0x86>
    7b50:	2001      	movs	r0, #1
    7b52:	4240      	negs	r0, r0
    7b54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    7b56:	2030      	movs	r0, #48	; 0x30
    7b58:	18e1      	adds	r1, r4, r3
    7b5a:	3143      	adds	r1, #67	; 0x43
    7b5c:	7008      	strb	r0, [r1, #0]
    7b5e:	0021      	movs	r1, r4
    7b60:	1c5a      	adds	r2, r3, #1
    7b62:	3145      	adds	r1, #69	; 0x45
    7b64:	7809      	ldrb	r1, [r1, #0]
    7b66:	18a2      	adds	r2, r4, r2
    7b68:	3243      	adds	r2, #67	; 0x43
    7b6a:	3302      	adds	r3, #2
    7b6c:	7011      	strb	r1, [r2, #0]
    7b6e:	e7c1      	b.n	7af4 <_printf_common+0x48>
    7b70:	0022      	movs	r2, r4
    7b72:	2301      	movs	r3, #1
    7b74:	321a      	adds	r2, #26
    7b76:	9901      	ldr	r1, [sp, #4]
    7b78:	9800      	ldr	r0, [sp, #0]
    7b7a:	9e08      	ldr	r6, [sp, #32]
    7b7c:	47b0      	blx	r6
    7b7e:	1c43      	adds	r3, r0, #1
    7b80:	d0e6      	beq.n	7b50 <_printf_common+0xa4>
    7b82:	3701      	adds	r7, #1
    7b84:	e7d1      	b.n	7b2a <_printf_common+0x7e>
	...

00007b88 <_printf_i>:
    7b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b8a:	b08b      	sub	sp, #44	; 0x2c
    7b8c:	9206      	str	r2, [sp, #24]
    7b8e:	000a      	movs	r2, r1
    7b90:	3243      	adds	r2, #67	; 0x43
    7b92:	9307      	str	r3, [sp, #28]
    7b94:	9005      	str	r0, [sp, #20]
    7b96:	9204      	str	r2, [sp, #16]
    7b98:	7e0a      	ldrb	r2, [r1, #24]
    7b9a:	000c      	movs	r4, r1
    7b9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7b9e:	2a6e      	cmp	r2, #110	; 0x6e
    7ba0:	d100      	bne.n	7ba4 <_printf_i+0x1c>
    7ba2:	e08f      	b.n	7cc4 <_printf_i+0x13c>
    7ba4:	d817      	bhi.n	7bd6 <_printf_i+0x4e>
    7ba6:	2a63      	cmp	r2, #99	; 0x63
    7ba8:	d02c      	beq.n	7c04 <_printf_i+0x7c>
    7baa:	d808      	bhi.n	7bbe <_printf_i+0x36>
    7bac:	2a00      	cmp	r2, #0
    7bae:	d100      	bne.n	7bb2 <_printf_i+0x2a>
    7bb0:	e099      	b.n	7ce6 <_printf_i+0x15e>
    7bb2:	2a58      	cmp	r2, #88	; 0x58
    7bb4:	d054      	beq.n	7c60 <_printf_i+0xd8>
    7bb6:	0026      	movs	r6, r4
    7bb8:	3642      	adds	r6, #66	; 0x42
    7bba:	7032      	strb	r2, [r6, #0]
    7bbc:	e029      	b.n	7c12 <_printf_i+0x8a>
    7bbe:	2a64      	cmp	r2, #100	; 0x64
    7bc0:	d001      	beq.n	7bc6 <_printf_i+0x3e>
    7bc2:	2a69      	cmp	r2, #105	; 0x69
    7bc4:	d1f7      	bne.n	7bb6 <_printf_i+0x2e>
    7bc6:	6821      	ldr	r1, [r4, #0]
    7bc8:	681a      	ldr	r2, [r3, #0]
    7bca:	0608      	lsls	r0, r1, #24
    7bcc:	d523      	bpl.n	7c16 <_printf_i+0x8e>
    7bce:	1d11      	adds	r1, r2, #4
    7bd0:	6019      	str	r1, [r3, #0]
    7bd2:	6815      	ldr	r5, [r2, #0]
    7bd4:	e025      	b.n	7c22 <_printf_i+0x9a>
    7bd6:	2a73      	cmp	r2, #115	; 0x73
    7bd8:	d100      	bne.n	7bdc <_printf_i+0x54>
    7bda:	e088      	b.n	7cee <_printf_i+0x166>
    7bdc:	d808      	bhi.n	7bf0 <_printf_i+0x68>
    7bde:	2a6f      	cmp	r2, #111	; 0x6f
    7be0:	d029      	beq.n	7c36 <_printf_i+0xae>
    7be2:	2a70      	cmp	r2, #112	; 0x70
    7be4:	d1e7      	bne.n	7bb6 <_printf_i+0x2e>
    7be6:	2220      	movs	r2, #32
    7be8:	6809      	ldr	r1, [r1, #0]
    7bea:	430a      	orrs	r2, r1
    7bec:	6022      	str	r2, [r4, #0]
    7bee:	e003      	b.n	7bf8 <_printf_i+0x70>
    7bf0:	2a75      	cmp	r2, #117	; 0x75
    7bf2:	d020      	beq.n	7c36 <_printf_i+0xae>
    7bf4:	2a78      	cmp	r2, #120	; 0x78
    7bf6:	d1de      	bne.n	7bb6 <_printf_i+0x2e>
    7bf8:	0022      	movs	r2, r4
    7bfa:	2178      	movs	r1, #120	; 0x78
    7bfc:	3245      	adds	r2, #69	; 0x45
    7bfe:	7011      	strb	r1, [r2, #0]
    7c00:	4a6c      	ldr	r2, [pc, #432]	; (7db4 <_printf_i+0x22c>)
    7c02:	e030      	b.n	7c66 <_printf_i+0xde>
    7c04:	000e      	movs	r6, r1
    7c06:	681a      	ldr	r2, [r3, #0]
    7c08:	3642      	adds	r6, #66	; 0x42
    7c0a:	1d11      	adds	r1, r2, #4
    7c0c:	6019      	str	r1, [r3, #0]
    7c0e:	6813      	ldr	r3, [r2, #0]
    7c10:	7033      	strb	r3, [r6, #0]
    7c12:	2301      	movs	r3, #1
    7c14:	e079      	b.n	7d0a <_printf_i+0x182>
    7c16:	0649      	lsls	r1, r1, #25
    7c18:	d5d9      	bpl.n	7bce <_printf_i+0x46>
    7c1a:	1d11      	adds	r1, r2, #4
    7c1c:	6019      	str	r1, [r3, #0]
    7c1e:	2300      	movs	r3, #0
    7c20:	5ed5      	ldrsh	r5, [r2, r3]
    7c22:	2d00      	cmp	r5, #0
    7c24:	da03      	bge.n	7c2e <_printf_i+0xa6>
    7c26:	232d      	movs	r3, #45	; 0x2d
    7c28:	9a04      	ldr	r2, [sp, #16]
    7c2a:	426d      	negs	r5, r5
    7c2c:	7013      	strb	r3, [r2, #0]
    7c2e:	4b62      	ldr	r3, [pc, #392]	; (7db8 <_printf_i+0x230>)
    7c30:	270a      	movs	r7, #10
    7c32:	9303      	str	r3, [sp, #12]
    7c34:	e02f      	b.n	7c96 <_printf_i+0x10e>
    7c36:	6820      	ldr	r0, [r4, #0]
    7c38:	6819      	ldr	r1, [r3, #0]
    7c3a:	0605      	lsls	r5, r0, #24
    7c3c:	d503      	bpl.n	7c46 <_printf_i+0xbe>
    7c3e:	1d08      	adds	r0, r1, #4
    7c40:	6018      	str	r0, [r3, #0]
    7c42:	680d      	ldr	r5, [r1, #0]
    7c44:	e005      	b.n	7c52 <_printf_i+0xca>
    7c46:	0640      	lsls	r0, r0, #25
    7c48:	d5f9      	bpl.n	7c3e <_printf_i+0xb6>
    7c4a:	680d      	ldr	r5, [r1, #0]
    7c4c:	1d08      	adds	r0, r1, #4
    7c4e:	6018      	str	r0, [r3, #0]
    7c50:	b2ad      	uxth	r5, r5
    7c52:	4b59      	ldr	r3, [pc, #356]	; (7db8 <_printf_i+0x230>)
    7c54:	2708      	movs	r7, #8
    7c56:	9303      	str	r3, [sp, #12]
    7c58:	2a6f      	cmp	r2, #111	; 0x6f
    7c5a:	d018      	beq.n	7c8e <_printf_i+0x106>
    7c5c:	270a      	movs	r7, #10
    7c5e:	e016      	b.n	7c8e <_printf_i+0x106>
    7c60:	3145      	adds	r1, #69	; 0x45
    7c62:	700a      	strb	r2, [r1, #0]
    7c64:	4a54      	ldr	r2, [pc, #336]	; (7db8 <_printf_i+0x230>)
    7c66:	9203      	str	r2, [sp, #12]
    7c68:	681a      	ldr	r2, [r3, #0]
    7c6a:	6821      	ldr	r1, [r4, #0]
    7c6c:	1d10      	adds	r0, r2, #4
    7c6e:	6018      	str	r0, [r3, #0]
    7c70:	6815      	ldr	r5, [r2, #0]
    7c72:	0608      	lsls	r0, r1, #24
    7c74:	d522      	bpl.n	7cbc <_printf_i+0x134>
    7c76:	07cb      	lsls	r3, r1, #31
    7c78:	d502      	bpl.n	7c80 <_printf_i+0xf8>
    7c7a:	2320      	movs	r3, #32
    7c7c:	4319      	orrs	r1, r3
    7c7e:	6021      	str	r1, [r4, #0]
    7c80:	2710      	movs	r7, #16
    7c82:	2d00      	cmp	r5, #0
    7c84:	d103      	bne.n	7c8e <_printf_i+0x106>
    7c86:	2320      	movs	r3, #32
    7c88:	6822      	ldr	r2, [r4, #0]
    7c8a:	439a      	bics	r2, r3
    7c8c:	6022      	str	r2, [r4, #0]
    7c8e:	0023      	movs	r3, r4
    7c90:	2200      	movs	r2, #0
    7c92:	3343      	adds	r3, #67	; 0x43
    7c94:	701a      	strb	r2, [r3, #0]
    7c96:	6863      	ldr	r3, [r4, #4]
    7c98:	60a3      	str	r3, [r4, #8]
    7c9a:	2b00      	cmp	r3, #0
    7c9c:	db5c      	blt.n	7d58 <_printf_i+0x1d0>
    7c9e:	2204      	movs	r2, #4
    7ca0:	6821      	ldr	r1, [r4, #0]
    7ca2:	4391      	bics	r1, r2
    7ca4:	6021      	str	r1, [r4, #0]
    7ca6:	2d00      	cmp	r5, #0
    7ca8:	d158      	bne.n	7d5c <_printf_i+0x1d4>
    7caa:	9e04      	ldr	r6, [sp, #16]
    7cac:	2b00      	cmp	r3, #0
    7cae:	d064      	beq.n	7d7a <_printf_i+0x1f2>
    7cb0:	0026      	movs	r6, r4
    7cb2:	9b03      	ldr	r3, [sp, #12]
    7cb4:	3642      	adds	r6, #66	; 0x42
    7cb6:	781b      	ldrb	r3, [r3, #0]
    7cb8:	7033      	strb	r3, [r6, #0]
    7cba:	e05e      	b.n	7d7a <_printf_i+0x1f2>
    7cbc:	0648      	lsls	r0, r1, #25
    7cbe:	d5da      	bpl.n	7c76 <_printf_i+0xee>
    7cc0:	b2ad      	uxth	r5, r5
    7cc2:	e7d8      	b.n	7c76 <_printf_i+0xee>
    7cc4:	6809      	ldr	r1, [r1, #0]
    7cc6:	681a      	ldr	r2, [r3, #0]
    7cc8:	0608      	lsls	r0, r1, #24
    7cca:	d505      	bpl.n	7cd8 <_printf_i+0x150>
    7ccc:	1d11      	adds	r1, r2, #4
    7cce:	6019      	str	r1, [r3, #0]
    7cd0:	6813      	ldr	r3, [r2, #0]
    7cd2:	6962      	ldr	r2, [r4, #20]
    7cd4:	601a      	str	r2, [r3, #0]
    7cd6:	e006      	b.n	7ce6 <_printf_i+0x15e>
    7cd8:	0649      	lsls	r1, r1, #25
    7cda:	d5f7      	bpl.n	7ccc <_printf_i+0x144>
    7cdc:	1d11      	adds	r1, r2, #4
    7cde:	6019      	str	r1, [r3, #0]
    7ce0:	6813      	ldr	r3, [r2, #0]
    7ce2:	8aa2      	ldrh	r2, [r4, #20]
    7ce4:	801a      	strh	r2, [r3, #0]
    7ce6:	2300      	movs	r3, #0
    7ce8:	9e04      	ldr	r6, [sp, #16]
    7cea:	6123      	str	r3, [r4, #16]
    7cec:	e054      	b.n	7d98 <_printf_i+0x210>
    7cee:	681a      	ldr	r2, [r3, #0]
    7cf0:	1d11      	adds	r1, r2, #4
    7cf2:	6019      	str	r1, [r3, #0]
    7cf4:	6816      	ldr	r6, [r2, #0]
    7cf6:	2100      	movs	r1, #0
    7cf8:	6862      	ldr	r2, [r4, #4]
    7cfa:	0030      	movs	r0, r6
    7cfc:	f000 f85e 	bl	7dbc <memchr>
    7d00:	2800      	cmp	r0, #0
    7d02:	d001      	beq.n	7d08 <_printf_i+0x180>
    7d04:	1b80      	subs	r0, r0, r6
    7d06:	6060      	str	r0, [r4, #4]
    7d08:	6863      	ldr	r3, [r4, #4]
    7d0a:	6123      	str	r3, [r4, #16]
    7d0c:	2300      	movs	r3, #0
    7d0e:	9a04      	ldr	r2, [sp, #16]
    7d10:	7013      	strb	r3, [r2, #0]
    7d12:	e041      	b.n	7d98 <_printf_i+0x210>
    7d14:	6923      	ldr	r3, [r4, #16]
    7d16:	0032      	movs	r2, r6
    7d18:	9906      	ldr	r1, [sp, #24]
    7d1a:	9805      	ldr	r0, [sp, #20]
    7d1c:	9d07      	ldr	r5, [sp, #28]
    7d1e:	47a8      	blx	r5
    7d20:	1c43      	adds	r3, r0, #1
    7d22:	d043      	beq.n	7dac <_printf_i+0x224>
    7d24:	6823      	ldr	r3, [r4, #0]
    7d26:	2500      	movs	r5, #0
    7d28:	079b      	lsls	r3, r3, #30
    7d2a:	d40f      	bmi.n	7d4c <_printf_i+0x1c4>
    7d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7d2e:	68e0      	ldr	r0, [r4, #12]
    7d30:	4298      	cmp	r0, r3
    7d32:	da3d      	bge.n	7db0 <_printf_i+0x228>
    7d34:	0018      	movs	r0, r3
    7d36:	e03b      	b.n	7db0 <_printf_i+0x228>
    7d38:	0022      	movs	r2, r4
    7d3a:	2301      	movs	r3, #1
    7d3c:	3219      	adds	r2, #25
    7d3e:	9906      	ldr	r1, [sp, #24]
    7d40:	9805      	ldr	r0, [sp, #20]
    7d42:	9e07      	ldr	r6, [sp, #28]
    7d44:	47b0      	blx	r6
    7d46:	1c43      	adds	r3, r0, #1
    7d48:	d030      	beq.n	7dac <_printf_i+0x224>
    7d4a:	3501      	adds	r5, #1
    7d4c:	68e3      	ldr	r3, [r4, #12]
    7d4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7d50:	1a9b      	subs	r3, r3, r2
    7d52:	429d      	cmp	r5, r3
    7d54:	dbf0      	blt.n	7d38 <_printf_i+0x1b0>
    7d56:	e7e9      	b.n	7d2c <_printf_i+0x1a4>
    7d58:	2d00      	cmp	r5, #0
    7d5a:	d0a9      	beq.n	7cb0 <_printf_i+0x128>
    7d5c:	9e04      	ldr	r6, [sp, #16]
    7d5e:	0028      	movs	r0, r5
    7d60:	0039      	movs	r1, r7
    7d62:	f7fc febf 	bl	4ae4 <__aeabi_uidivmod>
    7d66:	9b03      	ldr	r3, [sp, #12]
    7d68:	3e01      	subs	r6, #1
    7d6a:	5c5b      	ldrb	r3, [r3, r1]
    7d6c:	0028      	movs	r0, r5
    7d6e:	7033      	strb	r3, [r6, #0]
    7d70:	0039      	movs	r1, r7
    7d72:	f7fc fe31 	bl	49d8 <__udivsi3>
    7d76:	1e05      	subs	r5, r0, #0
    7d78:	d1f1      	bne.n	7d5e <_printf_i+0x1d6>
    7d7a:	2f08      	cmp	r7, #8
    7d7c:	d109      	bne.n	7d92 <_printf_i+0x20a>
    7d7e:	6823      	ldr	r3, [r4, #0]
    7d80:	07db      	lsls	r3, r3, #31
    7d82:	d506      	bpl.n	7d92 <_printf_i+0x20a>
    7d84:	6863      	ldr	r3, [r4, #4]
    7d86:	6922      	ldr	r2, [r4, #16]
    7d88:	4293      	cmp	r3, r2
    7d8a:	dc02      	bgt.n	7d92 <_printf_i+0x20a>
    7d8c:	2330      	movs	r3, #48	; 0x30
    7d8e:	3e01      	subs	r6, #1
    7d90:	7033      	strb	r3, [r6, #0]
    7d92:	9b04      	ldr	r3, [sp, #16]
    7d94:	1b9b      	subs	r3, r3, r6
    7d96:	6123      	str	r3, [r4, #16]
    7d98:	9b07      	ldr	r3, [sp, #28]
    7d9a:	aa09      	add	r2, sp, #36	; 0x24
    7d9c:	9300      	str	r3, [sp, #0]
    7d9e:	0021      	movs	r1, r4
    7da0:	9b06      	ldr	r3, [sp, #24]
    7da2:	9805      	ldr	r0, [sp, #20]
    7da4:	f7ff fe82 	bl	7aac <_printf_common>
    7da8:	1c43      	adds	r3, r0, #1
    7daa:	d1b3      	bne.n	7d14 <_printf_i+0x18c>
    7dac:	2001      	movs	r0, #1
    7dae:	4240      	negs	r0, r0
    7db0:	b00b      	add	sp, #44	; 0x2c
    7db2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7db4:	000083ce 	.word	0x000083ce
    7db8:	000083bd 	.word	0x000083bd

00007dbc <memchr>:
    7dbc:	b2c9      	uxtb	r1, r1
    7dbe:	1882      	adds	r2, r0, r2
    7dc0:	4290      	cmp	r0, r2
    7dc2:	d101      	bne.n	7dc8 <memchr+0xc>
    7dc4:	2000      	movs	r0, #0
    7dc6:	4770      	bx	lr
    7dc8:	7803      	ldrb	r3, [r0, #0]
    7dca:	428b      	cmp	r3, r1
    7dcc:	d0fb      	beq.n	7dc6 <memchr+0xa>
    7dce:	3001      	adds	r0, #1
    7dd0:	e7f6      	b.n	7dc0 <memchr+0x4>

00007dd2 <memmove>:
    7dd2:	b510      	push	{r4, lr}
    7dd4:	4288      	cmp	r0, r1
    7dd6:	d902      	bls.n	7dde <memmove+0xc>
    7dd8:	188b      	adds	r3, r1, r2
    7dda:	4298      	cmp	r0, r3
    7ddc:	d308      	bcc.n	7df0 <memmove+0x1e>
    7dde:	2300      	movs	r3, #0
    7de0:	429a      	cmp	r2, r3
    7de2:	d007      	beq.n	7df4 <memmove+0x22>
    7de4:	5ccc      	ldrb	r4, [r1, r3]
    7de6:	54c4      	strb	r4, [r0, r3]
    7de8:	3301      	adds	r3, #1
    7dea:	e7f9      	b.n	7de0 <memmove+0xe>
    7dec:	5c8b      	ldrb	r3, [r1, r2]
    7dee:	5483      	strb	r3, [r0, r2]
    7df0:	3a01      	subs	r2, #1
    7df2:	d2fb      	bcs.n	7dec <memmove+0x1a>
    7df4:	bd10      	pop	{r4, pc}
	...

00007df8 <_free_r>:
    7df8:	b570      	push	{r4, r5, r6, lr}
    7dfa:	0005      	movs	r5, r0
    7dfc:	2900      	cmp	r1, #0
    7dfe:	d010      	beq.n	7e22 <_free_r+0x2a>
    7e00:	1f0c      	subs	r4, r1, #4
    7e02:	6823      	ldr	r3, [r4, #0]
    7e04:	2b00      	cmp	r3, #0
    7e06:	da00      	bge.n	7e0a <_free_r+0x12>
    7e08:	18e4      	adds	r4, r4, r3
    7e0a:	0028      	movs	r0, r5
    7e0c:	f000 f8d4 	bl	7fb8 <__malloc_lock>
    7e10:	4a1d      	ldr	r2, [pc, #116]	; (7e88 <_free_r+0x90>)
    7e12:	6813      	ldr	r3, [r2, #0]
    7e14:	2b00      	cmp	r3, #0
    7e16:	d105      	bne.n	7e24 <_free_r+0x2c>
    7e18:	6063      	str	r3, [r4, #4]
    7e1a:	6014      	str	r4, [r2, #0]
    7e1c:	0028      	movs	r0, r5
    7e1e:	f000 f8cc 	bl	7fba <__malloc_unlock>
    7e22:	bd70      	pop	{r4, r5, r6, pc}
    7e24:	42a3      	cmp	r3, r4
    7e26:	d909      	bls.n	7e3c <_free_r+0x44>
    7e28:	6821      	ldr	r1, [r4, #0]
    7e2a:	1860      	adds	r0, r4, r1
    7e2c:	4283      	cmp	r3, r0
    7e2e:	d1f3      	bne.n	7e18 <_free_r+0x20>
    7e30:	6818      	ldr	r0, [r3, #0]
    7e32:	685b      	ldr	r3, [r3, #4]
    7e34:	1841      	adds	r1, r0, r1
    7e36:	6021      	str	r1, [r4, #0]
    7e38:	e7ee      	b.n	7e18 <_free_r+0x20>
    7e3a:	0013      	movs	r3, r2
    7e3c:	685a      	ldr	r2, [r3, #4]
    7e3e:	2a00      	cmp	r2, #0
    7e40:	d001      	beq.n	7e46 <_free_r+0x4e>
    7e42:	42a2      	cmp	r2, r4
    7e44:	d9f9      	bls.n	7e3a <_free_r+0x42>
    7e46:	6819      	ldr	r1, [r3, #0]
    7e48:	1858      	adds	r0, r3, r1
    7e4a:	42a0      	cmp	r0, r4
    7e4c:	d10b      	bne.n	7e66 <_free_r+0x6e>
    7e4e:	6820      	ldr	r0, [r4, #0]
    7e50:	1809      	adds	r1, r1, r0
    7e52:	1858      	adds	r0, r3, r1
    7e54:	6019      	str	r1, [r3, #0]
    7e56:	4282      	cmp	r2, r0
    7e58:	d1e0      	bne.n	7e1c <_free_r+0x24>
    7e5a:	6810      	ldr	r0, [r2, #0]
    7e5c:	6852      	ldr	r2, [r2, #4]
    7e5e:	1841      	adds	r1, r0, r1
    7e60:	6019      	str	r1, [r3, #0]
    7e62:	605a      	str	r2, [r3, #4]
    7e64:	e7da      	b.n	7e1c <_free_r+0x24>
    7e66:	42a0      	cmp	r0, r4
    7e68:	d902      	bls.n	7e70 <_free_r+0x78>
    7e6a:	230c      	movs	r3, #12
    7e6c:	602b      	str	r3, [r5, #0]
    7e6e:	e7d5      	b.n	7e1c <_free_r+0x24>
    7e70:	6821      	ldr	r1, [r4, #0]
    7e72:	1860      	adds	r0, r4, r1
    7e74:	4282      	cmp	r2, r0
    7e76:	d103      	bne.n	7e80 <_free_r+0x88>
    7e78:	6810      	ldr	r0, [r2, #0]
    7e7a:	6852      	ldr	r2, [r2, #4]
    7e7c:	1841      	adds	r1, r0, r1
    7e7e:	6021      	str	r1, [r4, #0]
    7e80:	6062      	str	r2, [r4, #4]
    7e82:	605c      	str	r4, [r3, #4]
    7e84:	e7ca      	b.n	7e1c <_free_r+0x24>
    7e86:	46c0      	nop			; (mov r8, r8)
    7e88:	200052c8 	.word	0x200052c8

00007e8c <_malloc_r>:
    7e8c:	2303      	movs	r3, #3
    7e8e:	b570      	push	{r4, r5, r6, lr}
    7e90:	1ccd      	adds	r5, r1, #3
    7e92:	439d      	bics	r5, r3
    7e94:	3508      	adds	r5, #8
    7e96:	0006      	movs	r6, r0
    7e98:	2d0c      	cmp	r5, #12
    7e9a:	d21e      	bcs.n	7eda <_malloc_r+0x4e>
    7e9c:	250c      	movs	r5, #12
    7e9e:	42a9      	cmp	r1, r5
    7ea0:	d81d      	bhi.n	7ede <_malloc_r+0x52>
    7ea2:	0030      	movs	r0, r6
    7ea4:	f000 f888 	bl	7fb8 <__malloc_lock>
    7ea8:	4a25      	ldr	r2, [pc, #148]	; (7f40 <_malloc_r+0xb4>)
    7eaa:	6814      	ldr	r4, [r2, #0]
    7eac:	0021      	movs	r1, r4
    7eae:	2900      	cmp	r1, #0
    7eb0:	d119      	bne.n	7ee6 <_malloc_r+0x5a>
    7eb2:	4c24      	ldr	r4, [pc, #144]	; (7f44 <_malloc_r+0xb8>)
    7eb4:	6823      	ldr	r3, [r4, #0]
    7eb6:	2b00      	cmp	r3, #0
    7eb8:	d103      	bne.n	7ec2 <_malloc_r+0x36>
    7eba:	0030      	movs	r0, r6
    7ebc:	f000 f86a 	bl	7f94 <_sbrk_r>
    7ec0:	6020      	str	r0, [r4, #0]
    7ec2:	0029      	movs	r1, r5
    7ec4:	0030      	movs	r0, r6
    7ec6:	f000 f865 	bl	7f94 <_sbrk_r>
    7eca:	1c43      	adds	r3, r0, #1
    7ecc:	d12c      	bne.n	7f28 <_malloc_r+0x9c>
    7ece:	230c      	movs	r3, #12
    7ed0:	0030      	movs	r0, r6
    7ed2:	6033      	str	r3, [r6, #0]
    7ed4:	f000 f871 	bl	7fba <__malloc_unlock>
    7ed8:	e003      	b.n	7ee2 <_malloc_r+0x56>
    7eda:	2d00      	cmp	r5, #0
    7edc:	dadf      	bge.n	7e9e <_malloc_r+0x12>
    7ede:	230c      	movs	r3, #12
    7ee0:	6033      	str	r3, [r6, #0]
    7ee2:	2000      	movs	r0, #0
    7ee4:	bd70      	pop	{r4, r5, r6, pc}
    7ee6:	680b      	ldr	r3, [r1, #0]
    7ee8:	1b5b      	subs	r3, r3, r5
    7eea:	d41a      	bmi.n	7f22 <_malloc_r+0x96>
    7eec:	2b0b      	cmp	r3, #11
    7eee:	d903      	bls.n	7ef8 <_malloc_r+0x6c>
    7ef0:	600b      	str	r3, [r1, #0]
    7ef2:	18cc      	adds	r4, r1, r3
    7ef4:	6025      	str	r5, [r4, #0]
    7ef6:	e003      	b.n	7f00 <_malloc_r+0x74>
    7ef8:	428c      	cmp	r4, r1
    7efa:	d10e      	bne.n	7f1a <_malloc_r+0x8e>
    7efc:	6863      	ldr	r3, [r4, #4]
    7efe:	6013      	str	r3, [r2, #0]
    7f00:	0030      	movs	r0, r6
    7f02:	f000 f85a 	bl	7fba <__malloc_unlock>
    7f06:	0020      	movs	r0, r4
    7f08:	2207      	movs	r2, #7
    7f0a:	300b      	adds	r0, #11
    7f0c:	1d23      	adds	r3, r4, #4
    7f0e:	4390      	bics	r0, r2
    7f10:	1ac3      	subs	r3, r0, r3
    7f12:	d0e7      	beq.n	7ee4 <_malloc_r+0x58>
    7f14:	425a      	negs	r2, r3
    7f16:	50e2      	str	r2, [r4, r3]
    7f18:	e7e4      	b.n	7ee4 <_malloc_r+0x58>
    7f1a:	684b      	ldr	r3, [r1, #4]
    7f1c:	6063      	str	r3, [r4, #4]
    7f1e:	000c      	movs	r4, r1
    7f20:	e7ee      	b.n	7f00 <_malloc_r+0x74>
    7f22:	000c      	movs	r4, r1
    7f24:	6849      	ldr	r1, [r1, #4]
    7f26:	e7c2      	b.n	7eae <_malloc_r+0x22>
    7f28:	2303      	movs	r3, #3
    7f2a:	1cc4      	adds	r4, r0, #3
    7f2c:	439c      	bics	r4, r3
    7f2e:	42a0      	cmp	r0, r4
    7f30:	d0e0      	beq.n	7ef4 <_malloc_r+0x68>
    7f32:	1a21      	subs	r1, r4, r0
    7f34:	0030      	movs	r0, r6
    7f36:	f000 f82d 	bl	7f94 <_sbrk_r>
    7f3a:	1c43      	adds	r3, r0, #1
    7f3c:	d1da      	bne.n	7ef4 <_malloc_r+0x68>
    7f3e:	e7c6      	b.n	7ece <_malloc_r+0x42>
    7f40:	200052c8 	.word	0x200052c8
    7f44:	200052cc 	.word	0x200052cc

00007f48 <_realloc_r>:
    7f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f4a:	0007      	movs	r7, r0
    7f4c:	000d      	movs	r5, r1
    7f4e:	0016      	movs	r6, r2
    7f50:	2900      	cmp	r1, #0
    7f52:	d105      	bne.n	7f60 <_realloc_r+0x18>
    7f54:	0011      	movs	r1, r2
    7f56:	f7ff ff99 	bl	7e8c <_malloc_r>
    7f5a:	0004      	movs	r4, r0
    7f5c:	0020      	movs	r0, r4
    7f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7f60:	2a00      	cmp	r2, #0
    7f62:	d103      	bne.n	7f6c <_realloc_r+0x24>
    7f64:	f7ff ff48 	bl	7df8 <_free_r>
    7f68:	0034      	movs	r4, r6
    7f6a:	e7f7      	b.n	7f5c <_realloc_r+0x14>
    7f6c:	f000 f826 	bl	7fbc <_malloc_usable_size_r>
    7f70:	002c      	movs	r4, r5
    7f72:	4286      	cmp	r6, r0
    7f74:	d9f2      	bls.n	7f5c <_realloc_r+0x14>
    7f76:	0031      	movs	r1, r6
    7f78:	0038      	movs	r0, r7
    7f7a:	f7ff ff87 	bl	7e8c <_malloc_r>
    7f7e:	1e04      	subs	r4, r0, #0
    7f80:	d0ec      	beq.n	7f5c <_realloc_r+0x14>
    7f82:	0029      	movs	r1, r5
    7f84:	0032      	movs	r2, r6
    7f86:	f7ff fbc5 	bl	7714 <memcpy>
    7f8a:	0029      	movs	r1, r5
    7f8c:	0038      	movs	r0, r7
    7f8e:	f7ff ff33 	bl	7df8 <_free_r>
    7f92:	e7e3      	b.n	7f5c <_realloc_r+0x14>

00007f94 <_sbrk_r>:
    7f94:	2300      	movs	r3, #0
    7f96:	b570      	push	{r4, r5, r6, lr}
    7f98:	4c06      	ldr	r4, [pc, #24]	; (7fb4 <_sbrk_r+0x20>)
    7f9a:	0005      	movs	r5, r0
    7f9c:	0008      	movs	r0, r1
    7f9e:	6023      	str	r3, [r4, #0]
    7fa0:	f7fc fcc0 	bl	4924 <_sbrk>
    7fa4:	1c43      	adds	r3, r0, #1
    7fa6:	d103      	bne.n	7fb0 <_sbrk_r+0x1c>
    7fa8:	6823      	ldr	r3, [r4, #0]
    7faa:	2b00      	cmp	r3, #0
    7fac:	d000      	beq.n	7fb0 <_sbrk_r+0x1c>
    7fae:	602b      	str	r3, [r5, #0]
    7fb0:	bd70      	pop	{r4, r5, r6, pc}
    7fb2:	46c0      	nop			; (mov r8, r8)
    7fb4:	20005334 	.word	0x20005334

00007fb8 <__malloc_lock>:
    7fb8:	4770      	bx	lr

00007fba <__malloc_unlock>:
    7fba:	4770      	bx	lr

00007fbc <_malloc_usable_size_r>:
    7fbc:	1f0b      	subs	r3, r1, #4
    7fbe:	681b      	ldr	r3, [r3, #0]
    7fc0:	1f18      	subs	r0, r3, #4
    7fc2:	2b00      	cmp	r3, #0
    7fc4:	da01      	bge.n	7fca <_malloc_usable_size_r+0xe>
    7fc6:	580b      	ldr	r3, [r1, r0]
    7fc8:	18c0      	adds	r0, r0, r3
    7fca:	4770      	bx	lr
    7fcc:	00000326 	.word	0x00000326
    7fd0:	00000572 	.word	0x00000572
    7fd4:	00000572 	.word	0x00000572
    7fd8:	00000572 	.word	0x00000572
    7fdc:	00000572 	.word	0x00000572
    7fe0:	00000572 	.word	0x00000572
    7fe4:	00000572 	.word	0x00000572
    7fe8:	00000572 	.word	0x00000572
    7fec:	00000572 	.word	0x00000572
    7ff0:	00000572 	.word	0x00000572
    7ff4:	00000572 	.word	0x00000572
    7ff8:	00000572 	.word	0x00000572
    7ffc:	00000572 	.word	0x00000572
    8000:	00000572 	.word	0x00000572
    8004:	00000572 	.word	0x00000572
    8008:	00000572 	.word	0x00000572
    800c:	0000030e 	.word	0x0000030e
    8010:	00000572 	.word	0x00000572
    8014:	00000572 	.word	0x00000572
    8018:	00000572 	.word	0x00000572
    801c:	00000572 	.word	0x00000572
    8020:	00000572 	.word	0x00000572
    8024:	00000572 	.word	0x00000572
    8028:	00000572 	.word	0x00000572
    802c:	00000572 	.word	0x00000572
    8030:	00000572 	.word	0x00000572
    8034:	00000572 	.word	0x00000572
    8038:	00000572 	.word	0x00000572
    803c:	00000572 	.word	0x00000572
    8040:	00000572 	.word	0x00000572
    8044:	00000572 	.word	0x00000572
    8048:	00000572 	.word	0x00000572
    804c:	0000031e 	.word	0x0000031e
    8050:	00000572 	.word	0x00000572
    8054:	00000572 	.word	0x00000572
    8058:	00000572 	.word	0x00000572
    805c:	00000572 	.word	0x00000572
    8060:	00000572 	.word	0x00000572
    8064:	00000572 	.word	0x00000572
    8068:	00000572 	.word	0x00000572
    806c:	00000572 	.word	0x00000572
    8070:	00000572 	.word	0x00000572
    8074:	00000572 	.word	0x00000572
    8078:	00000572 	.word	0x00000572
    807c:	00000572 	.word	0x00000572
    8080:	00000572 	.word	0x00000572
    8084:	00000572 	.word	0x00000572
    8088:	00000572 	.word	0x00000572
    808c:	00000316 	.word	0x00000316
    8090:	0000032e 	.word	0x0000032e
    8094:	000002f6 	.word	0x000002f6
    8098:	00000306 	.word	0x00000306
    809c:	000002fe 	.word	0x000002fe
    80a0:	00000002 	.word	0x00000002
    80a4:	00000003 	.word	0x00000003
    80a8:	00000028 	.word	0x00000028
    80ac:	00000029 	.word	0x00000029
    80b0:	00000004 	.word	0x00000004
    80b4:	00000005 	.word	0x00000005
    80b8:	00000006 	.word	0x00000006
    80bc:	00000007 	.word	0x00000007
    80c0:	0000ffff 	.word	0x0000ffff
    80c4:	0000ffff 	.word	0x0000ffff
    80c8:	00000022 	.word	0x00000022
    80cc:	00000023 	.word	0x00000023
    80d0:	0000ffff 	.word	0x0000ffff
    80d4:	0000ffff 	.word	0x0000ffff
    80d8:	0000ffff 	.word	0x0000ffff
    80dc:	0000ffff 	.word	0x0000ffff
    80e0:	00000008 	.word	0x00000008
    80e4:	00000009 	.word	0x00000009
    80e8:	0000000a 	.word	0x0000000a
    80ec:	0000000b 	.word	0x0000000b
    80f0:	20776f4c 	.word	0x20776f4c
    80f4:	74736f43 	.word	0x74736f43
    80f8:	6e655620 	.word	0x6e655620
    80fc:	616c6974 	.word	0x616c6974
    8100:	00726f74 	.word	0x00726f74
    8104:	4f525245 	.word	0x4f525245
    8108:	003a5352 	.word	0x003a5352
    810c:	574f4c46 	.word	0x574f4c46
    8110:	00000000 	.word	0x00000000
    8114:	53455250 	.word	0x53455250
    8118:	534e5320 	.word	0x534e5320
    811c:	00000000 	.word	0x00000000
    8120:	20544f4d 	.word	0x20544f4d
    8124:	4c494146 	.word	0x4c494146
    8128:	00000000 	.word	0x00000000
    812c:	20544f4d 	.word	0x20544f4d
    8130:	504d4554 	.word	0x504d4554
    8134:	00000000 	.word	0x00000000
    8138:	54544553 	.word	0x54544553
    813c:	414f4c20 	.word	0x414f4c20
    8140:	00000044 	.word	0x00000044
    8144:	49522050 	.word	0x49522050
    8148:	00004553 	.word	0x00004553
    814c:	544e4556 	.word	0x544e4556
    8150:	004e4f3a 	.word	0x004e4f3a
    8154:	544e4556 	.word	0x544e4556
    8158:	46464f3a 	.word	0x46464f3a
    815c:	00000000 	.word	0x00000000
    8160:	69253a56 	.word	0x69253a56
    8164:	00006c6d 	.word	0x00006c6d
    8168:	20544553 	.word	0x20544553
    816c:	3a4d5042 	.word	0x3a4d5042
    8170:	00006925 	.word	0x00006925
    8174:	20544553 	.word	0x20544553
    8178:	50454550 	.word	0x50454550
    817c:	6369253a 	.word	0x6369253a
    8180:	3032486d 	.word	0x3032486d
    8184:	00000000 	.word	0x00000000
    8188:	20544553 	.word	0x20544553
    818c:	3a504950 	.word	0x3a504950
    8190:	6d636925 	.word	0x6d636925
    8194:	00303248 	.word	0x00303248
    8198:	544e4f43 	.word	0x544e4f43
    819c:	004c4f52 	.word	0x004c4f52
    81a0:	00494d48 	.word	0x00494d48
    81a4:	45524353 	.word	0x45524353
    81a8:	545f4e45 	.word	0x545f4e45
    81ac:	00004d49 	.word	0x00004d49
    81b0:	45524353 	.word	0x45524353
    81b4:	435f4e45 	.word	0x435f4e45
    81b8:	00004748 	.word	0x00004748
    81bc:	494e4f4d 	.word	0x494e4f4d
    81c0:	00524f54 	.word	0x00524f54
    81c4:	534e4553 	.word	0x534e4553
    81c8:	0000524f 	.word	0x0000524f
    81cc:	454c4449 	.word	0x454c4449
    81d0:	00000000 	.word	0x00000000
    81d4:	0000385c 	.word	0x0000385c
    81d8:	0000385c 	.word	0x0000385c
    81dc:	0000385c 	.word	0x0000385c
    81e0:	00003828 	.word	0x00003828
    81e4:	0000389e 	.word	0x0000389e
    81e8:	000038b8 	.word	0x000038b8
    81ec:	0000385c 	.word	0x0000385c
    81f0:	0000385c 	.word	0x0000385c
    81f4:	00003828 	.word	0x00003828
    81f8:	0000389e 	.word	0x0000389e
    81fc:	51726d54 	.word	0x51726d54
    8200:	00000000 	.word	0x00000000
    8204:	20726d54 	.word	0x20726d54
    8208:	00637653 	.word	0x00637653
    820c:	42000800 	.word	0x42000800
    8210:	42000c00 	.word	0x42000c00
    8214:	42001000 	.word	0x42001000
    8218:	42001400 	.word	0x42001400
    821c:	42001800 	.word	0x42001800
    8220:	42001c00 	.word	0x42001c00
    8224:	0000416a 	.word	0x0000416a
    8228:	00004166 	.word	0x00004166
    822c:	00004166 	.word	0x00004166
    8230:	000041cc 	.word	0x000041cc
    8234:	000041cc 	.word	0x000041cc
    8238:	0000417e 	.word	0x0000417e
    823c:	00004170 	.word	0x00004170
    8240:	00004184 	.word	0x00004184
    8244:	000041ba 	.word	0x000041ba
    8248:	000042d4 	.word	0x000042d4
    824c:	000042b4 	.word	0x000042b4
    8250:	000042b4 	.word	0x000042b4
    8254:	00004340 	.word	0x00004340
    8258:	000042c6 	.word	0x000042c6
    825c:	000042e2 	.word	0x000042e2
    8260:	000042b8 	.word	0x000042b8
    8264:	000042f0 	.word	0x000042f0
    8268:	00004330 	.word	0x00004330
    826c:	00005090 	.word	0x00005090
    8270:	00005060 	.word	0x00005060
    8274:	00005072 	.word	0x00005072
    8278:	00004fb4 	.word	0x00004fb4
    827c:	00005072 	.word	0x00005072
    8280:	00005056 	.word	0x00005056
    8284:	00005072 	.word	0x00005072
    8288:	00004fb4 	.word	0x00004fb4
    828c:	00005060 	.word	0x00005060
    8290:	00005060 	.word	0x00005060
    8294:	00005056 	.word	0x00005056
    8298:	00004fb4 	.word	0x00004fb4
    829c:	00004fbc 	.word	0x00004fbc
    82a0:	00004fbc 	.word	0x00004fbc
    82a4:	00004fbc 	.word	0x00004fbc
    82a8:	00005078 	.word	0x00005078
    82ac:	00005060 	.word	0x00005060
    82b0:	00005060 	.word	0x00005060
    82b4:	00005034 	.word	0x00005034
    82b8:	00005118 	.word	0x00005118
    82bc:	00005034 	.word	0x00005034
    82c0:	00005056 	.word	0x00005056
    82c4:	00005034 	.word	0x00005034
    82c8:	00005118 	.word	0x00005118
    82cc:	00005060 	.word	0x00005060
    82d0:	00005060 	.word	0x00005060
    82d4:	00005056 	.word	0x00005056
    82d8:	00005118 	.word	0x00005118
    82dc:	00004fbc 	.word	0x00004fbc
    82e0:	00004fbc 	.word	0x00004fbc
    82e4:	00004fbc 	.word	0x00004fbc
    82e8:	00005122 	.word	0x00005122
    82ec:	00005410 	.word	0x00005410
    82f0:	00005360 	.word	0x00005360
    82f4:	00005360 	.word	0x00005360
    82f8:	0000535e 	.word	0x0000535e
    82fc:	00005402 	.word	0x00005402
    8300:	00005402 	.word	0x00005402
    8304:	000053f8 	.word	0x000053f8
    8308:	0000535e 	.word	0x0000535e
    830c:	00005402 	.word	0x00005402
    8310:	000053f8 	.word	0x000053f8
    8314:	00005402 	.word	0x00005402
    8318:	0000535e 	.word	0x0000535e
    831c:	00005408 	.word	0x00005408
    8320:	00005408 	.word	0x00005408
    8324:	00005408 	.word	0x00005408
    8328:	00005498 	.word	0x00005498
    832c:	000061e0 	.word	0x000061e0
    8330:	000061c2 	.word	0x000061c2
    8334:	0000617c 	.word	0x0000617c
    8338:	0000609a 	.word	0x0000609a
    833c:	0000617c 	.word	0x0000617c
    8340:	000061b4 	.word	0x000061b4
    8344:	0000617c 	.word	0x0000617c
    8348:	0000609a 	.word	0x0000609a
    834c:	000061c2 	.word	0x000061c2
    8350:	000061c2 	.word	0x000061c2
    8354:	000061b4 	.word	0x000061b4
    8358:	0000609a 	.word	0x0000609a
    835c:	00006092 	.word	0x00006092
    8360:	00006092 	.word	0x00006092
    8364:	00006092 	.word	0x00006092
    8368:	000063f8 	.word	0x000063f8
    836c:	00006a40 	.word	0x00006a40
    8370:	00006900 	.word	0x00006900
    8374:	00006900 	.word	0x00006900
    8378:	000068fc 	.word	0x000068fc
    837c:	00006a18 	.word	0x00006a18
    8380:	00006a18 	.word	0x00006a18
    8384:	00006a0a 	.word	0x00006a0a
    8388:	000068fc 	.word	0x000068fc
    838c:	00006a18 	.word	0x00006a18
    8390:	00006a0a 	.word	0x00006a0a
    8394:	00006a18 	.word	0x00006a18
    8398:	000068fc 	.word	0x000068fc
    839c:	00006a20 	.word	0x00006a20
    83a0:	00006a20 	.word	0x00006a20
    83a4:	00006a20 	.word	0x00006a20
    83a8:	00006c24 	.word	0x00006c24
    83ac:	2b302d23 	.word	0x2b302d23
    83b0:	6c680020 	.word	0x6c680020
    83b4:	6665004c 	.word	0x6665004c
    83b8:	47464567 	.word	0x47464567
    83bc:	00          	.byte	0x00
    83bd:	30          	.byte	0x30
    83be:	3231      	.short	0x3231
    83c0:	36353433 	.word	0x36353433
    83c4:	41393837 	.word	0x41393837
    83c8:	45444342 	.word	0x45444342
    83cc:	31300046 	.word	0x31300046
    83d0:	35343332 	.word	0x35343332
    83d4:	39383736 	.word	0x39383736
    83d8:	64636261 	.word	0x64636261
    83dc:	00006665 	.word	0x00006665

000083e0 <_init>:
    83e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    83e2:	46c0      	nop			; (mov r8, r8)
    83e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    83e6:	bc08      	pop	{r3}
    83e8:	469e      	mov	lr, r3
    83ea:	4770      	bx	lr

000083ec <__init_array_start>:
    83ec:	000000dd 	.word	0x000000dd

000083f0 <_fini>:
    83f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    83f2:	46c0      	nop			; (mov r8, r8)
    83f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    83f6:	bc08      	pop	{r3}
    83f8:	469e      	mov	lr, r3
    83fa:	4770      	bx	lr

000083fc <__fini_array_start>:
    83fc:	000000b5 	.word	0x000000b5
