{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762990069584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762990069584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 18:27:49 2025 " "Processing started: Wed Nov 12 18:27:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762990069584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990069584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_FPGA -c RISCV_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_FPGA -c RISCV_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990069584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762990069676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762990069676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-rtl " "Found design unit 1: execute-rtl" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072970 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072972 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_control-rtl " "Found design unit 1: branch_control-rtl" {  } { { "hdl/branch_control.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/branch_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072972 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "hdl/branch_control.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/branch_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-rtl " "Found design unit 1: decode-rtl" {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/inst_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/inst_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_fetch-rtl " "Found design unit 1: inst_fetch-rtl" {  } { { "hdl/inst_fetch.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/inst_fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_fetch " "Found entity 1: inst_fetch" {  } { { "hdl/inst_fetch.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/inst_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/riscv_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file hdl/riscv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "hdl/riscv_pkg.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 riscv_pkg-body " "Found design unit 2: riscv_pkg-body" {  } { { "hdl/riscv_pkg.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/riscv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/riscv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_top-rtl " "Found design unit 1: riscv_top-rtl" {  } { { "hdl/riscv_top.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""} { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "hdl/riscv_top.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762990072973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990072973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762990072995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "occupied riscv_top.vhd(13) " "VHDL Signal Declaration warning at riscv_top.vhd(13): used implicit default value for signal \"occupied\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/riscv_top.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990072996 "|riscv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led riscv_top.vhd(14) " "VHDL Signal Declaration warning at riscv_top.vhd(14): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/riscv_top.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990072996 "|riscv_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_left riscv_top.vhd(15) " "VHDL Signal Declaration warning at riscv_top.vhd(15): used implicit default value for signal \"time_left\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/riscv_top.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990072996 "|riscv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_fetch inst_fetch:inst_fetch " "Elaborating entity \"inst_fetch\" for hierarchy \"inst_fetch:inst_fetch\"" {  } { { "hdl/riscv_top.vhd" "inst_fetch" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073004 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_pc inst_fetch.vhd(14) " "VHDL Signal Declaration warning at inst_fetch.vhd(14): used implicit default value for signal \"new_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/inst_fetch.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/inst_fetch.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073004 "|riscv_top|inst_fetch:inst_fetch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruct inst_fetch.vhd(15) " "VHDL Signal Declaration warning at inst_fetch.vhd(15): used implicit default value for signal \"instruct\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/inst_fetch.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/inst_fetch.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073004 "|riscv_top|inst_fetch:inst_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode " "Elaborating entity \"decode\" for hierarchy \"decode:decode\"" {  } { { "hdl/riscv_top.vhd" "decode" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073004 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruct_pass decode.vhd(17) " "VHDL Signal Declaration warning at decode.vhd(17): used implicit default value for signal \"instruct_pass\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_pass decode.vhd(18) " "VHDL Signal Declaration warning at decode.vhd(18): used implicit default value for signal \"pc_pass\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rs1 decode.vhd(19) " "VHDL Signal Declaration warning at decode.vhd(19): used implicit default value for signal \"rs1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rs2 decode.vhd(20) " "VHDL Signal Declaration warning at decode.vhd(20): used implicit default value for signal \"rs2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1_rd decode.vhd(37) " "Verilog HDL or VHDL warning at decode.vhd(37): object \"rs1_rd\" assigned a value but never read" {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2_rd decode.vhd(38) " "Verilog HDL or VHDL warning at decode.vhd(38): object \"rs2_rd\" assigned a value but never read" {  } { { "hdl/decode.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/decode.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|decode:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:execute " "Elaborating entity \"execute\" for hierarchy \"execute:execute\"" {  } { { "hdl/riscv_top.vhd" "execute" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/riscv_top.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruct_pass execute.vhd(20) " "VHDL Signal Declaration warning at execute.vhd(20): used implicit default value for signal \"instruct_pass\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_pass execute.vhd(21) " "VHDL Signal Declaration warning at execute.vhd(21): used implicit default value for signal \"pc_pass\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_w execute.vhd(22) " "VHDL Signal Declaration warning at execute.vhd(22): used implicit default value for signal \"data_w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BrEq execute.vhd(24) " "VHDL Signal Declaration warning at execute.vhd(24): used implicit default value for signal \"BrEq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BrLt execute.vhd(25) " "VHDL Signal Declaration warning at execute.vhd(25): used implicit default value for signal \"BrLt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762990073005 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm execute.vhd(48) " "VHDL Process Statement warning at execute.vhd(48): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762990073006 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1 execute.vhd(73) " "VHDL Process Statement warning at execute.vhd(73): signal \"rs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073006 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc execute.vhd(75) " "VHDL Process Statement warning at execute.vhd(75): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073006 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2 execute.vhd(91) " "VHDL Process Statement warning at execute.vhd(91): signal \"rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073007 "|riscv_top|execute:execute"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm execute.vhd(93) " "VHDL Process Statement warning at execute.vhd(93): signal \"imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073007 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] execute.vhd(48) " "Inferred latch for \"imm\[0\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] execute.vhd(48) " "Inferred latch for \"imm\[1\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] execute.vhd(48) " "Inferred latch for \"imm\[2\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] execute.vhd(48) " "Inferred latch for \"imm\[3\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] execute.vhd(48) " "Inferred latch for \"imm\[4\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] execute.vhd(48) " "Inferred latch for \"imm\[5\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] execute.vhd(48) " "Inferred latch for \"imm\[6\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] execute.vhd(48) " "Inferred latch for \"imm\[7\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] execute.vhd(48) " "Inferred latch for \"imm\[8\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] execute.vhd(48) " "Inferred latch for \"imm\[9\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] execute.vhd(48) " "Inferred latch for \"imm\[10\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] execute.vhd(48) " "Inferred latch for \"imm\[11\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] execute.vhd(48) " "Inferred latch for \"imm\[12\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] execute.vhd(48) " "Inferred latch for \"imm\[13\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] execute.vhd(48) " "Inferred latch for \"imm\[14\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] execute.vhd(48) " "Inferred latch for \"imm\[15\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] execute.vhd(48) " "Inferred latch for \"imm\[16\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] execute.vhd(48) " "Inferred latch for \"imm\[17\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] execute.vhd(48) " "Inferred latch for \"imm\[18\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] execute.vhd(48) " "Inferred latch for \"imm\[19\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] execute.vhd(48) " "Inferred latch for \"imm\[20\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] execute.vhd(48) " "Inferred latch for \"imm\[21\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] execute.vhd(48) " "Inferred latch for \"imm\[22\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] execute.vhd(48) " "Inferred latch for \"imm\[23\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] execute.vhd(48) " "Inferred latch for \"imm\[24\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] execute.vhd(48) " "Inferred latch for \"imm\[25\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] execute.vhd(48) " "Inferred latch for \"imm\[26\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073009 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] execute.vhd(48) " "Inferred latch for \"imm\[27\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073010 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] execute.vhd(48) " "Inferred latch for \"imm\[28\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073010 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] execute.vhd(48) " "Inferred latch for \"imm\[29\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073010 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] execute.vhd(48) " "Inferred latch for \"imm\[30\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073010 "|riscv_top|execute:execute"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] execute.vhd(48) " "Inferred latch for \"imm\[31\]\" at execute.vhd(48)" {  } { { "hdl/execute.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073010 "|riscv_top|execute:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:execute\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"execute:execute\|alu:u_alu\"" {  } { { "hdl/execute.vhd" "u_alu" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(40) " "VHDL Process Statement warning at alu.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(40) " "VHDL Process Statement warning at alu.vhd(40): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073020 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(55) " "VHDL Process Statement warning at alu.vhd(55): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(55) " "VHDL Process Statement warning at alu.vhd(55): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073021 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(65) " "VHDL Process Statement warning at alu.vhd(65): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(65) " "VHDL Process Statement warning at alu.vhd(65): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(66) " "VHDL Process Statement warning at alu.vhd(66): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(66) " "VHDL Process Statement warning at alu.vhd(66): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073022 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(82) " "VHDL Process Statement warning at alu.vhd(82): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(82) " "VHDL Process Statement warning at alu.vhd(82): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(101) " "VHDL Process Statement warning at alu.vhd(101): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(101) " "VHDL Process Statement warning at alu.vhd(101): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(103) " "VHDL Process Statement warning at alu.vhd(103): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(103) " "VHDL Process Statement warning at alu.vhd(103): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(107) " "VHDL Process Statement warning at alu.vhd(107): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(108) " "VHDL Process Statement warning at alu.vhd(108): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(108) " "VHDL Process Statement warning at alu.vhd(108): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073023 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(114) " "VHDL Process Statement warning at alu.vhd(114): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(114) " "VHDL Process Statement warning at alu.vhd(114): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(119) " "VHDL Process Statement warning at alu.vhd(119): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(119) " "VHDL Process Statement warning at alu.vhd(119): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(127) " "VHDL Process Statement warning at alu.vhd(127): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(127) " "VHDL Process Statement warning at alu.vhd(127): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(138) " "VHDL Process Statement warning at alu.vhd(138): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(138) " "VHDL Process Statement warning at alu.vhd(138): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(142) " "VHDL Process Statement warning at alu.vhd(142): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(142) " "VHDL Process Statement warning at alu.vhd(142): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(147) " "VHDL Process Statement warning at alu.vhd(147): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(147) " "VHDL Process Statement warning at alu.vhd(147): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(152) " "VHDL Process Statement warning at alu.vhd(152): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(152) " "VHDL Process Statement warning at alu.vhd(152): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(156) " "VHDL Process Statement warning at alu.vhd(156): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(156) " "VHDL Process Statement warning at alu.vhd(156): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A alu.vhd(160) " "VHDL Process Statement warning at alu.vhd(160): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(160) " "VHDL Process Statement warning at alu.vhd(160): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B alu.vhd(164) " "VHDL Process Statement warning at alu.vhd(164): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762990073024 "|riscv_top|execute:execute|alu:u_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu.vhd(29) " "VHDL Process Statement warning at alu.vhd(29): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762990073025 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.vhd(29) " "Inferred latch for \"result\[0\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073027 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.vhd(29) " "Inferred latch for \"result\[1\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073027 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.vhd(29) " "Inferred latch for \"result\[2\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073028 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.vhd(29) " "Inferred latch for \"result\[3\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073028 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.vhd(29) " "Inferred latch for \"result\[4\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073028 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.vhd(29) " "Inferred latch for \"result\[5\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073029 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.vhd(29) " "Inferred latch for \"result\[6\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073029 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.vhd(29) " "Inferred latch for \"result\[7\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073030 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.vhd(29) " "Inferred latch for \"result\[8\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073030 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.vhd(29) " "Inferred latch for \"result\[9\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073030 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.vhd(29) " "Inferred latch for \"result\[10\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073031 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.vhd(29) " "Inferred latch for \"result\[11\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073031 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.vhd(29) " "Inferred latch for \"result\[12\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073032 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.vhd(29) " "Inferred latch for \"result\[13\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073032 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.vhd(29) " "Inferred latch for \"result\[14\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073032 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.vhd(29) " "Inferred latch for \"result\[15\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073033 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.vhd(29) " "Inferred latch for \"result\[16\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073033 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.vhd(29) " "Inferred latch for \"result\[17\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073034 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.vhd(29) " "Inferred latch for \"result\[18\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073034 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.vhd(29) " "Inferred latch for \"result\[19\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073034 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.vhd(29) " "Inferred latch for \"result\[20\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073035 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.vhd(29) " "Inferred latch for \"result\[21\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073035 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.vhd(29) " "Inferred latch for \"result\[22\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073036 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.vhd(29) " "Inferred latch for \"result\[23\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073036 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.vhd(29) " "Inferred latch for \"result\[24\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073036 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.vhd(29) " "Inferred latch for \"result\[25\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073037 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.vhd(29) " "Inferred latch for \"result\[26\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073037 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.vhd(29) " "Inferred latch for \"result\[27\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073038 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.vhd(29) " "Inferred latch for \"result\[28\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073038 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.vhd(29) " "Inferred latch for \"result\[29\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073038 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.vhd(29) " "Inferred latch for \"result\[30\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073039 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.vhd(29) " "Inferred latch for \"result\[31\]\" at alu.vhd(29)" {  } { { "hdl/alu.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/alu.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073039 "|riscv_top|execute:execute|alu:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control execute:execute\|branch_control:u_bc " "Elaborating entity \"branch_control\" for hierarchy \"execute:execute\|branch_control:u_bc\"" {  } { { "hdl/execute.vhd" "u_bc" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073108 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "branch_control.vhd(29) " "VHDL Case Statement error at branch_control.vhd(29): Case Statement choices must cover all possible values of expression" {  } { { "hdl/branch_control.vhd" "" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/branch_control.vhd" 29 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1762990073108 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "execute:execute\|branch_control:u_bc " "Can't elaborate user hierarchy \"execute:execute\|branch_control:u_bc\"" {  } { { "hdl/execute.vhd" "u_bc" { Text "/eecs/home/nvukosa/RISCV_FPGA/hdl/execute.vhd" 120 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762990073108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 76 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762990073172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 12 18:27:53 2025 " "Processing ended: Wed Nov 12 18:27:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762990073172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762990073172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762990073172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073172 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 76 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 76 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762990073257 ""}
