<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_165_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="icmp_ln10" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_171_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="add_ln10_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_220_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="add_ln10" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_186_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="icmp_ln11" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_fu_192_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="select_ln10" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln10_1_fu_226_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="select_ln10_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln13_fu_257_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="sub_ln13" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln10_fu_263_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="xor_ln10" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_200_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12" VARIABLE="icmp_ln12" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln10_fu_268_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:10" VARIABLE="and_ln10" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_206_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="add_ln11" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln11_fu_273_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="or_ln11" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_fu_278_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="select_ln11" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_1_fu_285_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="select_ln11_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln13_1_fu_311_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="sub_ln13_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_317_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="add_ln13_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_2_fu_332_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="add_ln13_2" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_3_fu_343_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="add_ln13_3" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_352_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="addr_cmp" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_408_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="reuse_select" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_414_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="add_ln13" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_420_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="icmp_ln13" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_424_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:13" VARIABLE="select_ln13" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_363_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:12" VARIABLE="add_ln12" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_369_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="add_ln11_1" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln11_2_fu_374_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/floyd_warshall/floyd_warshall_slow.cpp:11" VARIABLE="select_ln11_2" MODULE="floyd_warshall" LOOP="VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
