
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003b9 	.word	0x080003b9
 8000008:	080003bb 	.word	0x080003bb
 800000c:	080003bb 	.word	0x080003bb
 8000010:	080003bb 	.word	0x080003bb
 8000014:	080003bb 	.word	0x080003bb
 8000018:	080003bb 	.word	0x080003bb
 800001c:	080003bb 	.word	0x080003bb
 8000020:	080003bb 	.word	0x080003bb
 8000024:	080003bb 	.word	0x080003bb
 8000028:	080003bb 	.word	0x080003bb
 800002c:	08004951 	.word	0x08004951
 8000030:	080003bb 	.word	0x080003bb
 8000034:	080003bb 	.word	0x080003bb
 8000038:	080003bb 	.word	0x080003bb
 800003c:	080003bb 	.word	0x080003bb
 8000040:	080003bb 	.word	0x080003bb
 8000044:	080003bb 	.word	0x080003bb
 8000048:	080003bb 	.word	0x080003bb
 800004c:	080003bb 	.word	0x080003bb
 8000050:	080003bb 	.word	0x080003bb
 8000054:	080003bb 	.word	0x080003bb
 8000058:	080003bb 	.word	0x080003bb
 800005c:	080003bb 	.word	0x080003bb
 8000060:	080003bb 	.word	0x080003bb
 8000064:	080003bb 	.word	0x080003bb
 8000068:	080003bb 	.word	0x080003bb
 800006c:	08001e71 	.word	0x08001e71
 8000070:	08001eb1 	.word	0x08001eb1
 8000074:	08001ef1 	.word	0x08001ef1
 8000078:	08001f31 	.word	0x08001f31
 800007c:	08001f71 	.word	0x08001f71
 8000080:	08001fb1 	.word	0x08001fb1
 8000084:	08001ff1 	.word	0x08001ff1
 8000088:	08001b81 	.word	0x08001b81
 800008c:	080003bb 	.word	0x080003bb
 8000090:	080003bb 	.word	0x080003bb
 8000094:	080003bb 	.word	0x080003bb
 8000098:	080003bb 	.word	0x080003bb
 800009c:	080003bb 	.word	0x080003bb
 80000a0:	080003bb 	.word	0x080003bb
 80000a4:	080003bb 	.word	0x080003bb
 80000a8:	080003bb 	.word	0x080003bb
 80000ac:	080003bb 	.word	0x080003bb
 80000b0:	08001791 	.word	0x08001791
 80000b4:	080003bb 	.word	0x080003bb
 80000b8:	080003bb 	.word	0x080003bb
 80000bc:	080003bb 	.word	0x080003bb
 80000c0:	080003bb 	.word	0x080003bb
 80000c4:	080003bb 	.word	0x080003bb
 80000c8:	080003bb 	.word	0x080003bb
 80000cc:	080035b1 	.word	0x080035b1
 80000d0:	08003621 	.word	0x08003621
 80000d4:	08001731 	.word	0x08001731
 80000d8:	080003bb 	.word	0x080003bb
 80000dc:	080003bb 	.word	0x080003bb
 80000e0:	080003bb 	.word	0x080003bb
 80000e4:	080003bb 	.word	0x080003bb
 80000e8:	080003bb 	.word	0x080003bb
 80000ec:	080003bb 	.word	0x080003bb
 80000f0:	080003bb 	.word	0x080003bb
 80000f4:	080003bb 	.word	0x080003bb
 80000f8:	080003bb 	.word	0x080003bb
 80000fc:	08002031 	.word	0x08002031
 8000100:	080003bb 	.word	0x080003bb
 8000104:	08001701 	.word	0x08001701
 8000108:	080003bb 	.word	0x080003bb
 800010c:	08003691 	.word	0x08003691
 8000110:	080003bb 	.word	0x080003bb
 8000114:	08001761 	.word	0x08001761
 8000118:	080003bb 	.word	0x080003bb
 800011c:	080003bb 	.word	0x080003bb
 8000120:	08002071 	.word	0x08002071
 8000124:	080020b1 	.word	0x080020b1
 8000128:	080020f1 	.word	0x080020f1
 800012c:	08002131 	.word	0x08002131
 8000130:	08002171 	.word	0x08002171
 8000134:	080003bb 	.word	0x080003bb
 8000138:	080003bb 	.word	0x080003bb
 800013c:	080003bb 	.word	0x080003bb
 8000140:	080003bb 	.word	0x080003bb
 8000144:	080003bb 	.word	0x080003bb
 8000148:	080003bb 	.word	0x080003bb
 800014c:	080003bb 	.word	0x080003bb
 8000150:	080021b1 	.word	0x080021b1
 8000154:	080021f1 	.word	0x080021f1
 8000158:	08002231 	.word	0x08002231
 800015c:	080003bb 	.word	0x080003bb
 8000160:	080003bb 	.word	0x080003bb
 8000164:	080003bb 	.word	0x080003bb
 8000168:	080003bb 	.word	0x080003bb
 800016c:	080003bb 	.word	0x080003bb
 8000170:	080003bb 	.word	0x080003bb
 8000174:	080003bb 	.word	0x080003bb
 8000178:	080003bb 	.word	0x080003bb
 800017c:	080003bb 	.word	0x080003bb
 8000180:	080003bb 	.word	0x080003bb
 8000184:	080003bb 	.word	0x080003bb
 8000188:	080003bb 	.word	0x080003bb
 800018c:	080003bb 	.word	0x080003bb
 8000190:	080003bb 	.word	0x080003bb
 8000194:	08003701 	.word	0x08003701
 8000198:	08003771 	.word	0x08003771
 800019c:	080003bb 	.word	0x080003bb
 80001a0:	080003bb 	.word	0x080003bb
 80001a4:	080003bb 	.word	0x080003bb
 80001a8:	080003bb 	.word	0x080003bb
 80001ac:	080003bb 	.word	0x080003bb
 80001b0:	080003bb 	.word	0x080003bb
 80001b4:	080003bb 	.word	0x080003bb
 80001b8:	080003bb 	.word	0x080003bb
 80001bc:	080003bb 	.word	0x080003bb
 80001c0:	080003bb 	.word	0x080003bb
 80001c4:	080003bb 	.word	0x080003bb
 80001c8:	080003bb 	.word	0x080003bb
 80001cc:	080003bb 	.word	0x080003bb
 80001d0:	080003bb 	.word	0x080003bb
 80001d4:	080027f1 	.word	0x080027f1
 80001d8:	080003bb 	.word	0x080003bb
 80001dc:	080003bb 	.word	0x080003bb
 80001e0:	080003bb 	.word	0x080003bb
 80001e4:	080003bb 	.word	0x080003bb
 80001e8:	080003bb 	.word	0x080003bb
 80001ec:	080003bb 	.word	0x080003bb
 80001f0:	080003bb 	.word	0x080003bb
 80001f4:	080003bb 	.word	0x080003bb
 80001f8:	080003bb 	.word	0x080003bb
 80001fc:	080003bb 	.word	0x080003bb
 8000200:	080003bb 	.word	0x080003bb
 8000204:	080003bb 	.word	0x080003bb
 8000208:	080003bb 	.word	0x080003bb
 800020c:	080003bb 	.word	0x080003bb
 8000210:	080003bb 	.word	0x080003bb
 8000214:	080003bb 	.word	0x080003bb
 8000218:	080003bb 	.word	0x080003bb
 800021c:	080003bb 	.word	0x080003bb
 8000220:	080003bb 	.word	0x080003bb
 8000224:	080003bb 	.word	0x080003bb
 8000228:	080003bb 	.word	0x080003bb
 800022c:	080003bb 	.word	0x080003bb
 8000230:	080003bb 	.word	0x080003bb
 8000234:	080003bb 	.word	0x080003bb
 8000238:	080003bb 	.word	0x080003bb
 800023c:	080003bb 	.word	0x080003bb
 8000240:	080003bb 	.word	0x080003bb
 8000244:	08001c31 	.word	0x08001c31
 8000248:	08001c71 	.word	0x08001c71
 800024c:	08001cb1 	.word	0x08001cb1
 8000250:	08001cf1 	.word	0x08001cf1
 8000254:	08001d31 	.word	0x08001d31
 8000258:	08001d71 	.word	0x08001d71
 800025c:	08001db1 	.word	0x08001db1
 8000260:	08001df1 	.word	0x08001df1
 8000264:	080003bb 	.word	0x080003bb
 8000268:	080003bb 	.word	0x080003bb
 800026c:	080003bb 	.word	0x080003bb
 8000270:	080003bb 	.word	0x080003bb
 8000274:	080003bb 	.word	0x080003bb
 8000278:	080003bb 	.word	0x080003bb
 800027c:	080003bb 	.word	0x080003bb
 8000280:	080003bb 	.word	0x080003bb
 8000284:	080003bb 	.word	0x080003bb
 8000288:	080003bb 	.word	0x080003bb
 800028c:	080003bb 	.word	0x080003bb
 8000290:	080003bb 	.word	0x080003bb
 8000294:	080003bb 	.word	0x080003bb
 8000298:	080003bb 	.word	0x080003bb
 800029c:	080003bb 	.word	0x080003bb
 80002a0:	080003bb 	.word	0x080003bb
 80002a4:	080003bb 	.word	0x080003bb
 80002a8:	080003bb 	.word	0x080003bb
 80002ac:	080003bb 	.word	0x080003bb
 80002b0:	080003bb 	.word	0x080003bb
 80002b4:	080003bb 	.word	0x080003bb
 80002b8:	080003bb 	.word	0x080003bb
 80002bc:	080003bb 	.word	0x080003bb
 80002c0:	080003bb 	.word	0x080003bb
 80002c4:	080003bb 	.word	0x080003bb
 80002c8:	080003bb 	.word	0x080003bb
 80002cc:	080003bb 	.word	0x080003bb
 80002d0:	080003bb 	.word	0x080003bb
 80002d4:	080003bb 	.word	0x080003bb
 80002d8:	080003bb 	.word	0x080003bb
 80002dc:	080003bb 	.word	0x080003bb

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4826      	ldr	r0, [pc, #152]	; (800037c <_crt0_entry+0x9c>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4825      	ldr	r0, [pc, #148]	; (8000380 <_crt0_entry+0xa0>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4825      	ldr	r0, [pc, #148]	; (8000384 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 80002f0:	4925      	ldr	r1, [pc, #148]	; (8000388 <_crt0_entry+0xa8>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 80002f4:	2002      	movs	r0, #2
                msr     CONTROL, r0
 80002f6:	f380 8814 	msr	CONTROL, r0
                isb
 80002fa:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 80002fe:	f000 f90f 	bl	8000520 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000302:	f003 fc15 	bl	8003b30 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000306:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800030a:	4920      	ldr	r1, [pc, #128]	; (800038c <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800030c:	4a1b      	ldr	r2, [pc, #108]	; (800037c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800030e:	4291      	cmp	r1, r2
                itt     lo
 8000310:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000312:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000316:	e7fa      	bcc.n	800030e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000318:	491d      	ldr	r1, [pc, #116]	; (8000390 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800031a:	4a19      	ldr	r2, [pc, #100]	; (8000380 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800031c:	4291      	cmp	r1, r2
                itt     lo
 800031e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000320:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000324:	e7fa      	bcc.n	800031c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000326:	491b      	ldr	r1, [pc, #108]	; (8000394 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000328:	4a1b      	ldr	r2, [pc, #108]	; (8000398 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800032a:	4b1c      	ldr	r3, [pc, #112]	; (800039c <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800032c:	429a      	cmp	r2, r3
                ittt    lo
 800032e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000330:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000334:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000338:	e7f8      	bcc.n	800032c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800033a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800033c:	4918      	ldr	r1, [pc, #96]	; (80003a0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800033e:	4a19      	ldr	r2, [pc, #100]	; (80003a4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000340:	4291      	cmp	r1, r2
                itt     lo
 8000342:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000344:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000348:	e7fa      	bcc.n	8000340 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800034a:	f000 f939 	bl	80005c0 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800034e:	f000 f927 	bl	80005a0 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000352:	4c15      	ldr	r4, [pc, #84]	; (80003a8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000354:	4d15      	ldr	r5, [pc, #84]	; (80003ac <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000356:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000358:	da03      	bge.n	8000362 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800035a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800035e:	4788      	blx	r1
                b       .Linitloop
 8000360:	e7f9      	b.n	8000356 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000362:	f004 fb5d 	bl	8004a20 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000366:	4c12      	ldr	r4, [pc, #72]	; (80003b0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000368:	4d12      	ldr	r5, [pc, #72]	; (80003b4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800036a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800036c:	da03      	bge.n	8000376 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800036e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000372:	4788      	blx	r1
                b       .Lfiniloop
 8000374:	e7f9      	b.n	800036a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000376:	f000 b91b 	b.w	80005b0 <__default_exit>
 800037a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800037c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 8000380:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 8000384:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 8000388:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 800038c:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 8000390:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 8000394:	08004fc0 	.word	0x08004fc0
                ldr     r2, =__data_base__
 8000398:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 800039c:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003a0:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003a4:	24000e68 	.word	0x24000e68
                ldr     r4, =__init_array_base__
 80003a8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003ac:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003b0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003b4:	080002e0 	.word	0x080002e0

080003b8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003b8:	e792      	b.n	80002e0 <_crt0_entry>

080003ba <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003ba:	f000 f800 	bl	80003be <_unhandled_exception>

080003be <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003be:	e7fe      	b.n	80003be <_unhandled_exception>

080003c0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003c4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003c8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003d0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003d0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003d2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003d6:	4628      	mov	r0, r5
                blx     r4
 80003d8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003da:	2000      	movs	r0, #0
                bl      chThdExit
 80003dc:	f004 f920 	bl	8004620 <chThdExit>

080003e0 <.zombies>:
.zombies:       b       .zombies
 80003e0:	e7fe      	b.n	80003e0 <.zombies>

080003e2 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 80003e2:	f004 f825 	bl	8004430 <chSchDoPreemption>

080003e6 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 80003e6:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 80003e8:	e7fe      	b.n	80003e8 <__port_exit_from_isr+0x2>
	...

080003ec <memcpy>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	ea41 0300 	orr.w	r3, r1, r0
 80003f2:	f013 0303 	ands.w	r3, r3, #3
 80003f6:	d16d      	bne.n	80004d4 <memcpy+0xe8>
 80003f8:	3a40      	subs	r2, #64	; 0x40
 80003fa:	d341      	bcc.n	8000480 <memcpy+0x94>
 80003fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000400:	f840 3b04 	str.w	r3, [r0], #4
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000410:	f840 3b04 	str.w	r3, [r0], #4
 8000414:	f851 3b04 	ldr.w	r3, [r1], #4
 8000418:	f840 3b04 	str.w	r3, [r0], #4
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	3a40      	subs	r2, #64	; 0x40
 800047e:	d2bd      	bcs.n	80003fc <memcpy+0x10>
 8000480:	3230      	adds	r2, #48	; 0x30
 8000482:	d311      	bcc.n	80004a8 <memcpy+0xbc>
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a0:	f840 3b04 	str.w	r3, [r0], #4
 80004a4:	3a10      	subs	r2, #16
 80004a6:	d2ed      	bcs.n	8000484 <memcpy+0x98>
 80004a8:	320c      	adds	r2, #12
 80004aa:	d305      	bcc.n	80004b8 <memcpy+0xcc>
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	3a04      	subs	r2, #4
 80004b6:	d2f9      	bcs.n	80004ac <memcpy+0xc0>
 80004b8:	3204      	adds	r2, #4
 80004ba:	d008      	beq.n	80004ce <memcpy+0xe2>
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	bf1c      	itt	ne
 80004c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004c4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004c8:	d301      	bcc.n	80004ce <memcpy+0xe2>
 80004ca:	880b      	ldrh	r3, [r1, #0]
 80004cc:	8003      	strh	r3, [r0, #0]
 80004ce:	4660      	mov	r0, ip
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	2a08      	cmp	r2, #8
 80004d6:	d313      	bcc.n	8000500 <memcpy+0x114>
 80004d8:	078b      	lsls	r3, r1, #30
 80004da:	d08d      	beq.n	80003f8 <memcpy+0xc>
 80004dc:	f010 0303 	ands.w	r3, r0, #3
 80004e0:	d08a      	beq.n	80003f8 <memcpy+0xc>
 80004e2:	f1c3 0304 	rsb	r3, r3, #4
 80004e6:	1ad2      	subs	r2, r2, r3
 80004e8:	07db      	lsls	r3, r3, #31
 80004ea:	bf1c      	itt	ne
 80004ec:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004f0:	f800 3b01 	strbne.w	r3, [r0], #1
 80004f4:	d380      	bcc.n	80003f8 <memcpy+0xc>
 80004f6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80004fa:	f820 3b02 	strh.w	r3, [r0], #2
 80004fe:	e77b      	b.n	80003f8 <memcpy+0xc>
 8000500:	3a04      	subs	r2, #4
 8000502:	d3d9      	bcc.n	80004b8 <memcpy+0xcc>
 8000504:	3a01      	subs	r2, #1
 8000506:	f811 3b01 	ldrb.w	r3, [r1], #1
 800050a:	f800 3b01 	strb.w	r3, [r0], #1
 800050e:	d2f9      	bcs.n	8000504 <memcpy+0x118>
 8000510:	780b      	ldrb	r3, [r1, #0]
 8000512:	7003      	strb	r3, [r0, #0]
 8000514:	784b      	ldrb	r3, [r1, #1]
 8000516:	7043      	strb	r3, [r0, #1]
 8000518:	788b      	ldrb	r3, [r1, #2]
 800051a:	7083      	strb	r3, [r0, #2]
 800051c:	4660      	mov	r0, ip
 800051e:	4770      	bx	lr

08000520 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8000520:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000522:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000526:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800052a:	481c      	ldr	r0, [pc, #112]	; (800059c <__cpu_init+0x7c>)
 800052c:	2200      	movs	r2, #0
 800052e:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000536:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800053a:	6943      	ldr	r3, [r0, #20]
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000546:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800054a:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800054e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000552:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000556:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800055a:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800055e:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 8000562:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000566:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800056a:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800056c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000570:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000572:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	d1f8      	bne.n	800056c <__cpu_init+0x4c>
    } while(sets-- != 0U);
 800057a:	f1ac 0c20 	sub.w	ip, ip, #32
 800057e:	f11c 0f20 	cmn.w	ip, #32
 8000582:	d1f0      	bne.n	8000566 <__cpu_init+0x46>
 8000584:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000588:	6943      	ldr	r3, [r0, #20]
 800058a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800058e:	6143      	str	r3, [r0, #20]
 8000590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000594:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8000598:	bd10      	pop	{r4, pc}
 800059a:	bf00      	nop
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <__late_init>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
	...

080005b0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005b0:	e7fe      	b.n	80005b0 <__default_exit>
 80005b2:	bf00      	nop
	...

080005c0 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005c2:	4d2b      	ldr	r5, [pc, #172]	; (8000670 <__init_ram_areas+0xb0>)
 80005c4:	4f2b      	ldr	r7, [pc, #172]	; (8000674 <__init_ram_areas+0xb4>)
 80005c6:	492c      	ldr	r1, [pc, #176]	; (8000678 <__init_ram_areas+0xb8>)
 80005c8:	f105 0470 	add.w	r4, r5, #112	; 0x70
 80005cc:	482b      	ldr	r0, [pc, #172]	; (800067c <__init_ram_areas+0xbc>)
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80005d0:	4288      	cmp	r0, r1
 80005d2:	d20d      	bcs.n	80005f0 <__init_ram_areas+0x30>
 80005d4:	3a04      	subs	r2, #4
 80005d6:	4603      	mov	r3, r0
      *p = *tp;
 80005d8:	f852 6f04 	ldr.w	r6, [r2, #4]!
 80005dc:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 80005e0:	428b      	cmp	r3, r1
 80005e2:	d3f9      	bcc.n	80005d8 <__init_ram_areas+0x18>
      p++;
 80005e4:	1e4b      	subs	r3, r1, #1
 80005e6:	1a1b      	subs	r3, r3, r0
 80005e8:	f023 0303 	bic.w	r3, r3, #3
 80005ec:	3304      	adds	r3, #4
 80005ee:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80005f0:	42b8      	cmp	r0, r7
 80005f2:	d207      	bcs.n	8000604 <__init_ram_areas+0x44>
      *p = 0;
 80005f4:	3f01      	subs	r7, #1
 80005f6:	2100      	movs	r1, #0
 80005f8:	1a3f      	subs	r7, r7, r0
 80005fa:	f027 0203 	bic.w	r2, r7, #3
 80005fe:	3204      	adds	r2, #4
 8000600:	f004 fa40 	bl	8004a84 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000604:	42a5      	cmp	r5, r4
 8000606:	d005      	beq.n	8000614 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8000608:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 800060c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000610:	3510      	adds	r5, #16
 8000612:	e7dd      	b.n	80005d0 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000614:	481b      	ldr	r0, [pc, #108]	; (8000684 <__init_ram_areas+0xc4>)
 8000616:	2300      	movs	r3, #0
 8000618:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000620:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000624:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000628:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800062c:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000630:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000632:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000636:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000638:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063c:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800063e:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	d1f8      	bne.n	8000638 <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 8000646:	3c20      	subs	r4, #32
 8000648:	f114 0f20 	cmn.w	r4, #32
 800064c:	d1f1      	bne.n	8000632 <__init_ram_areas+0x72>
 800064e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000652:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 8000656:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800065a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000668:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 800066c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	08004b28 	.word	0x08004b28
 8000674:	24000e68 	.word	0x24000e68
 8000678:	24000e68 	.word	0x24000e68
 800067c:	24000e68 	.word	0x24000e68
 8000680:	08004fc0 	.word	0x08004fc0
 8000684:	e000ed00 	.word	0xe000ed00
	...

08000690 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 8000690:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 8000692:	f001 f8a5 	bl	80017e0 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8000696:	f001 fe13 	bl	80022c0 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800069a:	f000 fa31 	bl	8000b00 <adcInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800069e:	f000 fcf7 	bl	8001090 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
 80006a2:	f000 fc95 	bl	8000fd0 <sdcInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80006a6:	f000 fd2b 	bl	8001100 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 80006aa:	f000 fd41 	bl	8001130 <usbInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006ae:	f003 fb67 	bl	8003d80 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006b6:	f000 b803 	b.w	80006c0 <stInit>
 80006ba:	bf00      	nop
 80006bc:	0000      	movs	r0, r0
	...

080006c0 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006c0:	f003 b906 	b.w	80038d0 <st_lld_init>
	...

080006d0 <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006d4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006d6:	4770      	bx	lr
	...

080006e0 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006e4:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006e6:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006e8:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006ea:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006ec:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 80006ee:	4770      	bx	lr

080006f0 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 80006f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	0000      	movs	r0, r0
	...

08000700 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000704:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000706:	4770      	bx	lr
	...

08000710 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000712:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 8000714:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000716:	4604      	mov	r4, r0
 8000718:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 800071a:	42aa      	cmp	r2, r5
 800071c:	d200      	bcs.n	8000720 <iq_read+0x10>
    n = iqGetFullI(iqp);
 800071e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000720:	69a1      	ldr	r1, [r4, #24]
 8000722:	6926      	ldr	r6, [r4, #16]
 8000724:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 8000726:	42b5      	cmp	r5, r6
 8000728:	d318      	bcc.n	800075c <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 800072a:	d80a      	bhi.n	8000742 <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800072c:	462a      	mov	r2, r5
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff fe5c 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8000734:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 8000736:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000738:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 800073a:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 800073c:	1b5b      	subs	r3, r3, r5
 800073e:	60a3      	str	r3, [r4, #8]
}
 8000740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 8000742:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 8000744:	4632      	mov	r2, r6
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff fe50 	bl	80003ec <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 800074c:	463a      	mov	r2, r7
 800074e:	4430      	add	r0, r6
 8000750:	68e1      	ldr	r1, [r4, #12]
 8000752:	f7ff fe4b 	bl	80003ec <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8000756:	68e2      	ldr	r2, [r4, #12]
 8000758:	443a      	add	r2, r7
 800075a:	e7ec      	b.n	8000736 <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800075c:	462a      	mov	r2, r5
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe44 	bl	80003ec <memcpy>
    iqp->q_rdptr += n;
 8000764:	69a2      	ldr	r2, [r4, #24]
 8000766:	442a      	add	r2, r5
 8000768:	e7e5      	b.n	8000736 <iq_read+0x26>
 800076a:	bf00      	nop
 800076c:	0000      	movs	r0, r0
	...

08000770 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000770:	6883      	ldr	r3, [r0, #8]
 8000772:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000778:	4604      	mov	r4, r0
 800077a:	460f      	mov	r7, r1
  if (n > oqGetEmptyI(oqp)) {
 800077c:	d212      	bcs.n	80007a4 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 800077e:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000780:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000784:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 8000786:	42b5      	cmp	r5, r6
 8000788:	d312      	bcc.n	80007b0 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078a:	d818      	bhi.n	80007be <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800078c:	462a      	mov	r2, r5
 800078e:	4639      	mov	r1, r7
 8000790:	f7ff fe2c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000794:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 8000796:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000798:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079a:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 800079c:	1b5b      	subs	r3, r3, r5
 800079e:	60a3      	str	r3, [r4, #8]
}
 80007a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a4:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007a8:	4615      	mov	r5, r2
 80007aa:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007ac:	42b5      	cmp	r5, r6
 80007ae:	d2ec      	bcs.n	800078a <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b0:	462a      	mov	r2, r5
 80007b2:	4639      	mov	r1, r7
 80007b4:	f7ff fe1a 	bl	80003ec <memcpy>
    oqp->q_wrptr += n;
 80007b8:	6962      	ldr	r2, [r4, #20]
 80007ba:	442a      	add	r2, r5
 80007bc:	e7eb      	b.n	8000796 <oq_write+0x26>
    s2 = n - s1;
 80007be:	eba5 0806 	sub.w	r8, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c2:	4632      	mov	r2, r6
 80007c4:	4639      	mov	r1, r7
 80007c6:	f7ff fe11 	bl	80003ec <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007ca:	4642      	mov	r2, r8
 80007cc:	19b9      	adds	r1, r7, r6
 80007ce:	68e0      	ldr	r0, [r4, #12]
 80007d0:	f7ff fe0c 	bl	80003ec <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d4:	68e2      	ldr	r2, [r4, #12]
 80007d6:	4442      	add	r2, r8
 80007d8:	e7dd      	b.n	8000796 <oq_write+0x26>
 80007da:	bf00      	nop
 80007dc:	0000      	movs	r0, r0
	...

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b410      	push	{r4}
  osalThreadQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 80007e2:	440a      	add	r2, r1
  iqp->q_counter = 0;
 80007e4:	2400      	movs	r4, #0
  iqp->q_notify  = infy;
 80007e6:	61c3      	str	r3, [r0, #28]
                  qnotify_t infy, void *link) {
 80007e8:	9b01      	ldr	r3, [sp, #4]
  iqp->q_counter = 0;
 80007ea:	6084      	str	r4, [r0, #8]
  iqp->q_buffer  = bp;
 80007ec:	60c1      	str	r1, [r0, #12]
  iqp->q_link    = link;
}
 80007ee:	bc10      	pop	{r4}
  iqp->q_top     = bp + size;
 80007f0:	6102      	str	r2, [r0, #16]
  iqp->q_link    = link;
 80007f2:	6203      	str	r3, [r0, #32]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 80007f4:	e9c0 0000 	strd	r0, r0, [r0]
  iqp->q_wrptr   = bp;
 80007f8:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop

08000800 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000800:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000804:	4293      	cmp	r3, r2
 8000806:	d011      	beq.n	800082c <iqPutI+0x2c>
    iqp->q_counter++;
 8000808:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800080a:	b510      	push	{r4, lr}
    iqp->q_counter++;
 800080c:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 800080e:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000810:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000812:	6144      	str	r4, [r0, #20]
 8000814:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 8000816:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800081a:	429a      	cmp	r2, r3
 800081c:	d301      	bcc.n	8000822 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 800081e:	68c3      	ldr	r3, [r0, #12]
 8000820:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000822:	2100      	movs	r1, #0
 8000824:	f003 ff74 	bl	8004710 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 8000828:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800082a:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 800082c:	6882      	ldr	r2, [r0, #8]
 800082e:	2a00      	cmp	r2, #0
 8000830:	d0ea      	beq.n	8000808 <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000832:	f04f 30ff 	mov.w	r0, #4294967295
}
 8000836:	4770      	bx	lr
	...

08000840 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8000840:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000842:	2330      	movs	r3, #48	; 0x30
 8000844:	4605      	mov	r5, r0
 8000846:	460e      	mov	r6, r1
 8000848:	f383 8811 	msr	BASEPRI, r3
}
 800084c:	e003      	b.n	8000856 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800084e:	f003 ff47 	bl	80046e0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000852:	2800      	cmp	r0, #0
 8000854:	db19      	blt.n	800088a <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000856:	68ac      	ldr	r4, [r5, #8]
 8000858:	4631      	mov	r1, r6
 800085a:	4628      	mov	r0, r5
 800085c:	2c00      	cmp	r4, #0
 800085e:	d0f6      	beq.n	800084e <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8000860:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 8000862:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000864:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000866:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000868:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086a:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 800086c:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086e:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 8000870:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000872:	d301      	bcc.n	8000878 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000874:	68eb      	ldr	r3, [r5, #12]
 8000876:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000878:	69eb      	ldr	r3, [r5, #28]
 800087a:	b10b      	cbz	r3, 8000880 <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 800087c:	4628      	mov	r0, r5
 800087e:	4798      	blx	r3
 8000880:	2300      	movs	r3, #0
 8000882:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000886:	4620      	mov	r0, r4
}
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f384 8811 	msr	BASEPRI, r4
 800088e:	bd70      	pop	{r4, r5, r6, pc}

08000890 <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 8000890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000894:	b083      	sub	sp, #12
 8000896:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000898:	69c6      	ldr	r6, [r0, #28]
 800089a:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 800089c:	9201      	str	r2, [sp, #4]
 800089e:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80008a2:	b1ca      	cbz	r2, 80008d8 <iqReadTimeout+0x48>
 80008a4:	4683      	mov	fp, r0
 80008a6:	460d      	mov	r5, r1
 80008a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008ac:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008b0:	464a      	mov	r2, r9
 80008b2:	4629      	mov	r1, r5
 80008b4:	4658      	mov	r0, fp
 80008b6:	f7ff ff2b 	bl	8000710 <iq_read>
 80008ba:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008bc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008be:	b194      	cbz	r4, 80008e6 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008c0:	b106      	cbz	r6, 80008c4 <iqReadTimeout+0x34>
        nfy(iqp);
 80008c2:	47b0      	blx	r6
 80008c4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008c8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008cc:	4425      	add	r5, r4
 80008ce:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008d2:	f1b9 0f00 	cmp.w	r9, #0
 80008d6:	d1eb      	bne.n	80008b0 <iqReadTimeout+0x20>
 80008d8:	9801      	ldr	r0, [sp, #4]
 80008da:	2300      	movs	r3, #0
 80008dc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008e0:	b003      	add	sp, #12
 80008e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e6:	4651      	mov	r1, sl
 80008e8:	f003 fefa 	bl	80046e0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008ec:	2800      	cmp	r0, #0
 80008ee:	d0df      	beq.n	80008b0 <iqReadTimeout+0x20>
  return max - n;
 80008f0:	9b01      	ldr	r3, [sp, #4]
 80008f2:	eba3 0009 	sub.w	r0, r3, r9
 80008f6:	2300      	movs	r3, #0
 80008f8:	f383 8811 	msr	BASEPRI, r3
}
 80008fc:	b003      	add	sp, #12
 80008fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000902:	bf00      	nop
	...

08000910 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000910:	b410      	push	{r4}
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000912:	61c3      	str	r3, [r0, #28]
  oqp->q_top     = bp + size;
 8000914:	188c      	adds	r4, r1, r2
                  qnotify_t onfy, void *link) {
 8000916:	9b01      	ldr	r3, [sp, #4]
  oqp->q_top     = bp + size;
 8000918:	6104      	str	r4, [r0, #16]
  oqp->q_counter = size;
 800091a:	6082      	str	r2, [r0, #8]
  oqp->q_link    = link;
}
 800091c:	bc10      	pop	{r4}
  oqp->q_buffer  = bp;
 800091e:	60c1      	str	r1, [r0, #12]
  oqp->q_link    = link;
 8000920:	6203      	str	r3, [r0, #32]
 8000922:	e9c0 0000 	strd	r0, r0, [r0]
  oqp->q_wrptr   = bp;
 8000926:	e9c0 1105 	strd	r1, r1, [r0, #20]
}
 800092a:	4770      	bx	lr
 800092c:	0000      	movs	r0, r0
	...

08000930 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000932:	2330      	movs	r3, #48	; 0x30
 8000934:	4604      	mov	r4, r0
 8000936:	460f      	mov	r7, r1
 8000938:	4616      	mov	r6, r2
 800093a:	f383 8811 	msr	BASEPRI, r3
}
 800093e:	e003      	b.n	8000948 <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000940:	f003 fece 	bl	80046e0 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000944:	2800      	cmp	r0, #0
 8000946:	db19      	blt.n	800097c <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 8000948:	68a5      	ldr	r5, [r4, #8]
 800094a:	4631      	mov	r1, r6
 800094c:	4620      	mov	r0, r4
 800094e:	2d00      	cmp	r5, #0
 8000950:	d0f6      	beq.n	8000940 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000952:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000954:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000956:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 8000958:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800095a:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 800095c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800095e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000960:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000964:	429a      	cmp	r2, r3
 8000966:	d301      	bcc.n	800096c <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 8000968:	68e3      	ldr	r3, [r4, #12]
 800096a:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 800096c:	69e3      	ldr	r3, [r4, #28]
 800096e:	b10b      	cbz	r3, 8000974 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000970:	4620      	mov	r0, r4
 8000972:	4798      	blx	r3
 8000974:	2000      	movs	r0, #0
 8000976:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800097a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097c:	f385 8811 	msr	BASEPRI, r5
 8000980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000982:	bf00      	nop
	...

08000990 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000990:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 8000994:	429a      	cmp	r2, r3
 8000996:	d010      	beq.n	80009ba <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000998:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800099a:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 800099c:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 800099e:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 80009a0:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 80009a2:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 80009a4:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 80009a6:	6903      	ldr	r3, [r0, #16]
 80009a8:	4299      	cmp	r1, r3
 80009aa:	d301      	bcc.n	80009b0 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 80009ac:	68c3      	ldr	r3, [r0, #12]
 80009ae:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 80009b0:	2100      	movs	r1, #0
 80009b2:	f003 fead 	bl	8004710 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 80009b6:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009b8:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009ba:	6882      	ldr	r2, [r0, #8]
 80009bc:	2a00      	cmp	r2, #0
 80009be:	d0eb      	beq.n	8000998 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009c0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
	...

080009d0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009d4:	b083      	sub	sp, #12
 80009d6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009d8:	69c6      	ldr	r6, [r0, #28]
 80009da:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009dc:	9201      	str	r2, [sp, #4]
 80009de:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80009e2:	b1ca      	cbz	r2, 8000a18 <oqWriteTimeout+0x48>
 80009e4:	4683      	mov	fp, r0
 80009e6:	460d      	mov	r5, r1
 80009e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80009ec:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 80009f0:	464a      	mov	r2, r9
 80009f2:	4629      	mov	r1, r5
 80009f4:	4658      	mov	r0, fp
 80009f6:	f7ff febb 	bl	8000770 <oq_write>
 80009fa:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 80009fc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80009fe:	b194      	cbz	r4, 8000a26 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 8000a00:	b106      	cbz	r6, 8000a04 <oqWriteTimeout+0x34>
        nfy(oqp);
 8000a02:	47b0      	blx	r6
 8000a04:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8000a08:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 8000a0c:	4425      	add	r5, r4
 8000a0e:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 8000a12:	f1b9 0f00 	cmp.w	r9, #0
 8000a16:	d1eb      	bne.n	80009f0 <oqWriteTimeout+0x20>
 8000a18:	9801      	ldr	r0, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a20:	b003      	add	sp, #12
 8000a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a26:	4651      	mov	r1, sl
 8000a28:	f003 fe5a 	bl	80046e0 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a2c:	2800      	cmp	r0, #0
 8000a2e:	d0df      	beq.n	80009f0 <oqWriteTimeout+0x20>
  return max - n;
 8000a30:	9b01      	ldr	r3, [sp, #4]
 8000a32:	eba3 0009 	sub.w	r0, r3, r9
 8000a36:	2300      	movs	r3, #0
 8000a38:	f383 8811 	msr	BASEPRI, r3
}
 8000a3c:	b003      	add	sp, #12
 8000a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a42:	bf00      	nop
	...

08000a50 <_mmcsd_get_slice>:
  osalDbgCheck((end >= start) && ((end - start) < 32U));

  startidx = start / 32U;
  startoff = start % 32U;
  endidx   = end / 32U;
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a50:	f001 0c1f 	and.w	ip, r1, #31
 8000a54:	2301      	movs	r3, #1
  endidx   = end / 32U;
 8000a56:	0949      	lsrs	r1, r1, #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a58:	f10c 0c01 	add.w	ip, ip, #1

  /* One or two pieces?*/
  if (startidx < endidx) {
 8000a5c:	ebb1 1f52 	cmp.w	r1, r2, lsr #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a60:	fa03 f30c 	lsl.w	r3, r3, ip
                          uint32_t start) {
 8000a64:	b510      	push	{r4, lr}
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a66:	f103 33ff 	add.w	r3, r3, #4294967295
  startidx = start / 32U;
 8000a6a:	ea4f 1452 	mov.w	r4, r2, lsr #5
  startoff = start % 32U;
 8000a6e:	f002 0e1f 	and.w	lr, r2, #31
  if (startidx < endidx) {
 8000a72:	d805      	bhi.n	8000a80 <_mmcsd_get_slice+0x30>
    return (data[startidx] >> startoff) |               /* Two pieces case. */
           ((data[endidx] & endmask) << (32U - startoff));
  }
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a74:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8000a78:	4018      	ands	r0, r3
 8000a7a:	fa20 f00e 	lsr.w	r0, r0, lr
}
 8000a7e:	bd10      	pop	{r4, pc}
           ((data[endidx] & endmask) << (32U - startoff));
 8000a80:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a84:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a88:	ea03 0001 	and.w	r0, r3, r1
 8000a8c:	f1ce 0120 	rsb	r1, lr, #32
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a90:	fa22 f30e 	lsr.w	r3, r2, lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a94:	4088      	lsls	r0, r1
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a96:	4318      	orrs	r0, r3
}
 8000a98:	bd10      	pop	{r4, pc}
 8000a9a:	bf00      	nop
 8000a9c:	0000      	movs	r0, r0
	...

08000aa0 <_mmcsd_get_capacity>:
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000aa0:	68c3      	ldr	r3, [r0, #12]
uint32_t _mmcsd_get_capacity(const uint32_t *csd) {
  uint32_t a, b, c;

  osalDbgCheck(NULL != csd);

  switch (_mmcsd_get_slice(csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000aa2:	0f9b      	lsrs	r3, r3, #30
 8000aa4:	d008      	beq.n	8000ab8 <_mmcsd_get_capacity+0x18>
           ((data[endidx] & endmask) << (32U - startoff));
 8000aa6:	6883      	ldr	r3, [r0, #8]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000aa8:	88c2      	ldrh	r2, [r0, #6]
           ((data[endidx] & endmask) << (32U - startoff));
 8000aaa:	0418      	lsls	r0, r3, #16
 8000aac:	f400 107c 	and.w	r0, r0, #4128768	; 0x3f0000
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000ab0:	4310      	orrs	r0, r2
    b = _mmcsd_get_slice(csd, MMCSD_CSD_10_C_SIZE_MULT_SLICE);
    c = _mmcsd_get_slice(csd, MMCSD_CSD_10_READ_BL_LEN_SLICE);
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
  case 1:
    /* CSD version 2.0.*/
    return 1024U * (_mmcsd_get_slice(csd, MMCSD_CSD_20_C_SIZE_SLICE) + 1U);
 8000ab2:	3001      	adds	r0, #1
 8000ab4:	0280      	lsls	r0, r0, #10
  default:
    /* Reserved value detected.*/
    break;
  }
  return 0U;
}
 8000ab6:	4770      	bx	lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000ab8:	6882      	ldr	r2, [r0, #8]
 8000aba:	f640 73fc 	movw	r3, #4092	; 0xffc
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000abe:	6841      	ldr	r1, [r0, #4]
           ((data[endidx] & endmask) << (32U - startoff));
 8000ac0:	ea03 0082 	and.w	r0, r3, r2, lsl #2
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000ac4:	f3c2 4203 	ubfx	r2, r2, #16, #4
 8000ac8:	f3c1 33c2 	ubfx	r3, r1, #15, #3
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000acc:	ea40 7091 	orr.w	r0, r0, r1, lsr #30
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
 8000ad0:	3a09      	subs	r2, #9
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	3001      	adds	r0, #1
 8000ad6:	4098      	lsls	r0, r3
 8000ad8:	4090      	lsls	r0, r2
 8000ada:	4770      	bx	lr
 8000adc:	0000      	movs	r0, r0
	...

08000ae0 <_mmcsd_get_capacity_ext>:
uint32_t _mmcsd_get_capacity_ext(const uint8_t *ext_csd) {

  osalDbgCheck(NULL != ext_csd);

  return ((uint32_t)ext_csd[215] << 24U) +
         ((uint32_t)ext_csd[214] << 16U) +
 8000ae0:	f890 30d6 	ldrb.w	r3, [r0, #214]	; 0xd6
  return ((uint32_t)ext_csd[215] << 24U) +
 8000ae4:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
         ((uint32_t)ext_csd[214] << 16U) +
 8000ae8:	041b      	lsls	r3, r3, #16
         ((uint32_t)ext_csd[213] << 8U)  +
         (uint32_t)ext_csd[212];
 8000aea:	f890 20d4 	ldrb.w	r2, [r0, #212]	; 0xd4
         ((uint32_t)ext_csd[213] << 8U)  +
 8000aee:	f890 00d5 	ldrb.w	r0, [r0, #213]	; 0xd5
  return ((uint32_t)ext_csd[215] << 24U) +
 8000af2:	eb03 6301 	add.w	r3, r3, r1, lsl #24
         ((uint32_t)ext_csd[213] << 8U)  +
 8000af6:	4413      	add	r3, r2
}
 8000af8:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000b00:	f000 bfce 	b.w	8001aa0 <adc_lld_init>
	...

08000b10 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000b10:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000b12:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000b14:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000b16:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000b18:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000b1a:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000b1c:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000b20:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000b24:	f003 be44 	b.w	80047b0 <chMtxObjectInit>
	...

08000b30 <sdcGetInfo>:
 */
bool sdcGetInfo(SDCDriver *sdcp, BlockDeviceInfo *bdip) {

  osalDbgCheck((sdcp != NULL) && (bdip != NULL));

  if (sdcp->state != BLK_READY) {
 8000b30:	7903      	ldrb	r3, [r0, #4]
 8000b32:	2b05      	cmp	r3, #5
 8000b34:	d106      	bne.n	8000b44 <sdcGetInfo+0x14>
    return HAL_FAILED;
  }

  bdip->blk_num = sdcp->capacity;
 8000b36:	6a82      	ldr	r2, [r0, #40]	; 0x28
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b38:	f44f 7300 	mov.w	r3, #512	; 0x200

  return HAL_SUCCESS;
 8000b3c:	2000      	movs	r0, #0
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b3e:	e9c1 3200 	strd	r3, r2, [r1]
  return HAL_SUCCESS;
 8000b42:	4770      	bx	lr
    return HAL_FAILED;
 8000b44:	2001      	movs	r0, #1
}
 8000b46:	4770      	bx	lr
	...

08000b50 <_sdc_wait_for_transfer_state_internal>:
                                                  bool crc_check) {
 8000b50:	b570      	push	{r4, r5, r6, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b52:	4e12      	ldr	r6, [pc, #72]	; (8000b9c <_sdc_wait_for_transfer_state_internal+0x4c>)
                                                  bool crc_check) {
 8000b54:	b082      	sub	sp, #8
 8000b56:	4604      	mov	r4, r0
 8000b58:	460d      	mov	r5, r1
 8000b5a:	e011      	b.n	8000b80 <_sdc_wait_for_transfer_state_internal+0x30>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b5c:	f002 f9a8 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000b60:	4603      	mov	r3, r0
  chThdSleep(delay);
 8000b62:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b64:	b9bb      	cbnz	r3, 8000b96 <_sdc_wait_for_transfer_state_internal+0x46>
 8000b66:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000b68:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b6c:	4232      	tst	r2, r6
    switch (MMCSD_R1_STS(resp[0])) {
 8000b6e:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b72:	d10f      	bne.n	8000b94 <_sdc_wait_for_transfer_state_internal+0x44>
    switch (MMCSD_R1_STS(resp[0])) {
 8000b74:	2904      	cmp	r1, #4
 8000b76:	d00e      	beq.n	8000b96 <_sdc_wait_for_transfer_state_internal+0x46>
 8000b78:	2a02      	cmp	r2, #2
 8000b7a:	d80b      	bhi.n	8000b94 <_sdc_wait_for_transfer_state_internal+0x44>
 8000b7c:	f003 fd80 	bl	8004680 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b80:	ab01      	add	r3, sp, #4
 8000b82:	210d      	movs	r1, #13
 8000b84:	4620      	mov	r0, r4
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b86:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (crc_check) {
 8000b88:	2d00      	cmp	r5, #0
 8000b8a:	d1e7      	bne.n	8000b5c <_sdc_wait_for_transfer_state_internal+0xc>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b8c:	f002 f978 	bl	8002e80 <sdc_lld_send_cmd_short>
 8000b90:	4603      	mov	r3, r0
 8000b92:	e7e6      	b.n	8000b62 <_sdc_wait_for_transfer_state_internal+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000b94:	2301      	movs	r3, #1
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	b002      	add	sp, #8
 8000b9a:	bd70      	pop	{r4, r5, r6, pc}
 8000b9c:	fdffe008 	.word	0xfdffe008

08000ba0 <sdcRead>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000ba0:	f103 3cff 	add.w	ip, r3, #4294967295
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000ba4:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000ba6:	448c      	add	ip, r1
 8000ba8:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000bac:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bae:	45f4      	cmp	ip, lr
 8000bb0:	d905      	bls.n	8000bbe <sdcRead+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bb2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000bb4:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bba:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bbc:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_READING;
 8000bbe:	f04f 0c06 	mov.w	ip, #6
 8000bc2:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_read(sdcp, startblk, buf, n);
 8000bc6:	f002 fba3 	bl	8003310 <sdc_lld_read>
  sdcp->state = BLK_READY;
 8000bca:	2305      	movs	r3, #5
 8000bcc:	7123      	strb	r3, [r4, #4]
}
 8000bce:	bd10      	pop	{r4, pc}

08000bd0 <sdcWrite>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bd0:	f103 3cff 	add.w	ip, r3, #4294967295
              const uint8_t *buf, uint32_t n) {
 8000bd4:	b510      	push	{r4, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bd6:	448c      	add	ip, r1
 8000bd8:	f8d0 e028 	ldr.w	lr, [r0, #40]	; 0x28
              const uint8_t *buf, uint32_t n) {
 8000bdc:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bde:	45f4      	cmp	ip, lr
 8000be0:	d905      	bls.n	8000bee <sdcWrite+0x1e>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000be2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000be4:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bea:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bec:	bd10      	pop	{r4, pc}
  sdcp->state = BLK_WRITING;
 8000bee:	f04f 0c07 	mov.w	ip, #7
 8000bf2:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_write(sdcp, startblk, buf, n);
 8000bf6:	f002 fbb3 	bl	8003360 <sdc_lld_write>
  sdcp->state = BLK_READY;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	7123      	strb	r3, [r4, #4]
}
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <sdcSync>:
bool sdcSync(SDCDriver *sdcp) {
 8000c00:	b538      	push	{r3, r4, r5, lr}
  if (sdcp->state != BLK_READY) {
 8000c02:	7905      	ldrb	r5, [r0, #4]
 8000c04:	2d05      	cmp	r5, #5
 8000c06:	d001      	beq.n	8000c0c <sdcSync+0xc>
    return HAL_FAILED;
 8000c08:	2001      	movs	r0, #1
}
 8000c0a:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_SYNCING;
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	4604      	mov	r4, r0
 8000c10:	7103      	strb	r3, [r0, #4]
  result = sdc_lld_sync(sdcp);
 8000c12:	f002 fbcd 	bl	80033b0 <sdc_lld_sync>
  sdcp->state = BLK_READY;
 8000c16:	7125      	strb	r5, [r4, #4]
}
 8000c18:	bd38      	pop	{r3, r4, r5, pc}
 8000c1a:	bf00      	nop
 8000c1c:	0000      	movs	r0, r0
	...

08000c20 <sdcDisconnect>:
bool sdcDisconnect(SDCDriver *sdcp) {
 8000c20:	b538      	push	{r3, r4, r5, lr}
 8000c22:	2330      	movs	r3, #48	; 0x30
 8000c24:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->state == BLK_ACTIVE) {
 8000c28:	7903      	ldrb	r3, [r0, #4]
 8000c2a:	2b02      	cmp	r3, #2
 8000c2c:	d010      	beq.n	8000c50 <sdcDisconnect+0x30>
  sdcp->state = BLK_DISCONNECTING;
 8000c2e:	2204      	movs	r2, #4
 8000c30:	4604      	mov	r4, r0
 8000c32:	2300      	movs	r3, #0
 8000c34:	7102      	strb	r2, [r0, #4]
 8000c36:	f383 8811 	msr	BASEPRI, r3
  return _sdc_wait_for_transfer_state_internal(sdcp, true);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	f7ff ff88 	bl	8000b50 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8000c40:	4605      	mov	r5, r0
    sdc_lld_stop_clk(sdcp);
 8000c42:	4620      	mov	r0, r4
  sdc_lld_stop_clk(sdcp);
 8000c44:	f002 f8ec 	bl	8002e20 <sdc_lld_stop_clk>
  sdcp->state = BLK_ACTIVE;
 8000c48:	2302      	movs	r3, #2
}
 8000c4a:	4628      	mov	r0, r5
  sdcp->state = BLK_ACTIVE;
 8000c4c:	7123      	strb	r3, [r4, #4]
}
 8000c4e:	bd38      	pop	{r3, r4, r5, pc}
 8000c50:	2500      	movs	r5, #0
 8000c52:	f385 8811 	msr	BASEPRI, r5
 8000c56:	4628      	mov	r0, r5
 8000c58:	bd38      	pop	{r3, r4, r5, pc}
 8000c5a:	bf00      	nop
 8000c5c:	0000      	movs	r0, r0
	...

08000c60 <sdcConnect>:
  sdcp->state = BLK_CONNECTING;
 8000c60:	2303      	movs	r3, #3
bool sdcConnect(SDCDriver *sdcp) {
 8000c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sdcp->state = BLK_CONNECTING;
 8000c66:	7103      	strb	r3, [r0, #4]
bool sdcConnect(SDCDriver *sdcp) {
 8000c68:	b084      	sub	sp, #16
 8000c6a:	4604      	mov	r4, r0
  sdc_lld_start_clk(sdcp);
 8000c6c:	f002 f870 	bl	8002d50 <sdc_lld_start_clk>
  sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	4620      	mov	r0, r4
 8000c74:	4611      	mov	r1, r2
 8000c76:	f002 f8f3 	bl	8002e60 <sdc_lld_send_cmd_none>
  if (!sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_IF_COND,
 8000c7a:	ab03      	add	r3, sp, #12
 8000c7c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8000c80:	2108      	movs	r1, #8
 8000c82:	4620      	mov	r0, r4
 8000c84:	f002 f914 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000c88:	b9e8      	cbnz	r0, 8000cc6 <sdcConnect+0x66>
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c8a:	9b03      	ldr	r3, [sp, #12]
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c8c:	2201      	movs	r2, #1
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c8e:	f3c3 2303 	ubfx	r3, r3, #8, #4
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c92:	6322      	str	r2, [r4, #48]	; 0x30
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d009      	beq.n	8000cac <sdcConnect+0x4c>
  sdc_lld_stop_clk(sdcp);
 8000c98:	4620      	mov	r0, r4
  return HAL_FAILED;
 8000c9a:	2501      	movs	r5, #1
  sdc_lld_stop_clk(sdcp);
 8000c9c:	f002 f8c0 	bl	8002e20 <sdc_lld_stop_clk>
  return HAL_FAILED;
 8000ca0:	2302      	movs	r3, #2
}
 8000ca2:	4628      	mov	r0, r5
  sdcp->state = BLK_READY;
 8000ca4:	7123      	strb	r3, [r4, #4]
}
 8000ca6:	b004      	add	sp, #16
 8000ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cac:	4602      	mov	r2, r0
 8000cae:	ab03      	add	r3, sp, #12
 8000cb0:	2137      	movs	r1, #55	; 0x37
 8000cb2:	4620      	mov	r0, r4
 8000cb4:	f002 f8fc 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000cb8:	2800      	cmp	r0, #0
 8000cba:	d1ed      	bne.n	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000cbc:	9a03      	ldr	r2, [sp, #12]
 8000cbe:	4ba6      	ldr	r3, [pc, #664]	; (8000f58 <sdcConnect+0x2f8>)
 8000cc0:	4013      	ands	r3, r2
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cc2:	b18b      	cbz	r3, 8000ce8 <sdcConnect+0x88>
 8000cc4:	e7e8      	b.n	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cc6:	ab03      	add	r3, sp, #12
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2137      	movs	r1, #55	; 0x37
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f002 f8ef 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	d135      	bne.n	8000d42 <sdcConnect+0xe2>
        MMCSD_R1_ERROR(resp[0])) {
 8000cd6:	9b03      	ldr	r3, [sp, #12]
 8000cd8:	4a9f      	ldr	r2, [pc, #636]	; (8000f58 <sdcConnect+0x2f8>)
 8000cda:	401a      	ands	r2, r3
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cdc:	bb8a      	cbnz	r2, 8000d42 <sdcConnect+0xe2>
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000cde:	4611      	mov	r1, r2
 8000ce0:	4620      	mov	r0, r4
      sdcp->cardmode = SDC_MODE_CARDTYPE_SDV11;
 8000ce2:	6322      	str	r2, [r4, #48]	; 0x30
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000ce4:	f002 f8bc 	bl	8002e60 <sdc_lld_send_cmd_none>
  if ((sdcp->cardmode &  SDC_MODE_CARDTYPE_MASK) == SDC_MODE_CARDTYPE_MMC) {
 8000ce8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cea:	f003 030f 	and.w	r3, r3, #15
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d029      	beq.n	8000d46 <sdcConnect+0xe6>
    ocr = SDC_INIT_OCR;
 8000cf2:	4f9a      	ldr	r7, [pc, #616]	; (8000f5c <sdcConnect+0x2fc>)
 8000cf4:	2564      	movs	r5, #100	; 0x64
 8000cf6:	4a9a      	ldr	r2, [pc, #616]	; (8000f60 <sdcConnect+0x300>)
        MMCSD_R1_ERROR(resp[0])) {
 8000cf8:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8000f58 <sdcConnect+0x2f8>
    ocr = SDC_INIT_OCR;
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	bf18      	it	ne
 8000d00:	4617      	movne	r7, r2
  i = 0;
 8000d02:	e010      	b.n	8000d26 <sdcConnect+0xc6>
        MMCSD_R1_ERROR(resp[0])) {
 8000d04:	9e03      	ldr	r6, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d06:	ea16 0f08 	tst.w	r6, r8
 8000d0a:	d1c5      	bne.n	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d0c:	f002 f8b8 	bl	8002e80 <sdc_lld_send_cmd_short>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2064      	movs	r0, #100	; 0x64
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1bf      	bne.n	8000c98 <sdcConnect+0x38>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d18:	9b03      	ldr	r3, [sp, #12]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	db28      	blt.n	8000d70 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d1e:	3d01      	subs	r5, #1
 8000d20:	d0ba      	beq.n	8000c98 <sdcConnect+0x38>
 8000d22:	f003 fcad 	bl	8004680 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d26:	ab03      	add	r3, sp, #12
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2137      	movs	r1, #55	; 0x37
 8000d2c:	4620      	mov	r0, r4
 8000d2e:	f002 f8bf 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000d32:	4606      	mov	r6, r0
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d34:	ab03      	add	r3, sp, #12
 8000d36:	463a      	mov	r2, r7
 8000d38:	2129      	movs	r1, #41	; 0x29
 8000d3a:	4620      	mov	r0, r4
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d0e1      	beq.n	8000d04 <sdcConnect+0xa4>
 8000d40:	e7aa      	b.n	8000c98 <sdcConnect+0x38>
      sdcp->cardmode = SDC_MODE_CARDTYPE_MMC;
 8000d42:	2302      	movs	r3, #2
 8000d44:	6323      	str	r3, [r4, #48]	; 0x30
bool sdcConnect(SDCDriver *sdcp) {
 8000d46:	2564      	movs	r5, #100	; 0x64
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d48:	4e86      	ldr	r6, [pc, #536]	; (8000f64 <sdcConnect+0x304>)
 8000d4a:	e006      	b.n	8000d5a <sdcConnect+0xfa>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d4c:	9b03      	ldr	r3, [sp, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0e      	blt.n	8000d70 <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d52:	3d01      	subs	r5, #1
 8000d54:	d0a0      	beq.n	8000c98 <sdcConnect+0x38>
 8000d56:	f003 fc93 	bl	8004680 <chThdSleep>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d5a:	ab03      	add	r3, sp, #12
 8000d5c:	4632      	mov	r2, r6
 8000d5e:	2101      	movs	r1, #1
 8000d60:	4620      	mov	r0, r4
 8000d62:	f002 f88d 	bl	8002e80 <sdc_lld_send_cmd_short>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2064      	movs	r0, #100	; 0x64
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d0ee      	beq.n	8000d4c <sdcConnect+0xec>
 8000d6e:	e793      	b.n	8000c98 <sdcConnect+0x38>
      if ((resp[0] & 0x40000000U) != 0U) {
 8000d70:	005a      	lsls	r2, r3, #1
 8000d72:	d503      	bpl.n	8000d7c <sdcConnect+0x11c>
        sdcp->cardmode |= SDC_MODE_HIGH_CAPACITY;
 8000d74:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d76:	f043 0310 	orr.w	r3, r3, #16
 8000d7a:	6323      	str	r3, [r4, #48]	; 0x30
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_ALL_SEND_CID, 0, sdcp->cid)) {
 8000d7c:	f104 0308 	add.w	r3, r4, #8
 8000d80:	2200      	movs	r2, #0
 8000d82:	2102      	movs	r1, #2
 8000d84:	4620      	mov	r0, r4
 8000d86:	f002 f8ab 	bl	8002ee0 <sdc_lld_send_cmd_long_crc>
 8000d8a:	2800      	cmp	r0, #0
 8000d8c:	d184      	bne.n	8000c98 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_RELATIVE_ADDR,
 8000d8e:	4602      	mov	r2, r0
 8000d90:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8000d94:	2103      	movs	r1, #3
 8000d96:	4620      	mov	r0, r4
 8000d98:	f002 f88a 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000d9c:	2800      	cmp	r0, #0
 8000d9e:	f47f af7b 	bne.w	8000c98 <sdcConnect+0x38>
                                sdcp->rca, sdcp->csd)) {
 8000da2:	f104 0618 	add.w	r6, r4, #24
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_SEND_CSD,
 8000da6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000da8:	2109      	movs	r1, #9
 8000daa:	4620      	mov	r0, r4
 8000dac:	4633      	mov	r3, r6
 8000dae:	f002 f897 	bl	8002ee0 <sdc_lld_send_cmd_long_crc>
 8000db2:	2800      	cmp	r0, #0
 8000db4:	f47f af70 	bne.w	8000c98 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEL_DESEL_CARD,
 8000db8:	ab02      	add	r3, sp, #8
 8000dba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000dbc:	2107      	movs	r1, #7
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f002 f876 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000dc4:	4605      	mov	r5, r0
 8000dc6:	2800      	cmp	r0, #0
 8000dc8:	f47f af66 	bne.w	8000c98 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000dcc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d065      	beq.n	8000ea2 <sdcConnect+0x242>
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000dd6:	227e      	movs	r2, #126	; 0x7e
 8000dd8:	217f      	movs	r1, #127	; 0x7f
 8000dda:	4630      	mov	r0, r6
  uint8_t *tmp = sdcp->buf;
 8000ddc:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000dde:	f7ff fe37 	bl	8000a50 <_mmcsd_get_slice>
 8000de2:	b170      	cbz	r0, 8000e02 <sdcConnect+0x1a2>
  if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, 0)) {
 8000de4:	2306      	movs	r3, #6
 8000de6:	2240      	movs	r2, #64	; 0x40
 8000de8:	4639      	mov	r1, r7
 8000dea:	4620      	mov	r0, r4
 8000dec:	9500      	str	r5, [sp, #0]
 8000dee:	f002 f897 	bl	8002f20 <sdc_lld_read_special>
 8000df2:	2800      	cmp	r0, #0
 8000df4:	f47f af50 	bne.w	8000c98 <sdcConnect+0x38>
  if ((sdc_cmd6_extract_info(SD_SWITCH_FUNCTION_SPEED, tmp) & 2U) == 2U) {
 8000df8:	89bb      	ldrh	r3, [r7, #12]
 8000dfa:	ba5b      	rev16	r3, r3
 8000dfc:	079b      	lsls	r3, r3, #30
 8000dfe:	f100 8094 	bmi.w	8000f2a <sdcConnect+0x2ca>
    *clk = SDC_CLK_25MHz;
 8000e02:	2100      	movs	r1, #0
  sdc_lld_set_data_clk(sdcp, clk);
 8000e04:	4620      	mov	r0, r4
 8000e06:	f001 ffcb 	bl	8002da0 <sdc_lld_set_data_clk>
  return _sdc_wait_for_transfer_state_internal(sdcp, false);
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f7ff fe9f 	bl	8000b50 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state_nocrc(sdcp) != HAL_SUCCESS) {
 8000e12:	4605      	mov	r5, r0
 8000e14:	2800      	cmp	r0, #0
 8000e16:	f47f af3f 	bne.w	8000c98 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000e1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e1c:	f003 030f 	and.w	r3, r3, #15
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d06b      	beq.n	8000efc <sdcConnect+0x29c>
    sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e24:	4630      	mov	r0, r6
 8000e26:	f7ff fe3b 	bl	8000aa0 <_mmcsd_get_capacity>
      sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e2a:	62a0      	str	r0, [r4, #40]	; 0x28
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BLOCKLEN,
 8000e2c:	ab02      	add	r3, sp, #8
 8000e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e32:	2110      	movs	r1, #16
 8000e34:	4620      	mov	r0, r4
 8000e36:	f002 f83b 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000e3a:	4605      	mov	r5, r0
 8000e3c:	2800      	cmp	r0, #0
 8000e3e:	f47f af2b 	bne.w	8000c98 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000e42:	9b02      	ldr	r3, [sp, #8]
 8000e44:	4e44      	ldr	r6, [pc, #272]	; (8000f58 <sdcConnect+0x2f8>)
                                 MMCSD_BLOCK_SIZE, resp) ||
 8000e46:	4233      	tst	r3, r6
 8000e48:	f47f af26 	bne.w	8000c98 <sdcConnect+0x38>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000e4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e4e:	f013 0f0e 	tst.w	r3, #14
 8000e52:	f003 020f 	and.w	r2, r3, #15
 8000e56:	d133      	bne.n	8000ec0 <sdcConnect+0x260>
  if (SDC_MODE_1BIT == sdcp->config->bus_width) {
 8000e58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e5a:	7819      	ldrb	r1, [r3, #0]
 8000e5c:	b1f9      	cbz	r1, 8000e9e <sdcConnect+0x23e>
  else if (SDC_MODE_4BIT == sdcp->config->bus_width) {
 8000e5e:	2901      	cmp	r1, #1
 8000e60:	f47f af1a 	bne.w	8000c98 <sdcConnect+0x38>
    sdc_lld_set_bus_mode(sdcp, SDC_MODE_4BIT);
 8000e64:	4620      	mov	r0, r4
 8000e66:	f001 ffe3 	bl	8002e30 <sdc_lld_set_bus_mode>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e6a:	ab03      	add	r3, sp, #12
 8000e6c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e6e:	2137      	movs	r1, #55	; 0x37
 8000e70:	4620      	mov	r0, r4
 8000e72:	f002 f81d 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000e76:	2800      	cmp	r0, #0
 8000e78:	f47f af0e 	bne.w	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000e7c:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e7e:	4233      	tst	r3, r6
 8000e80:	f47f af0a 	bne.w	8000c98 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000e84:	ab03      	add	r3, sp, #12
 8000e86:	2202      	movs	r2, #2
 8000e88:	2106      	movs	r1, #6
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	f002 f810 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f47f af01 	bne.w	8000c98 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000e96:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000e98:	4233      	tst	r3, r6
 8000e9a:	f47f aefd 	bne.w	8000c98 <sdcConnect+0x38>
  return HAL_SUCCESS;
 8000e9e:	2305      	movs	r3, #5
 8000ea0:	e6ff      	b.n	8000ca2 <sdcConnect+0x42>
  if (!(sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ea2:	ab03      	add	r3, sp, #12
 8000ea4:	4a30      	ldr	r2, [pc, #192]	; (8000f68 <sdcConnect+0x308>)
 8000ea6:	2106      	movs	r1, #6
 8000ea8:	4620      	mov	r0, r4
 8000eaa:	f002 f801 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	d1a7      	bne.n	8000e02 <sdcConnect+0x1a2>
                                   MMCSD_R1_ERROR(resp[0]))) {
 8000eb2:	9b03      	ldr	r3, [sp, #12]
 8000eb4:	4928      	ldr	r1, [pc, #160]	; (8000f58 <sdcConnect+0x2f8>)
 8000eb6:	4019      	ands	r1, r3
  *clk = SDC_CLK_25MHz;
 8000eb8:	fab1 f181 	clz	r1, r1
 8000ebc:	0949      	lsrs	r1, r1, #5
 8000ebe:	e7a1      	b.n	8000e04 <sdcConnect+0x1a4>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000ec0:	2a02      	cmp	r2, #2
 8000ec2:	f47f aee9 	bne.w	8000c98 <sdcConnect+0x38>
  switch (sdcp->config->bus_width) {
 8000ec6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ec8:	7819      	ldrb	r1, [r3, #0]
 8000eca:	2901      	cmp	r1, #1
 8000ecc:	d041      	beq.n	8000f52 <sdcConnect+0x2f2>
 8000ece:	2902      	cmp	r1, #2
 8000ed0:	d03d      	beq.n	8000f4e <sdcConnect+0x2ee>
 8000ed2:	2900      	cmp	r1, #0
 8000ed4:	d0e3      	beq.n	8000e9e <sdcConnect+0x23e>
 8000ed6:	4e25      	ldr	r6, [pc, #148]	; (8000f6c <sdcConnect+0x30c>)
  sdc_lld_set_bus_mode(sdcp, sdcp->config->bus_width);
 8000ed8:	4620      	mov	r0, r4
 8000eda:	f001 ffa9 	bl	8002e30 <sdc_lld_set_bus_mode>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ede:	ab03      	add	r3, sp, #12
 8000ee0:	4632      	mov	r2, r6
 8000ee2:	2106      	movs	r1, #6
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f001 ffe3 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000eea:	2800      	cmp	r0, #0
 8000eec:	f47f aed4 	bne.w	8000c98 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000ef0:	9a03      	ldr	r2, [sp, #12]
 8000ef2:	4b19      	ldr	r3, [pc, #100]	; (8000f58 <sdcConnect+0x2f8>)
 8000ef4:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d0d1      	beq.n	8000e9e <sdcConnect+0x23e>
 8000efa:	e6cd      	b.n	8000c98 <sdcConnect+0x38>
    if (_mmcsd_get_slice(sdcp->csd, MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE) > 1U) {
 8000efc:	227e      	movs	r2, #126	; 0x7e
 8000efe:	217f      	movs	r1, #127	; 0x7f
 8000f00:	4630      	mov	r0, r6
 8000f02:	f7ff fda5 	bl	8000a50 <_mmcsd_get_slice>
 8000f06:	2801      	cmp	r0, #1
 8000f08:	d98c      	bls.n	8000e24 <sdcConnect+0x1c4>
      uint8_t *ext_csd = sdcp->buf;
 8000f0a:	6be6      	ldr	r6, [r4, #60]	; 0x3c
      if (sdc_lld_read_special(sdcp, ext_csd, 512, MMCSD_CMD_SEND_EXT_CSD, 0)) {
 8000f0c:	2308      	movs	r3, #8
 8000f0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f12:	4620      	mov	r0, r4
 8000f14:	4631      	mov	r1, r6
 8000f16:	9500      	str	r5, [sp, #0]
 8000f18:	f002 f802 	bl	8002f20 <sdc_lld_read_special>
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	f47f aebb 	bne.w	8000c98 <sdcConnect+0x38>
      sdcp->capacity = _mmcsd_get_capacity_ext(ext_csd);
 8000f22:	4630      	mov	r0, r6
 8000f24:	f7ff fddc 	bl	8000ae0 <_mmcsd_get_capacity_ext>
 8000f28:	e77f      	b.n	8000e2a <sdcConnect+0x1ca>
    if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, cmdarg)) {
 8000f2a:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <sdcConnect+0x310>)
 8000f2c:	2240      	movs	r2, #64	; 0x40
 8000f2e:	4639      	mov	r1, r7
 8000f30:	4620      	mov	r0, r4
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2306      	movs	r3, #6
 8000f36:	f001 fff3 	bl	8002f20 <sdc_lld_read_special>
 8000f3a:	2800      	cmp	r0, #0
 8000f3c:	f47f aeac 	bne.w	8000c98 <sdcConnect+0x38>
        (uint32_t)buf[16];
 8000f40:	7c39      	ldrb	r1, [r7, #16]
  status = (tmp >> ((uint32_t)function * 4U)) & 0xFU;
 8000f42:	f001 010f 	and.w	r1, r1, #15
  *clk = SDC_CLK_25MHz;
 8000f46:	390f      	subs	r1, #15
 8000f48:	bf18      	it	ne
 8000f4a:	2101      	movne	r1, #1
 8000f4c:	e75a      	b.n	8000e04 <sdcConnect+0x1a4>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 2, 0);
 8000f4e:	4e09      	ldr	r6, [pc, #36]	; (8000f74 <sdcConnect+0x314>)
 8000f50:	e7c2      	b.n	8000ed8 <sdcConnect+0x278>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 1, 0);
 8000f52:	4e09      	ldr	r6, [pc, #36]	; (8000f78 <sdcConnect+0x318>)
 8000f54:	e7c0      	b.n	8000ed8 <sdcConnect+0x278>
 8000f56:	bf00      	nop
 8000f58:	fdffe008 	.word	0xfdffe008
 8000f5c:	50ff8000 	.word	0x50ff8000
 8000f60:	80100000 	.word	0x80100000
 8000f64:	c0ff8000 	.word	0xc0ff8000
 8000f68:	03b90100 	.word	0x03b90100
 8000f6c:	03b70000 	.word	0x03b70000
 8000f70:	80fffff1 	.word	0x80fffff1
 8000f74:	03b70200 	.word	0x03b70200
 8000f78:	03b70100 	.word	0x03b70100
 8000f7c:	00000000 	.word	0x00000000

08000f80 <_sdc_wait_for_transfer_state>:
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f80:	b530      	push	{r4, r5, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000f82:	4d10      	ldr	r5, [pc, #64]	; (8000fc4 <_sdc_wait_for_transfer_state+0x44>)
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f84:	b083      	sub	sp, #12
 8000f86:	4604      	mov	r4, r0
static bool _sdc_wait_for_transfer_state_internal(SDCDriver *sdcp,
 8000f88:	e003      	b.n	8000f92 <_sdc_wait_for_transfer_state+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000f8a:	2a02      	cmp	r2, #2
 8000f8c:	d816      	bhi.n	8000fbc <_sdc_wait_for_transfer_state+0x3c>
 8000f8e:	f003 fb77 	bl	8004680 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000f92:	ab01      	add	r3, sp, #4
 8000f94:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000f96:	210d      	movs	r1, #13
 8000f98:	4620      	mov	r0, r4
 8000f9a:	f001 ff89 	bl	8002eb0 <sdc_lld_send_cmd_short_crc>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fa2:	b943      	cbnz	r3, 8000fb6 <_sdc_wait_for_transfer_state+0x36>
 8000fa4:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000fa6:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000faa:	422a      	tst	r2, r5
    switch (MMCSD_R1_STS(resp[0])) {
 8000fac:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fb0:	d104      	bne.n	8000fbc <_sdc_wait_for_transfer_state+0x3c>
    switch (MMCSD_R1_STS(resp[0])) {
 8000fb2:	2904      	cmp	r1, #4
 8000fb4:	d1e9      	bne.n	8000f8a <_sdc_wait_for_transfer_state+0xa>
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	b003      	add	sp, #12
 8000fba:	bd30      	pop	{r4, r5, pc}
    switch (MMCSD_R1_STS(resp[0])) {
 8000fbc:	2301      	movs	r3, #1
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	b003      	add	sp, #12
 8000fc2:	bd30      	pop	{r4, r5, pc}
 8000fc4:	fdffe008 	.word	0xfdffe008
	...

08000fd0 <sdcInit>:
  sdc_lld_init();
 8000fd0:	f001 be9e 	b.w	8002d10 <sdc_lld_init>
	...

08000fe0 <sdcObjectInit>:
  sdcp->errors   = SDC_NO_ERROR;
 8000fe0:	2300      	movs	r3, #0
  sdcp->vmt      = &sdc_vmt;
 8000fe2:	4904      	ldr	r1, [pc, #16]	; (8000ff4 <sdcObjectInit+0x14>)
  sdcp->state    = BLK_STOP;
 8000fe4:	2201      	movs	r2, #1
  sdcp->vmt      = &sdc_vmt;
 8000fe6:	6001      	str	r1, [r0, #0]
  sdcp->state    = BLK_STOP;
 8000fe8:	7102      	strb	r2, [r0, #4]
  sdcp->errors   = SDC_NO_ERROR;
 8000fea:	6343      	str	r3, [r0, #52]	; 0x34
  sdcp->capacity = 0;
 8000fec:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	08004ba8 	.word	0x08004ba8
	...

08001000 <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001000:	300c      	adds	r0, #12
 8001002:	f7ff bc45 	b.w	8000890 <iqReadTimeout>
 8001006:	bf00      	nop
	...

08001010 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	300c      	adds	r0, #12
 8001016:	f7ff bc3b 	b.w	8000890 <iqReadTimeout>
 800101a:	bf00      	nop
 800101c:	0000      	movs	r0, r0
	...

08001020 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001020:	3030      	adds	r0, #48	; 0x30
 8001022:	f7ff bcd5 	b.w	80009d0 <oqWriteTimeout>
 8001026:	bf00      	nop
	...

08001030 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	3030      	adds	r0, #48	; 0x30
 8001036:	f7ff bccb 	b.w	80009d0 <oqWriteTimeout>
 800103a:	bf00      	nop
 800103c:	0000      	movs	r0, r0
	...

08001040 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001040:	300c      	adds	r0, #12
 8001042:	f7ff bbfd 	b.w	8000840 <iqGetTimeout>
 8001046:	bf00      	nop
	...

08001050 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	300c      	adds	r0, #12
 8001056:	f7ff bbf3 	b.w	8000840 <iqGetTimeout>
 800105a:	bf00      	nop
 800105c:	0000      	movs	r0, r0
	...

08001060 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001060:	3030      	adds	r0, #48	; 0x30
 8001062:	f7ff bc65 	b.w	8000930 <oqPutTimeout>
 8001066:	bf00      	nop
	...

08001070 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001070:	f04f 32ff 	mov.w	r2, #4294967295
 8001074:	3030      	adds	r0, #48	; 0x30
 8001076:	f7ff bc5b 	b.w	8000930 <oqPutTimeout>
 800107a:	bf00      	nop
 800107c:	0000      	movs	r0, r0
	...

08001080 <_ctl>:
 8001080:	2901      	cmp	r1, #1
 8001082:	bf14      	ite	ne
 8001084:	f06f 0013 	mvnne.w	r0, #19
 8001088:	2000      	moveq	r0, #0
 800108a:	4770      	bx	lr
 800108c:	0000      	movs	r0, r0
	...

08001090 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8001090:	f002 bc76 	b.w	8003980 <sd_lld_init>
	...

080010a0 <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 80010a0:	4603      	mov	r3, r0
 80010a2:	4903      	ldr	r1, [pc, #12]	; (80010b0 <sdObjectInit+0x10>)
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 80010a4:	2201      	movs	r2, #1
  sdp->vmt = &vmt;
 80010a6:	f843 1b04 	str.w	r1, [r3], #4
  sdp->state = SD_STOP;
 80010aa:	7202      	strb	r2, [r0, #8]
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 80010ac:	6043      	str	r3, [r0, #4]
}
 80010ae:	4770      	bx	lr
 80010b0:	08004bcc 	.word	0x08004bcc
	...

080010c0 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80010c0:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 80010c2:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 80010c4:	4604      	mov	r4, r0
 80010c6:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 80010c8:	b13b      	cbz	r3, 80010da <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80010ca:	4629      	mov	r1, r5
 80010cc:	f104 000c 	add.w	r0, r4, #12
 80010d0:	f7ff fb96 	bl	8000800 <iqPutI>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	db0b      	blt.n	80010f0 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 80010d8:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 80010da:	2104      	movs	r1, #4
 80010dc:	4408      	add	r0, r1
 80010de:	f003 fb6f 	bl	80047c0 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 80010e2:	4629      	mov	r1, r5
 80010e4:	f104 000c 	add.w	r0, r4, #12
 80010e8:	f7ff fb8a 	bl	8000800 <iqPutI>
 80010ec:	2800      	cmp	r0, #0
 80010ee:	daf3      	bge.n	80010d8 <sdIncomingDataI+0x18>
 80010f0:	1d20      	adds	r0, r4, #4
 80010f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 80010f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010fa:	f003 bb61 	b.w	80047c0 <chEvtBroadcastFlagsI>
 80010fe:	bf00      	nop

08001100 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 8001100:	f002 bb6e 	b.w	80037e0 <spi_lld_init>
	...

08001110 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001110:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 8001112:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 8001114:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 8001116:	300c      	adds	r0, #12
 8001118:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 800111a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800111e:	f003 bb47 	b.w	80047b0 <chMtxObjectInit>
 8001122:	bf00      	nop
	...

08001130 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 8001130:	f001 b926 	b.w	8002380 <usb_lld_init>
	...

08001140 <usbObjectInit>:
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 8001140:	2301      	movs	r3, #1
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 8001142:	2240      	movs	r2, #64	; 0x40
 8001144:	2100      	movs	r1, #0
void usbObjectInit(USBDriver *usbp) {
 8001146:	b510      	push	{r4, lr}
 8001148:	4604      	mov	r4, r0
  usbp->state        = USB_STOP;
 800114a:	f800 3b30 	strb.w	r3, [r0], #48
    usbp->in_params[i]  = NULL;
 800114e:	f003 fc99 	bl	8004a84 <memset>
  usbp->config       = NULL;
 8001152:	2300      	movs	r3, #0
    usbp->out_params[i] = NULL;
  }
  usbp->transmitting = 0;
 8001154:	e9c4 3301 	strd	r3, r3, [r4, #4]
  usbp->receiving    = 0;
}
 8001158:	bd10      	pop	{r4, pc}
 800115a:	bf00      	nop
 800115c:	0000      	movs	r0, r0
	...

08001160 <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 8001160:	b570      	push	{r4, r5, r6, lr}
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8001162:	2302      	movs	r3, #2

  /* Resetting internal state.*/
  usbp->status        = 0;
 8001164:	2500      	movs	r5, #0
void _usb_reset(USBDriver *usbp) {
 8001166:	4604      	mov	r4, r0
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8001168:	2224      	movs	r2, #36	; 0x24
  usbp->state         = USB_READY;
 800116a:	7003      	strb	r3, [r0, #0]
    usbp->epc[i] = NULL;
 800116c:	4629      	mov	r1, r5
  usbp->status        = 0;
 800116e:	f8c0 5088 	str.w	r5, [r0, #136]	; 0x88
    usbp->epc[i] = NULL;
 8001172:	300c      	adds	r0, #12
  usbp->transmitting  = 0;
 8001174:	f840 5c04 	str.w	r5, [r0, #-4]
    usbp->epc[i] = NULL;
 8001178:	f003 fc84 	bl	8004a84 <memset>

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800117c:	4620      	mov	r0, r4
  usbp->ep0state = USB_EP0_STP_WAITING;
 800117e:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
  usb_lld_reset(usbp);
 8001182:	f001 f90d 	bl	80023a0 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001186:	6863      	ldr	r3, [r4, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	b123      	cbz	r3, 8001196 <_usb_reset+0x36>
 800118c:	4629      	mov	r1, r5
 800118e:	4620      	mov	r0, r4
}
 8001190:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 8001194:	4718      	bx	r3
}
 8001196:	bd70      	pop	{r4, r5, r6, pc}
	...

080011a0 <_usb_suspend>:
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 80011a0:	7803      	ldrb	r3, [r0, #0]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d00d      	beq.n	80011c2 <_usb_suspend+0x22>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
    usbp->state       = USB_SUSPENDED;
 80011a6:	2105      	movs	r1, #5

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011a8:	6842      	ldr	r2, [r0, #4]
    usbp->saved_state = usbp->state;
 80011aa:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 80011ae:	7001      	strb	r1, [r0, #0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011b0:	6813      	ldr	r3, [r2, #0]
void _usb_suspend(USBDriver *usbp) {
 80011b2:	b510      	push	{r4, lr}
 80011b4:	4604      	mov	r4, r0
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 80011b6:	b10b      	cbz	r3, 80011bc <_usb_suspend+0x1c>
 80011b8:	2104      	movs	r1, #4
 80011ba:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	60a3      	str	r3, [r4, #8]
        }
      }
    }
  #endif
  }
}
 80011c0:	bd10      	pop	{r4, pc}
 80011c2:	4770      	bx	lr
	...

080011d0 <_usb_wakeup>:
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80011d0:	7801      	ldrb	r1, [r0, #0]
 80011d2:	2905      	cmp	r1, #5
 80011d4:	d000      	beq.n	80011d8 <_usb_wakeup+0x8>
    usbp->state = usbp->saved_state;

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
  }
}
 80011d6:	4770      	bx	lr
    usbp->state = usbp->saved_state;
 80011d8:	f890 c08c 	ldrb.w	ip, [r0, #140]	; 0x8c
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80011dc:	6842      	ldr	r2, [r0, #4]
    usbp->state = usbp->saved_state;
 80011de:	f880 c000 	strb.w	ip, [r0]
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80011e2:	6813      	ldr	r3, [r2, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0f6      	beq.n	80011d6 <_usb_wakeup+0x6>
 80011e8:	4718      	bx	r3
 80011ea:	bf00      	nop
 80011ec:	0000      	movs	r0, r0
	...

080011f0 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80011f0:	b570      	push	{r4, r5, r6, lr}
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80011f2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80011f6:	4604      	mov	r4, r0
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 80011f8:	b113      	cbz	r3, 8001200 <_usb_ep0setup+0x10>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8001200:	f104 0280 	add.w	r2, r4, #128	; 0x80
 8001204:	4620      	mov	r0, r4
 8001206:	f001 f96b 	bl	80024e0 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800120a:	6863      	ldr	r3, [r4, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	b353      	cbz	r3, 8001266 <_usb_ep0setup+0x76>
      !(usbp->config->requests_hook_cb(usbp))) {
 8001210:	4620      	mov	r0, r4
 8001212:	4798      	blx	r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8001214:	b338      	cbz	r0, 8001266 <_usb_ep0setup+0x76>
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 8001216:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8001218:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
  max = (size_t)get_hword(&usbp->setup[6]);
 800121c:	f8b4 2086 	ldrh.w	r2, [r4, #134]	; 0x86
  if (usbp->ep0n > max) {
 8001220:	42aa      	cmp	r2, r5
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001222:	bf2c      	ite	cs
 8001224:	462a      	movcs	r2, r5
    usbp->ep0n = max;
 8001226:	67a2      	strcc	r2, [r4, #120]	; 0x78
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001228:	0619      	lsls	r1, r3, #24
 800122a:	f100 80da 	bmi.w	80013e2 <_usb_ep0setup+0x1f2>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800122e:	2a00      	cmp	r2, #0
 8001230:	f000 808d 	beq.w	800134e <_usb_ep0setup+0x15e>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8001234:	2215      	movs	r2, #21
 8001236:	2330      	movs	r3, #48	; 0x30
 8001238:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800123c:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001240:	8962      	ldrh	r2, [r4, #10]
  usb_lld_start_out(usbp, ep);
 8001242:	4620      	mov	r0, r4
  osp = usbp->epc[ep]->out_state;
 8001244:	68e3      	ldr	r3, [r4, #12]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001246:	f042 0201 	orr.w	r2, r2, #1
  osp = usbp->epc[ep]->out_state;
 800124a:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800124c:	8162      	strh	r2, [r4, #10]
      osalSysLockFromISR();
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800124e:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  osp->rxcnt  = 0;
 8001252:	2400      	movs	r4, #0
  osp->rxsize = n;
 8001254:	6019      	str	r1, [r3, #0]
  osp->rxbuf  = buf;
 8001256:	609d      	str	r5, [r3, #8]
  usb_lld_start_out(usbp, ep);
 8001258:	4621      	mov	r1, r4
  osp->rxcnt  = 0;
 800125a:	605c      	str	r4, [r3, #4]
  usb_lld_start_out(usbp, ep);
 800125c:	f001 f950 	bl	8002500 <usb_lld_start_out>
 8001260:	f384 8811 	msr	BASEPRI, r4
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8001264:	bd70      	pop	{r4, r5, r6, pc}
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8001266:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800126a:	f013 0660 	ands.w	r6, r3, #96	; 0x60
 800126e:	4618      	mov	r0, r3
 8001270:	d11c      	bne.n	80012ac <_usb_ep0setup+0xbc>
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001272:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001276:	f003 057f 	and.w	r5, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
 800127a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800127e:	f240 3202 	movw	r2, #770	; 0x302
 8001282:	4295      	cmp	r5, r2
 8001284:	f000 8151 	beq.w	800152a <_usb_ep0setup+0x33a>
 8001288:	d840      	bhi.n	800130c <_usb_ep0setup+0x11c>
 800128a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800128e:	f000 8108 	beq.w	80014a2 <_usb_ep0setup+0x2b2>
 8001292:	d91d      	bls.n	80012d0 <_usb_ep0setup+0xe0>
 8001294:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 8001298:	f000 8112 	beq.w	80014c0 <_usb_ep0setup+0x2d0>
 800129c:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 80012a0:	d104      	bne.n	80012ac <_usb_ep0setup+0xbc>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80012a2:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	f000 80d3 	beq.w	8001452 <_usb_ep0setup+0x262>
      usb_lld_stall_in(usbp, 0);
 80012ac:	2100      	movs	r1, #0
 80012ae:	4620      	mov	r0, r4
 80012b0:	f001 fc9e 	bl	8002bf0 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 80012b4:	2100      	movs	r1, #0
 80012b6:	4620      	mov	r0, r4
 80012b8:	f001 fc8a 	bl	8002bd0 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80012bc:	6863      	ldr	r3, [r4, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	b113      	cbz	r3, 80012c8 <_usb_ep0setup+0xd8>
 80012c2:	2106      	movs	r1, #6
 80012c4:	4620      	mov	r0, r4
 80012c6:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 80012c8:	2306      	movs	r3, #6
 80012ca:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80012ce:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80012d0:	2d01      	cmp	r5, #1
 80012d2:	d061      	beq.n	8001398 <_usb_ep0setup+0x1a8>
 80012d4:	2d02      	cmp	r5, #2
 80012d6:	d151      	bne.n	800137c <_usb_ep0setup+0x18c>
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80012d8:	f994 3084 	ldrsb.w	r3, [r4, #132]	; 0x84
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80012dc:	4620      	mov	r0, r4
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80012de:	f894 1084 	ldrb.w	r1, [r4, #132]	; 0x84
 80012e2:	2b00      	cmp	r3, #0
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 80012e4:	f001 010f 	and.w	r1, r1, #15
    if ((usbp->setup[4] & 0x80U) != 0U) {
 80012e8:	f2c0 80ac 	blt.w	8001444 <_usb_ep0setup+0x254>
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 80012ec:	f001 f8d8 	bl	80024a0 <usb_lld_get_status_out>
 80012f0:	2801      	cmp	r0, #1
 80012f2:	f000 80ac 	beq.w	800144e <_usb_ep0setup+0x25e>
 80012f6:	2802      	cmp	r0, #2
 80012f8:	d1d8      	bne.n	80012ac <_usb_ep0setup+0xbc>
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 80012fa:	499a      	ldr	r1, [pc, #616]	; (8001564 <_usb_ep0setup+0x374>)
 80012fc:	2302      	movs	r3, #2
 80012fe:	2200      	movs	r2, #0
 8001300:	e9c4 131d 	strd	r1, r3, [r4, #116]	; 0x74
 8001304:	67e2      	str	r2, [r4, #124]	; 0x7c
        return true;
 8001306:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 800130a:	e787      	b.n	800121c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800130c:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8001310:	f000 8103 	beq.w	800151a <_usb_ep0setup+0x32a>
 8001314:	d947      	bls.n	80013a6 <_usb_ep0setup+0x1b6>
 8001316:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 800131a:	d139      	bne.n	8001390 <_usb_ep0setup+0x1a0>
      if (usbp->state == USB_ACTIVE) {
 800131c:	7823      	ldrb	r3, [r4, #0]
 800131e:	2b04      	cmp	r3, #4
 8001320:	f000 80a1 	beq.w	8001466 <_usb_ep0setup+0x276>
      if (usbp->setup[2] != 0U) {
 8001324:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 8001328:	b14b      	cbz	r3, 800133e <_usb_ep0setup+0x14e>
        usbp->state = USB_ACTIVE;
 800132a:	2104      	movs	r1, #4
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800132c:	6862      	ldr	r2, [r4, #4]
        usbp->configuration = usbp->setup[2];
 800132e:	f884 308b 	strb.w	r3, [r4, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 8001332:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 8001334:	6813      	ldr	r3, [r2, #0]
 8001336:	b113      	cbz	r3, 800133e <_usb_ep0setup+0x14e>
 8001338:	2102      	movs	r1, #2
 800133a:	4620      	mov	r0, r4
 800133c:	4798      	blx	r3
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800133e:	2300      	movs	r3, #0
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001340:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001344:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 8001348:	67e3      	str	r3, [r4, #124]	; 0x7c
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800134a:	0603      	lsls	r3, r0, #24
 800134c:	d463      	bmi.n	8001416 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 800134e:	220b      	movs	r2, #11
 8001350:	2330      	movs	r3, #48	; 0x30
 8001352:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 8001356:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800135a:	8922      	ldrh	r2, [r4, #8]
  isp->txbuf  = buf;
 800135c:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 800135e:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_in(usbp, ep);
 8001360:	4620      	mov	r0, r4
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001362:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 8001366:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001368:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800136a:	8122      	strh	r2, [r4, #8]
  isp->txbuf  = buf;
 800136c:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 800136e:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001372:	f001 f95d 	bl	8002630 <usb_lld_start_in>
 8001376:	f385 8811 	msr	BASEPRI, r5
}
 800137a:	bd70      	pop	{r4, r5, r6, pc}
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800137c:	2d00      	cmp	r5, #0
 800137e:	d195      	bne.n	80012ac <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001380:	2202      	movs	r2, #2
 8001382:	f104 0188 	add.w	r1, r4, #136	; 0x88
 8001386:	67e5      	str	r5, [r4, #124]	; 0x7c
 8001388:	6761      	str	r1, [r4, #116]	; 0x74
 800138a:	4615      	mov	r5, r2
 800138c:	67a2      	str	r2, [r4, #120]	; 0x78
    return true;
 800138e:	e745      	b.n	800121c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001390:	f640 4202 	movw	r2, #3074	; 0xc02
 8001394:	4295      	cmp	r5, r2
 8001396:	d189      	bne.n	80012ac <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 8001398:	2502      	movs	r5, #2
 800139a:	4973      	ldr	r1, [pc, #460]	; (8001568 <_usb_ep0setup+0x378>)
 800139c:	2200      	movs	r2, #0
 800139e:	e9c4 151d 	strd	r1, r5, [r4, #116]	; 0x74
 80013a2:	67e2      	str	r2, [r4, #124]	; 0x7c
    return true;
 80013a4:	e73a      	b.n	800121c <_usb_ep0setup+0x2c>
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 80013a6:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 80013aa:	f000 809f 	beq.w	80014ec <_usb_ep0setup+0x2fc>
 80013ae:	f5a5 65c0 	sub.w	r5, r5, #1536	; 0x600
 80013b2:	2d01      	cmp	r5, #1
 80013b4:	f63f af7a 	bhi.w	80012ac <_usb_ep0setup+0xbc>
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 80013b8:	6861      	ldr	r1, [r4, #4]
 80013ba:	4620      	mov	r0, r4
 80013bc:	f8b4 3084 	ldrh.w	r3, [r4, #132]	; 0x84
 80013c0:	684d      	ldr	r5, [r1, #4]
 80013c2:	f894 2082 	ldrb.w	r2, [r4, #130]	; 0x82
 80013c6:	f894 1083 	ldrb.w	r1, [r4, #131]	; 0x83
 80013ca:	47a8      	blx	r5
    if (dp == NULL) {
 80013cc:	2800      	cmp	r0, #0
 80013ce:	f43f af6d 	beq.w	80012ac <_usb_ep0setup+0xbc>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 80013d2:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 80013d6:	e9d0 5200 	ldrd	r5, r2, [r0]
 80013da:	67e6      	str	r6, [r4, #124]	; 0x7c
 80013dc:	e9c4 251d 	strd	r2, r5, [r4, #116]	; 0x74
    return true;
 80013e0:	e71c      	b.n	800121c <_usb_ep0setup+0x2c>
    if (usbp->ep0n != 0U) {
 80013e2:	b1c2      	cbz	r2, 8001416 <_usb_ep0setup+0x226>
      usbp->ep0state = USB_EP0_IN_TX;
 80013e4:	2209      	movs	r2, #9
 80013e6:	2330      	movs	r3, #48	; 0x30
 80013e8:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80013ec:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013f0:	8922      	ldrh	r2, [r4, #8]
  usb_lld_start_in(usbp, ep);
 80013f2:	4620      	mov	r0, r4
  isp = usbp->epc[ep]->in_state;
 80013f4:	68e3      	ldr	r3, [r4, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013f6:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 80013fa:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80013fc:	8122      	strh	r2, [r4, #8]
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 80013fe:	e9d4 511d 	ldrd	r5, r1, [r4, #116]	; 0x74
  isp->txcnt  = 0;
 8001402:	2400      	movs	r4, #0
  isp->txsize = n;
 8001404:	6019      	str	r1, [r3, #0]
  isp->txbuf  = buf;
 8001406:	609d      	str	r5, [r3, #8]
  usb_lld_start_in(usbp, ep);
 8001408:	4621      	mov	r1, r4
  isp->txcnt  = 0;
 800140a:	605c      	str	r4, [r3, #4]
  usb_lld_start_in(usbp, ep);
 800140c:	f001 f910 	bl	8002630 <usb_lld_start_in>
 8001410:	f384 8811 	msr	BASEPRI, r4
}
 8001414:	bd70      	pop	{r4, r5, r6, pc}
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 8001416:	2214      	movs	r2, #20
 8001418:	2330      	movs	r3, #48	; 0x30
 800141a:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 800141e:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001422:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001424:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 8001426:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 8001428:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800142a:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 800142e:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 8001430:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001432:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 8001434:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 8001436:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 800143a:	f001 f861 	bl	8002500 <usb_lld_start_out>
 800143e:	f385 8811 	msr	BASEPRI, r5
}
 8001442:	bd70      	pop	{r4, r5, r6, pc}
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 8001444:	f001 f83c 	bl	80024c0 <usb_lld_get_status_in>
 8001448:	2801      	cmp	r0, #1
 800144a:	f47f af54 	bne.w	80012f6 <_usb_ep0setup+0x106>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800144e:	4947      	ldr	r1, [pc, #284]	; (800156c <_usb_ep0setup+0x37c>)
 8001450:	e754      	b.n	80012fc <_usb_ep0setup+0x10c>
      usbp->status |= 2U;
 8001452:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001456:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status |= 2U;
 8001458:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800145c:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status |= 2U;
 8001460:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 8001464:	e771      	b.n	800134a <_usb_ep0setup+0x15a>
 8001466:	2330      	movs	r3, #48	; 0x30
 8001468:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting &= 1U;
 800146c:	68a3      	ldr	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800146e:	2220      	movs	r2, #32
 8001470:	4631      	mov	r1, r6
 8001472:	f104 0010 	add.w	r0, r4, #16
  usbp->transmitting &= 1U;
 8001476:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 800147a:	60a3      	str	r3, [r4, #8]
    usbp->epc[i] = NULL;
 800147c:	f003 fb02 	bl	8004a84 <memset>
  usb_lld_disable_endpoints(usbp);
 8001480:	4620      	mov	r0, r4
 8001482:	f001 f805 	bl	8002490 <usb_lld_disable_endpoints>
 8001486:	f386 8811 	msr	BASEPRI, r6
        usbp->state = USB_SELECTED;
 800148a:	2103      	movs	r1, #3
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 800148c:	6863      	ldr	r3, [r4, #4]
        usbp->configuration = 0U;
 800148e:	f884 608b 	strb.w	r6, [r4, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8001492:	7021      	strb	r1, [r4, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	f43f af44 	beq.w	8001324 <_usb_ep0setup+0x134>
 800149c:	4620      	mov	r0, r4
 800149e:	4798      	blx	r3
 80014a0:	e740      	b.n	8001324 <_usb_ep0setup+0x134>
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 80014a2:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	f47f af00 	bne.w	80012ac <_usb_ep0setup+0xbc>
      usbp->status &= ~2U;
 80014ac:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80014b0:	67e6      	str	r6, [r4, #124]	; 0x7c
      usbp->status &= ~2U;
 80014b2:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 80014b6:	e9c4 661d 	strd	r6, r6, [r4, #116]	; 0x74
      usbp->status &= ~2U;
 80014ba:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
      return true;
 80014be:	e744      	b.n	800134a <_usb_ep0setup+0x15a>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80014c0:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f47f aef1 	bne.w	80012ac <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80014ca:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80014ce:	f013 010f 	ands.w	r1, r3, #15
 80014d2:	d006      	beq.n	80014e2 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014d4:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80014d6:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80014d8:	d439      	bmi.n	800154e <_usb_ep0setup+0x35e>
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80014da:	f001 fb99 	bl	8002c10 <usb_lld_clear_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80014de:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80014e2:	2300      	movs	r3, #0
 80014e4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
 80014e8:	67e3      	str	r3, [r4, #124]	; 0x7c
    return true;
 80014ea:	e72e      	b.n	800134a <_usb_ep0setup+0x15a>
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 80014ec:	f8b4 3080 	ldrh.w	r3, [r4, #128]	; 0x80
 80014f0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80014f4:	d1f5      	bne.n	80014e2 <_usb_ep0setup+0x2f2>
  usbp->address = usbp->setup[2];
 80014f6:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  usb_lld_set_address(usbp);
 80014fa:	4620      	mov	r0, r4
  usbp->address = usbp->setup[2];
 80014fc:	f884 308a 	strb.w	r3, [r4, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001500:	f000 ffb6 	bl	8002470 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001504:	6863      	ldr	r3, [r4, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	b113      	cbz	r3, 8001510 <_usb_ep0setup+0x320>
 800150a:	2101      	movs	r1, #1
 800150c:	4620      	mov	r0, r4
 800150e:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001510:	2303      	movs	r3, #3
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001512:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
  usbp->state = USB_SELECTED;
 8001516:	7023      	strb	r3, [r4, #0]
}
 8001518:	e7e3      	b.n	80014e2 <_usb_ep0setup+0x2f2>
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800151a:	2201      	movs	r2, #1
 800151c:	f104 018b 	add.w	r1, r4, #139	; 0x8b
 8001520:	67e6      	str	r6, [r4, #124]	; 0x7c
 8001522:	4615      	mov	r5, r2
 8001524:	e9c4 121d 	strd	r1, r2, [r4, #116]	; 0x74
    return true;
 8001528:	e678      	b.n	800121c <_usb_ep0setup+0x2c>
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800152a:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
 800152e:	2b00      	cmp	r3, #0
 8001530:	f47f aebc 	bne.w	80012ac <_usb_ep0setup+0xbc>
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8001534:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 8001538:	f013 010f 	ands.w	r1, r3, #15
 800153c:	d0d1      	beq.n	80014e2 <_usb_ep0setup+0x2f2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800153e:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001540:	4620      	mov	r0, r4
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8001542:	d409      	bmi.n	8001558 <_usb_ep0setup+0x368>
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8001544:	f001 fb44 	bl	8002bd0 <usb_lld_stall_out>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001548:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 800154c:	e7c9      	b.n	80014e2 <_usb_ep0setup+0x2f2>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800154e:	f001 fb6f 	bl	8002c30 <usb_lld_clear_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 8001552:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001556:	e7c4      	b.n	80014e2 <_usb_ep0setup+0x2f2>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 8001558:	f001 fb4a 	bl	8002bf0 <usb_lld_stall_in>
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800155c:	f894 0080 	ldrb.w	r0, [r4, #128]	; 0x80
 8001560:	e7bf      	b.n	80014e2 <_usb_ep0setup+0x2f2>
 8001562:	bf00      	nop
 8001564:	08004bf4 	.word	0x08004bf4
 8001568:	08004bfc 	.word	0x08004bfc
 800156c:	08004bf8 	.word	0x08004bf8

08001570 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001570:	b538      	push	{r3, r4, r5, lr}
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8001572:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8001576:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001578:	2b15      	cmp	r3, #21
 800157a:	d827      	bhi.n	80015cc <_usb_ep0in+0x5c>
 800157c:	e8df f003 	tbb	[pc, r3]
 8001580:	26262627 	.word	0x26262627
 8001584:	26272626 	.word	0x26272626
 8001588:	38100b26 	.word	0x38100b26
 800158c:	26262626 	.word	0x26262626
 8001590:	26262626 	.word	0x26262626
 8001594:	2727      	.short	0x2727
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 8001596:	6f85      	ldr	r5, [r0, #120]	; 0x78
    max = (size_t)get_hword(&usbp->setup[6]);
 8001598:	f8b0 3086 	ldrh.w	r3, [r0, #134]	; 0x86
    if ((usbp->ep0n < max) &&
 800159c:	429d      	cmp	r5, r3
 800159e:	d32e      	bcc.n	80015fe <_usb_ep0in+0x8e>
      return;
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80015a0:	2214      	movs	r2, #20
 80015a2:	2330      	movs	r3, #48	; 0x30
 80015a4:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
 80015a8:	f383 8811 	msr	BASEPRI, r3
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015ac:	8962      	ldrh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80015ae:	2500      	movs	r5, #0
  osp = usbp->epc[ep]->out_state;
 80015b0:	68e3      	ldr	r3, [r4, #12]
  usb_lld_start_out(usbp, ep);
 80015b2:	4620      	mov	r0, r4
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015b4:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_out(usbp, ep);
 80015b8:	4629      	mov	r1, r5
  osp = usbp->epc[ep]->out_state;
 80015ba:	699b      	ldr	r3, [r3, #24]
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80015bc:	8162      	strh	r2, [r4, #10]
  osp->rxbuf  = buf;
 80015be:	609d      	str	r5, [r3, #8]
  osp->rxcnt  = 0;
 80015c0:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_out(usbp, ep);
 80015c4:	f000 ff9c 	bl	8002500 <usb_lld_start_out>
 80015c8:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 80015cc:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 80015ce:	2100      	movs	r1, #0
 80015d0:	f001 fb0e 	bl	8002bf0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 80015d4:	2100      	movs	r1, #0
 80015d6:	4620      	mov	r0, r4
 80015d8:	f001 fafa 	bl	8002bd0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80015dc:	6863      	ldr	r3, [r4, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	b113      	cbz	r3, 80015e8 <_usb_ep0in+0x78>
 80015e2:	2106      	movs	r1, #6
 80015e4:	4620      	mov	r0, r4
 80015e6:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80015e8:	2306      	movs	r3, #6
 80015ea:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80015ee:	bd38      	pop	{r3, r4, r5, pc}
    if (usbp->ep0endcb != NULL) {
 80015f0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80015f2:	b103      	cbz	r3, 80015f6 <_usb_ep0in+0x86>
      usbp->ep0endcb(usbp);
 80015f4:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80015fc:	bd38      	pop	{r3, r4, r5, pc}
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80015fe:	68c3      	ldr	r3, [r0, #12]
 8001600:	8a1b      	ldrh	r3, [r3, #16]
 8001602:	fbb5 f2f3 	udiv	r2, r5, r3
 8001606:	fb03 5512 	mls	r5, r3, r2, r5
    if ((usbp->ep0n < max) &&
 800160a:	2d00      	cmp	r5, #0
 800160c:	d1c8      	bne.n	80015a0 <_usb_ep0in+0x30>
 800160e:	2330      	movs	r3, #48	; 0x30
 8001610:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001614:	8902      	ldrh	r2, [r0, #8]
  usb_lld_start_in(usbp, ep);
 8001616:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 8001618:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800161a:	f042 0201 	orr.w	r2, r2, #1
  isp = usbp->epc[ep]->in_state;
 800161e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001620:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001622:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001624:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001628:	f001 f802 	bl	8002630 <usb_lld_start_in>
 800162c:	f385 8811 	msr	BASEPRI, r5
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8001630:	230a      	movs	r3, #10
 8001632:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001636:	bd38      	pop	{r3, r4, r5, pc}
	...

08001640 <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001640:	b538      	push	{r3, r4, r5, lr}

  (void)ep;
  switch (usbp->ep0state) {
 8001642:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 8001646:	4604      	mov	r4, r0
  switch (usbp->ep0state) {
 8001648:	2b15      	cmp	r3, #21
 800164a:	d821      	bhi.n	8001690 <_usb_ep0out+0x50>
 800164c:	e8df f003 	tbb	[pc, r3]
 8001650:	20202021 	.word	0x20202021
 8001654:	20212020 	.word	0x20212020
 8001658:	21212120 	.word	0x21212120
 800165c:	20202020 	.word	0x20202020
 8001660:	20202020 	.word	0x20202020
 8001664:	0b32      	.short	0x0b32
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8001666:	220b      	movs	r2, #11
 8001668:	2330      	movs	r3, #48	; 0x30
 800166a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 800166e:	f383 8811 	msr	BASEPRI, r3
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001672:	8902      	ldrh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001674:	2500      	movs	r5, #0
  isp = usbp->epc[ep]->in_state;
 8001676:	68c3      	ldr	r3, [r0, #12]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001678:	f042 0201 	orr.w	r2, r2, #1
  usb_lld_start_in(usbp, ep);
 800167c:	4629      	mov	r1, r5
  isp = usbp->epc[ep]->in_state;
 800167e:	695b      	ldr	r3, [r3, #20]
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8001680:	8102      	strh	r2, [r0, #8]
  isp->txbuf  = buf;
 8001682:	609d      	str	r5, [r3, #8]
  isp->txcnt  = 0;
 8001684:	e9c3 5500 	strd	r5, r5, [r3]
  usb_lld_start_in(usbp, ep);
 8001688:	f000 ffd2 	bl	8002630 <usb_lld_start_in>
 800168c:	f385 8811 	msr	BASEPRI, r5
    usbp->ep0state = USB_EP0_ERROR;
    return;
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8001690:	bd38      	pop	{r3, r4, r5, pc}
    usb_lld_stall_in(usbp, 0);
 8001692:	2100      	movs	r1, #0
 8001694:	f001 faac 	bl	8002bf0 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 8001698:	2100      	movs	r1, #0
 800169a:	4620      	mov	r0, r4
 800169c:	f001 fa98 	bl	8002bd0 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 80016a0:	6863      	ldr	r3, [r4, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	b113      	cbz	r3, 80016ac <_usb_ep0out+0x6c>
 80016a6:	2106      	movs	r1, #6
 80016a8:	4620      	mov	r0, r4
 80016aa:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 80016ac:	2306      	movs	r3, #6
 80016ae:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016b2:	bd38      	pop	{r3, r4, r5, pc}
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 80016b4:	68c3      	ldr	r3, [r0, #12]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1e8      	bne.n	8001690 <_usb_ep0out+0x50>
    if (usbp->ep0endcb != NULL) {
 80016be:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80016c0:	b103      	cbz	r3, 80016c4 <_usb_ep0out+0x84>
      usbp->ep0endcb(usbp);
 80016c2:	4798      	blx	r3
    usbp->ep0state = USB_EP0_STP_WAITING;
 80016c4:	2300      	movs	r3, #0
 80016c6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80016ca:	bd38      	pop	{r3, r4, r5, pc}
 80016cc:	0000      	movs	r0, r0
	...

080016d0 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016d0:	4a0a      	ldr	r2, [pc, #40]	; (80016fc <nvicEnableVector+0x2c>)
 80016d2:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016d4:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 80016d8:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016da:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80016dc:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016de:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016e2:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016e4:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80016e8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80016ec:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 80016f0:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80016f4:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 80016f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80016fc:	e000e100 	.word	0xe000e100

08001700 <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 8001700:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001702:	4c07      	ldr	r4, [pc, #28]	; (8001720 <Vector104+0x20>)
 8001704:	4620      	mov	r0, r4
 8001706:	f002 fc3b 	bl	8003f80 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <Vector104+0x24>)
 800170c:	f001 fe58 	bl	80033c0 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001710:	4620      	mov	r0, r4
 8001712:	f002 fc4d 	bl	8003fb0 <__trace_isr_leave>
}
 8001716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800171a:	f003 b959 	b.w	80049d0 <__port_irq_epilogue>
 800171e:	bf00      	nop
 8001720:	08004c24 	.word	0x08004c24
 8001724:	240001b4 	.word	0x240001b4
	...

08001730 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8001730:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001732:	4c07      	ldr	r4, [pc, #28]	; (8001750 <VectorD4+0x20>)
 8001734:	4620      	mov	r0, r4
 8001736:	f002 fc23 	bl	8003f80 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 800173a:	4806      	ldr	r0, [pc, #24]	; (8001754 <VectorD4+0x24>)
 800173c:	f002 f970 	bl	8003a20 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001740:	4620      	mov	r0, r4
 8001742:	f002 fc35 	bl	8003fb0 <__trace_isr_leave>
}
 8001746:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800174a:	f003 b941 	b.w	80049d0 <__port_irq_epilogue>
 800174e:	bf00      	nop
 8001750:	08004c18 	.word	0x08004c18
 8001754:	24000330 	.word	0x24000330
	...

08001760 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8001760:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001762:	4c07      	ldr	r4, [pc, #28]	; (8001780 <Vector114+0x20>)
 8001764:	4620      	mov	r0, r4
 8001766:	f002 fc0b 	bl	8003f80 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 800176a:	4806      	ldr	r0, [pc, #24]	; (8001784 <Vector114+0x24>)
 800176c:	f002 f958 	bl	8003a20 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001770:	4620      	mov	r0, r4
 8001772:	f002 fc1d 	bl	8003fb0 <__trace_isr_leave>
}
 8001776:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800177a:	f003 b929 	b.w	80049d0 <__port_irq_epilogue>
 800177e:	bf00      	nop
 8001780:	08004c0c 	.word	0x08004c0c
 8001784:	24000390 	.word	0x24000390
	...

08001790 <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8001790:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 8001792:	4c06      	ldr	r4, [pc, #24]	; (80017ac <VectorB0+0x1c>)
 8001794:	4620      	mov	r0, r4
 8001796:	f002 fbf3 	bl	8003f80 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 800179a:	f002 f8c9 	bl	8003930 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800179e:	4620      	mov	r0, r4
 80017a0:	f002 fc06 	bl	8003fb0 <__trace_isr_leave>
}
 80017a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80017a8:	f003 b912 	b.w	80049d0 <__port_irq_epilogue>
 80017ac:	08004c00 	.word	0x08004c00

080017b0 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 80017b0:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 80017b2:	2109      	movs	r1, #9
 80017b4:	207a      	movs	r0, #122	; 0x7a
 80017b6:	f7ff ff8b 	bl	80016d0 <nvicEnableVector>
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
 80017ba:	2109      	movs	r1, #9
 80017bc:	2031      	movs	r0, #49	; 0x31
 80017be:	f7ff ff87 	bl	80016d0 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 80017c2:	2107      	movs	r1, #7
 80017c4:	201c      	movs	r0, #28
 80017c6:	f7ff ff83 	bl	80016d0 <nvicEnableVector>
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 80017ca:	210c      	movs	r1, #12
 80017cc:	2025      	movs	r0, #37	; 0x25
 80017ce:	f7ff ff7f 	bl	80016d0 <nvicEnableVector>
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 80017d2:	210c      	movs	r1, #12
 80017d4:	2035      	movs	r0, #53	; 0x35
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 80017d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80017da:	f7ff bf79 	b.w	80016d0 <nvicEnableVector>
 80017de:	bf00      	nop

080017e0 <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 80017e0:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 80017e2:	4b36      	ldr	r3, [pc, #216]	; (80018bc <hal_lld_init+0xdc>)

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
  RCC->AHB2RSTR &= ~mask;
 80017e4:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 80017e6:	f04f 31ff 	mov.w	r1, #4294967295
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 80017ea:	4c35      	ldr	r4, [pc, #212]	; (80018c0 <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 80017ec:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 80017f0:	4d34      	ldr	r5, [pc, #208]	; (80018c4 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 80017f2:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 80017f6:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 80017fa:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 80017fe:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001802:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001806:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 800180a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 800180e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8001812:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 800181a:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 800181e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001820:	4320      	orrs	r0, r4
 8001822:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8001824:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8001826:	4828      	ldr	r0, [pc, #160]	; (80018c8 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 8001828:	402c      	ands	r4, r5
 800182a:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 800182c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 800182e:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 8001832:	4320      	orrs	r0, r4
 8001834:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001838:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 800183c:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8001840:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001844:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 8001848:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800184c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8001850:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001854:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001858:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 800185c:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001860:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001864:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001868:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 800186c:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 8001870:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001874:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001878:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 800187c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8001880:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001884:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001888:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 800188c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001890:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8001894:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 8001898:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 800189c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 80018a0:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80018a4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 80018a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 80018ac:	f000 fac0 	bl	8001e30 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 80018b0:	f000 fcde 	bl	8002270 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 80018b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 80018b8:	f7ff bf7a 	b.w	80017b0 <irqInit>
 80018bc:	58024400 	.word	0x58024400
 80018c0:	7fffefff 	.word	0x7fffefff
 80018c4:	80001000 	.word	0x80001000
 80018c8:	fffff800 	.word	0xfffff800
 80018cc:	00000000 	.word	0x00000000

080018d0 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 80018d0:	4b66      	ldr	r3, [pc, #408]	; (8001a6c <stm32_clock_init+0x19c>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018d2:	2002      	movs	r0, #2

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018d4:	4966      	ldr	r1, [pc, #408]	; (8001a70 <stm32_clock_init+0x1a0>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018d6:	4a67      	ldr	r2, [pc, #412]	; (8001a74 <stm32_clock_init+0x1a4>)
void stm32_clock_init(void) {
 80018d8:	b410      	push	{r4}
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 80018da:	2401      	movs	r4, #1
 80018dc:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
 80018e0:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 80018e4:	4301      	orrs	r1, r0
 80018e6:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 80018ea:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 80018ee:	4301      	orrs	r1, r0
 80018f0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 80018f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80018f8:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 80018fa:	6853      	ldr	r3, [r2, #4]
 80018fc:	0499      	lsls	r1, r3, #18
 80018fe:	d5fc      	bpl.n	80018fa <stm32_clock_init+0x2a>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001900:	495d      	ldr	r1, [pc, #372]	; (8001a78 <stm32_clock_init+0x1a8>)
  PWR->CR2   = STM32_PWR_CR2;
 8001902:	2301      	movs	r3, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001904:	4c5d      	ldr	r4, [pc, #372]	; (8001a7c <stm32_clock_init+0x1ac>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001906:	2000      	movs	r0, #0
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001908:	6011      	str	r1, [r2, #0]
  PWR->CR2   = STM32_PWR_CR2;
 800190a:	6093      	str	r3, [r2, #8]
  PWR->D3CR  = STM32_VOS;
 800190c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001910:	4958      	ldr	r1, [pc, #352]	; (8001a74 <stm32_clock_init+0x1a4>)
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001912:	60d4      	str	r4, [r2, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001914:	6110      	str	r0, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001916:	6193      	str	r3, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001918:	698b      	ldr	r3, [r1, #24]
 800191a:	049b      	lsls	r3, r3, #18
 800191c:	d5fc      	bpl.n	8001918 <stm32_clock_init+0x48>
  PWR->CR1 |= PWR_CR1_DBP;
 800191e:	680b      	ldr	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001920:	4a52      	ldr	r2, [pc, #328]	; (8001a6c <stm32_clock_init+0x19c>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001926:	600b      	str	r3, [r1, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001928:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800192a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800192e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001932:	d004      	beq.n	800193e <stm32_clock_init+0x6e>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001934:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    RCC->BDCR = 0;
 8001938:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 800193a:	6711      	str	r1, [r2, #112]	; 0x70
    RCC->BDCR = 0;
 800193c:	6713      	str	r3, [r2, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800193e:	494b      	ldr	r1, [pc, #300]	; (8001a6c <stm32_clock_init+0x19c>)
 8001940:	680b      	ldr	r3, [r1, #0]
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8001948:	680b      	ldr	r3, [r1, #0]
 800194a:	075c      	lsls	r4, r3, #29
 800194c:	d5fc      	bpl.n	8001948 <stm32_clock_init+0x78>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 800194e:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001950:	4a46      	ldr	r2, [pc, #280]	; (8001a6c <stm32_clock_init+0x19c>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001952:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001954:	6913      	ldr	r3, [r2, #16]
 8001956:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800195a:	d1fb      	bne.n	8001954 <stm32_clock_init+0x84>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 800195c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001960:	2401      	movs	r4, #1
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001962:	4947      	ldr	r1, [pc, #284]	; (8001a80 <stm32_clock_init+0x1b0>)
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001964:	6014      	str	r4, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001966:	6050      	str	r0, [r2, #4]
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001968:	4846      	ldr	r0, [pc, #280]	; (8001a84 <stm32_clock_init+0x1b4>)
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 800196a:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800196c:	62d1      	str	r1, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 800196e:	6110      	str	r0, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 8001970:	6813      	ldr	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001972:	493e      	ldr	r1, [pc, #248]	; (8001a6c <stm32_clock_init+0x19c>)
  RCC->CR |= RCC_CR_HSEON;
 8001974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001978:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800197a:	680b      	ldr	r3, [r1, #0]
 800197c:	0398      	lsls	r0, r3, #14
 800197e:	d5fc      	bpl.n	800197a <stm32_clock_init+0xaa>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 8001980:	680a      	ldr	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001982:	4b3a      	ldr	r3, [pc, #232]	; (8001a6c <stm32_clock_init+0x19c>)
  RCC->CR |= RCC_CR_HSI48ON;
 8001984:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001988:	600a      	str	r2, [r1, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	0492      	lsls	r2, r2, #18
 800198e:	d5fc      	bpl.n	800198a <stm32_clock_init+0xba>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 8001990:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8001992:	483d      	ldr	r0, [pc, #244]	; (8001a88 <stm32_clock_init+0x1b8>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8001994:	493d      	ldr	r1, [pc, #244]	; (8001a8c <stm32_clock_init+0x1bc>)
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 8001996:	f644 54f0 	movw	r4, #19952	; 0x4df0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 800199a:	6298      	str	r0, [r3, #40]	; 0x28
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800199c:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 800199e:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80019a0:	f5a1 21fe 	sub.w	r1, r1, #520192	; 0x7f000
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 80019a4:	63dc      	str	r4, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80019a6:	393e      	subs	r1, #62	; 0x3e
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80019a8:	4839      	ldr	r0, [pc, #228]	; (8001a90 <stm32_clock_init+0x1c0>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80019aa:	6399      	str	r1, [r3, #56]	; 0x38
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80019ac:	4939      	ldr	r1, [pc, #228]	; (8001a94 <stm32_clock_init+0x1c4>)
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80019ae:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80019b0:	6418      	str	r0, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80019b2:	62d9      	str	r1, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 80019b4:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019b6:	4a2d      	ldr	r2, [pc, #180]	; (8001a6c <stm32_clock_init+0x19c>)
    RCC->CR     |= onmask;
 80019b8:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 80019bc:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80019be:	6813      	ldr	r3, [r2, #0]
 80019c0:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 80019c4:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 80019c8:	d1f9      	bne.n	80019be <stm32_clock_init+0xee>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019ca:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019cc:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 80019d0:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019d2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80019d6:	6194      	str	r4, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80019d8:	f44f 5401 	mov.w	r4, #8256	; 0x2040
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80019dc:	61d3      	str	r3, [r2, #28]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019de:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
  RCC->D3CFGR = STM32_D3PPRE4;
 80019e2:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80019e4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80019e8:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80019ea:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019ec:	492a      	ldr	r1, [pc, #168]	; (8001a98 <stm32_clock_init+0x1c8>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80019ee:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019f0:	2332      	movs	r3, #50	; 0x32
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 80019f2:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 80019f4:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 80019f6:	680b      	ldr	r3, [r1, #0]
 80019f8:	f003 030f 	and.w	r3, r3, #15
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d1fa      	bne.n	80019f6 <stm32_clock_init+0x126>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8001a00:	4a1a      	ldr	r2, [pc, #104]	; (8001a6c <stm32_clock_init+0x19c>)
 8001a02:	6913      	ldr	r3, [r2, #16]
 8001a04:	f043 0303 	orr.w	r3, r3, #3
 8001a08:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8001a0a:	6913      	ldr	r3, [r2, #16]
 8001a0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a10:	2b18      	cmp	r3, #24
 8001a12:	d1fa      	bne.n	8001a0a <stm32_clock_init+0x13a>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8001a14:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 8001a18:	bc10      	pop	{r4}
 8001a1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a1e:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 8001a22:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a26:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001a2a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8001a2e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a32:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001a36:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a3a:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a3e:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a46:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a4a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001a4e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a56:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001a5a:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a62:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001a66:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001a6a:	4770      	bx	lr
 8001a6c:	58024400 	.word	0x58024400
 8001a70:	51008000 	.word	0x51008000
 8001a74:	58024800 	.word	0x58024800
 8001a78:	f000c000 	.word	0xf000c000
 8001a7c:	01000002 	.word	0x01000002
 8001a80:	01ff0000 	.word	0x01ff0000
 8001a84:	08108800 	.word	0x08108800
 8001a88:	01905052 	.word	0x01905052
 8001a8c:	0109029f 	.word	0x0109029f
 8001a90:	0705071f 	.word	0x0705071f
 8001a94:	014b0399 	.word	0x014b0399
 8001a98:	52002000 	.word	0x52002000
 8001a9c:	00000000 	.word	0x00000000

08001aa0 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 8001aa0:	b570      	push	{r4, r5, r6, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8001aa2:	4c1e      	ldr	r4, [pc, #120]	; (8001b1c <adc_lld_init+0x7c>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8001aa4:	2600      	movs	r6, #0
  ADCD1.adcc        = ADC12_COMMON;
 8001aa6:	4d1e      	ldr	r5, [pc, #120]	; (8001b20 <adc_lld_init+0x80>)
  adcObjectInit(&ADCD1);
 8001aa8:	4620      	mov	r0, r4
 8001aaa:	f7ff f831 	bl	8000b10 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 8001aae:	4a1d      	ldr	r2, [pc, #116]	; (8001b24 <adc_lld_init+0x84>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001ab0:	4b1d      	ldr	r3, [pc, #116]	; (8001b28 <adc_lld_init+0x88>)
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001ab2:	2105      	movs	r1, #5
 8001ab4:	2012      	movs	r0, #18
  ADCD1.adcm        = ADC1;
 8001ab6:	e9c4 250a 	strd	r2, r5, [r4, #40]	; 0x28
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8001aba:	e9c4 630c 	strd	r6, r3, [r4, #48]	; 0x30
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 8001abe:	f7ff fe07 	bl	80016d0 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001ac2:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <adc_lld_init+0x8c>)
 8001ac4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001ac8:	f042 0220 	orr.w	r2, r2, #32
 8001acc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001ad0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001ad4:	f042 0220 	orr.w	r2, r2, #32
 8001ad8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001adc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001ae0:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001ae4:	f042 0220 	orr.w	r2, r2, #32
 8001ae8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001aec:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001af0:	f022 0220 	bic.w	r2, r2, #32
 8001af4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001af8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8001afc:	60ae      	str	r6, [r5, #8]
  RCC_C1->AHB1ENR &= ~mask;
 8001afe:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001b02:	f022 0220 	bic.w	r2, r2, #32
 8001b06:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8001b0a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001b0e:	f022 0220 	bic.w	r2, r2, #32
 8001b12:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001b16:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
  rccDisableADC3();
#endif
#endif
}
 8001b1a:	bd70      	pop	{r4, r5, r6, pc}
 8001b1c:	24000000 	.word	0x24000000
 8001b20:	40022300 	.word	0x40022300
 8001b24:	40022000 	.word	0x40022000
 8001b28:	00022c16 	.word	0x00022c16
 8001b2c:	58024400 	.word	0x58024400

08001b30 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8001b30:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <adc_lld_stop_conversion+0x44>)
 8001b32:	4298      	cmp	r0, r3
 8001b34:	d00d      	beq.n	8001b52 <adc_lld_stop_conversion+0x22>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8001b36:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 8001b38:	6893      	ldr	r3, [r2, #8]
 8001b3a:	0759      	lsls	r1, r3, #29
 8001b3c:	d506      	bpl.n	8001b4c <adc_lld_stop_conversion+0x1c>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 8001b3e:	6893      	ldr	r3, [r2, #8]
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8001b46:	6893      	ldr	r3, [r2, #8]
 8001b48:	06db      	lsls	r3, r3, #27
 8001b4a:	d4fc      	bmi.n	8001b46 <adc_lld_stop_conversion+0x16>
  adcp->adcm->PCSEL = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	61d3      	str	r3, [r2, #28]
}
 8001b50:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 8001b52:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001b54:	680a      	ldr	r2, [r1, #0]
 8001b56:	6813      	ldr	r3, [r2, #0]
 8001b58:	f023 031f 	bic.w	r3, r3, #31
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	6813      	ldr	r3, [r2, #0]
 8001b60:	07db      	lsls	r3, r3, #31
 8001b62:	d4fc      	bmi.n	8001b5e <adc_lld_stop_conversion+0x2e>
 8001b64:	f891 c00c 	ldrb.w	ip, [r1, #12]
 8001b68:	233d      	movs	r3, #61	; 0x3d
 8001b6a:	684a      	ldr	r2, [r1, #4]
 8001b6c:	fa03 f30c 	lsl.w	r3, r3, ip
 8001b70:	6013      	str	r3, [r2, #0]
 8001b72:	e7e0      	b.n	8001b36 <adc_lld_stop_conversion+0x6>
 8001b74:	24000000 	.word	0x24000000
	...

08001b80 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 8001b80:	b570      	push	{r4, r5, r6, lr}
  OSAL_IRQ_PROLOGUE();
 8001b82:	4826      	ldr	r0, [pc, #152]	; (8001c1c <Vector88+0x9c>)
 8001b84:	f002 f9fc 	bl	8003f80 <__trace_isr_enter>
  if (adcp->grpp != NULL) {
 8001b88:	4d25      	ldr	r5, [pc, #148]	; (8001c20 <Vector88+0xa0>)
  isr  = ADC1->ISR;
 8001b8a:	4a26      	ldr	r2, [pc, #152]	; (8001c24 <Vector88+0xa4>)
  if (adcp->grpp != NULL) {
 8001b8c:	692e      	ldr	r6, [r5, #16]
  isr  = ADC1->ISR;
 8001b8e:	6813      	ldr	r3, [r2, #0]
  ADC1->ISR = isr;
 8001b90:	6013      	str	r3, [r2, #0]
  if (adcp->grpp != NULL) {
 8001b92:	b366      	cbz	r6, 8001bee <Vector88+0x6e>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8001b94:	f013 0410 	ands.w	r4, r3, #16
 8001b98:	d006      	beq.n	8001ba8 <Vector88+0x28>
 8001b9a:	782c      	ldrb	r4, [r5, #0]
 8001b9c:	f1a4 0403 	sub.w	r4, r4, #3
 8001ba0:	fab4 f484 	clz	r4, r4
 8001ba4:	0964      	lsrs	r4, r4, #5
 8001ba6:	0064      	lsls	r4, r4, #1
    if (isr & ADC_ISR_AWD1) {
 8001ba8:	0618      	lsls	r0, r3, #24
      emask |= ADC_ERR_AWD1;
 8001baa:	bf48      	it	mi
 8001bac:	f044 0404 	orrmi.w	r4, r4, #4
    if (isr & ADC_ISR_AWD2) {
 8001bb0:	05d9      	lsls	r1, r3, #23
 8001bb2:	d523      	bpl.n	8001bfc <Vector88+0x7c>
    if (isr & ADC_ISR_AWD3) {
 8001bb4:	059a      	lsls	r2, r3, #22
      emask |= ADC_ERR_AWD2;
 8001bb6:	f044 0408 	orr.w	r4, r4, #8
    if (isr & ADC_ISR_AWD3) {
 8001bba:	d501      	bpl.n	8001bc0 <Vector88+0x40>
      emask |= ADC_ERR_AWD3;
 8001bbc:	f044 0410 	orr.w	r4, r4, #16
      _adc_isr_error_code(adcp, emask);
 8001bc0:	4817      	ldr	r0, [pc, #92]	; (8001c20 <Vector88+0xa0>)
 8001bc2:	f7ff ffb5 	bl	8001b30 <adc_lld_stop_conversion>
 8001bc6:	68f3      	ldr	r3, [r6, #12]
 8001bc8:	b31b      	cbz	r3, 8001c12 <Vector88+0x92>
 8001bca:	2205      	movs	r2, #5
 8001bcc:	4621      	mov	r1, r4
 8001bce:	702a      	strb	r2, [r5, #0]
 8001bd0:	4798      	blx	r3
 8001bd2:	782b      	ldrb	r3, [r5, #0]
 8001bd4:	2b05      	cmp	r3, #5
 8001bd6:	d01c      	beq.n	8001c12 <Vector88+0x92>
 8001bd8:	2330      	movs	r3, #48	; 0x30
 8001bda:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8001bde:	f04f 31ff 	mov.w	r1, #4294967295
 8001be2:	4811      	ldr	r0, [pc, #68]	; (8001c28 <Vector88+0xa8>)
 8001be4:	f002 fd6c 	bl	80046c0 <chThdResumeI>
 8001be8:	2300      	movs	r3, #0
 8001bea:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8001bee:	480b      	ldr	r0, [pc, #44]	; (8001c1c <Vector88+0x9c>)
 8001bf0:	f002 f9de 	bl	8003fb0 <__trace_isr_leave>
}
 8001bf4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001bf8:	f002 beea 	b.w	80049d0 <__port_irq_epilogue>
    if (isr & ADC_ISR_AWD3) {
 8001bfc:	059b      	lsls	r3, r3, #22
 8001bfe:	d4dd      	bmi.n	8001bbc <Vector88+0x3c>
    if (emask != 0U) {
 8001c00:	2c00      	cmp	r4, #0
 8001c02:	d1dd      	bne.n	8001bc0 <Vector88+0x40>
  OSAL_IRQ_EPILOGUE();
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <Vector88+0x9c>)
 8001c06:	f002 f9d3 	bl	8003fb0 <__trace_isr_leave>
}
 8001c0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSAL_IRQ_EPILOGUE();
 8001c0e:	f002 bedf 	b.w	80049d0 <__port_irq_epilogue>
      _adc_isr_error_code(adcp, emask);
 8001c12:	2202      	movs	r2, #2
 8001c14:	2300      	movs	r3, #0
 8001c16:	702a      	strb	r2, [r5, #0]
 8001c18:	612b      	str	r3, [r5, #16]
 8001c1a:	e7dd      	b.n	8001bd8 <Vector88+0x58>
 8001c1c:	08004c30 	.word	0x08004c30
 8001c20:	24000000 	.word	0x24000000
 8001c24:	40022000 	.word	0x40022000
 8001c28:	24000014 	.word	0x24000014
 8001c2c:	00000000 	.word	0x00000000

08001c30 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c30:	480a      	ldr	r0, [pc, #40]	; (8001c5c <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8001c32:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001c34:	f002 f9a4 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 8001c3a:	480a      	ldr	r0, [pc, #40]	; (8001c64 <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c3c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 8001c3e:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001c40:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 8001c44:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 8001c46:	b10a      	cbz	r2, 8001c4c <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8001c48:	6880      	ldr	r0, [r0, #8]
 8001c4a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c4c:	4803      	ldr	r0, [pc, #12]	; (8001c5c <Vector244+0x2c>)
 8001c4e:	f002 f9af 	bl	8003fb0 <__trace_isr_leave>
}
 8001c52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001c56:	f002 bebb 	b.w	80049d0 <__port_irq_epilogue>
 8001c5a:	bf00      	nop
 8001c5c:	08004c90 	.word	0x08004c90
 8001c60:	58025400 	.word	0x58025400
 8001c64:	24000038 	.word	0x24000038
	...

08001c70 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c70:	480b      	ldr	r0, [pc, #44]	; (8001ca0 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8001c72:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c74:	f002 f984 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c78:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 8001c7a:	480b      	ldr	r0, [pc, #44]	; (8001ca8 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c7c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 8001c7e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001c80:	0909      	lsrs	r1, r1, #4
 8001c82:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8001c86:	010c      	lsls	r4, r1, #4
 8001c88:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 8001c8a:	b10a      	cbz	r2, 8001c90 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8001c8c:	6900      	ldr	r0, [r0, #16]
 8001c8e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c90:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <Vector248+0x30>)
 8001c92:	f002 f98d 	bl	8003fb0 <__trace_isr_leave>
}
 8001c96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c9a:	f002 be99 	b.w	80049d0 <__port_irq_epilogue>
 8001c9e:	bf00      	nop
 8001ca0:	08004c84 	.word	0x08004c84
 8001ca4:	58025400 	.word	0x58025400
 8001ca8:	24000038 	.word	0x24000038
 8001cac:	00000000 	.word	0x00000000

08001cb0 <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001cb0:	480b      	ldr	r0, [pc, #44]	; (8001ce0 <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8001cb2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001cb4:	f002 f964 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001cb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 8001cba:	480b      	ldr	r0, [pc, #44]	; (8001ce8 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001cbc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 8001cbe:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001cc0:	0a09      	lsrs	r1, r1, #8
 8001cc2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8001cc6:	020c      	lsls	r4, r1, #8
 8001cc8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 8001cca:	b10a      	cbz	r2, 8001cd0 <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8001ccc:	6980      	ldr	r0, [r0, #24]
 8001cce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001cd0:	4803      	ldr	r0, [pc, #12]	; (8001ce0 <Vector24C+0x30>)
 8001cd2:	f002 f96d 	bl	8003fb0 <__trace_isr_leave>
}
 8001cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001cda:	f002 be79 	b.w	80049d0 <__port_irq_epilogue>
 8001cde:	bf00      	nop
 8001ce0:	08004c78 	.word	0x08004c78
 8001ce4:	58025400 	.word	0x58025400
 8001ce8:	24000038 	.word	0x24000038
 8001cec:	00000000 	.word	0x00000000

08001cf0 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001cf0:	480b      	ldr	r0, [pc, #44]	; (8001d20 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8001cf2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001cf4:	f002 f944 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001cf8:	4b0a      	ldr	r3, [pc, #40]	; (8001d24 <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 8001cfa:	480b      	ldr	r0, [pc, #44]	; (8001d28 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001cfc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 8001cfe:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001d00:	0b09      	lsrs	r1, r1, #12
 8001d02:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8001d06:	030c      	lsls	r4, r1, #12
 8001d08:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 8001d0a:	b10a      	cbz	r2, 8001d10 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8001d0c:	6a00      	ldr	r0, [r0, #32]
 8001d0e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d10:	4803      	ldr	r0, [pc, #12]	; (8001d20 <Vector250+0x30>)
 8001d12:	f002 f94d 	bl	8003fb0 <__trace_isr_leave>
}
 8001d16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d1a:	f002 be59 	b.w	80049d0 <__port_irq_epilogue>
 8001d1e:	bf00      	nop
 8001d20:	08004c6c 	.word	0x08004c6c
 8001d24:	58025400 	.word	0x58025400
 8001d28:	24000038 	.word	0x24000038
 8001d2c:	00000000 	.word	0x00000000

08001d30 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d30:	480b      	ldr	r0, [pc, #44]	; (8001d60 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8001d32:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d34:	f002 f924 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d38:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 8001d3a:	480b      	ldr	r0, [pc, #44]	; (8001d68 <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d3c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 8001d3e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001d40:	0c09      	lsrs	r1, r1, #16
 8001d42:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 8001d46:	040c      	lsls	r4, r1, #16
 8001d48:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 8001d4a:	b10a      	cbz	r2, 8001d50 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8001d4c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001d4e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d50:	4803      	ldr	r0, [pc, #12]	; (8001d60 <Vector254+0x30>)
 8001d52:	f002 f92d 	bl	8003fb0 <__trace_isr_leave>
}
 8001d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d5a:	f002 be39 	b.w	80049d0 <__port_irq_epilogue>
 8001d5e:	bf00      	nop
 8001d60:	08004c60 	.word	0x08004c60
 8001d64:	58025400 	.word	0x58025400
 8001d68:	24000038 	.word	0x24000038
 8001d6c:	00000000 	.word	0x00000000

08001d70 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001d70:	480b      	ldr	r0, [pc, #44]	; (8001da0 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8001d72:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001d74:	f002 f904 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d78:	4b0a      	ldr	r3, [pc, #40]	; (8001da4 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 8001d7a:	480b      	ldr	r0, [pc, #44]	; (8001da8 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d7c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 8001d7e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001d80:	0d09      	lsrs	r1, r1, #20
 8001d82:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8001d86:	050c      	lsls	r4, r1, #20
 8001d88:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 8001d8a:	b10a      	cbz	r2, 8001d90 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8001d8c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001d8e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001d90:	4803      	ldr	r0, [pc, #12]	; (8001da0 <Vector258+0x30>)
 8001d92:	f002 f90d 	bl	8003fb0 <__trace_isr_leave>
}
 8001d96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001d9a:	f002 be19 	b.w	80049d0 <__port_irq_epilogue>
 8001d9e:	bf00      	nop
 8001da0:	08004c54 	.word	0x08004c54
 8001da4:	58025400 	.word	0x58025400
 8001da8:	24000038 	.word	0x24000038
 8001dac:	00000000 	.word	0x00000000

08001db0 <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001db0:	480b      	ldr	r0, [pc, #44]	; (8001de0 <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8001db2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001db4:	f002 f8e4 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001db8:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 8001dba:	480b      	ldr	r0, [pc, #44]	; (8001de8 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001dbc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 8001dbe:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001dc0:	0e09      	lsrs	r1, r1, #24
 8001dc2:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8001dc6:	060c      	lsls	r4, r1, #24
 8001dc8:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 8001dca:	b10a      	cbz	r2, 8001dd0 <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8001dcc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001dce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001dd0:	4803      	ldr	r0, [pc, #12]	; (8001de0 <Vector25C+0x30>)
 8001dd2:	f002 f8ed 	bl	8003fb0 <__trace_isr_leave>
}
 8001dd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001dda:	f002 bdf9 	b.w	80049d0 <__port_irq_epilogue>
 8001dde:	bf00      	nop
 8001de0:	08004c48 	.word	0x08004c48
 8001de4:	58025400 	.word	0x58025400
 8001de8:	24000038 	.word	0x24000038
 8001dec:	00000000 	.word	0x00000000

08001df0 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001df0:	480b      	ldr	r0, [pc, #44]	; (8001e20 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8001df2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001df4:	f002 f8c4 	bl	8003f80 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001df8:	4b0a      	ldr	r3, [pc, #40]	; (8001e24 <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 8001dfa:	480b      	ldr	r0, [pc, #44]	; (8001e28 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001dfc:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 8001dfe:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001e00:	0f09      	lsrs	r1, r1, #28
 8001e02:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8001e06:	070c      	lsls	r4, r1, #28
 8001e08:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 8001e0a:	b10a      	cbz	r2, 8001e10 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8001e0c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001e0e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e10:	4803      	ldr	r0, [pc, #12]	; (8001e20 <Vector260+0x30>)
 8001e12:	f002 f8cd 	bl	8003fb0 <__trace_isr_leave>
}
 8001e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e1a:	f002 bdd9 	b.w	80049d0 <__port_irq_epilogue>
 8001e1e:	bf00      	nop
 8001e20:	08004c3c 	.word	0x08004c3c
 8001e24:	58025400 	.word	0x58025400
 8001e28:	24000038 	.word	0x24000038
 8001e2c:	00000000 	.word	0x00000000

08001e30 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 8001e30:	480b      	ldr	r0, [pc, #44]	; (8001e60 <bdmaInit+0x30>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <bdmaInit+0x34>)
 8001e36:	4601      	mov	r1, r0
 8001e38:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e3a:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 8001e3e:	480a      	ldr	r0, [pc, #40]	; (8001e68 <bdmaInit+0x38>)
 8001e40:	e001      	b.n	8001e46 <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001e42:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e46:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001e48:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 8001e4a:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e4c:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 8001e4e:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001e52:	d1f6      	bne.n	8001e42 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8001e54:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <bdmaInit+0x3c>)
 8001e56:	f04f 32ff 	mov.w	r2, #4294967295
 8001e5a:	605a      	str	r2, [r3, #4]
}
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	24000038 	.word	0x24000038
 8001e64:	08004cb4 	.word	0x08004cb4
 8001e68:	58025408 	.word	0x58025408
 8001e6c:	58025400 	.word	0x58025400

08001e70 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e70:	480a      	ldr	r0, [pc, #40]	; (8001e9c <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8001e72:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001e74:	f002 f884 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 8001e7a:	480a      	ldr	r0, [pc, #40]	; (8001ea4 <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e7c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8001e7e:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e80:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8001e84:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8001e86:	b10a      	cbz	r2, 8001e8c <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8001e88:	6880      	ldr	r0, [r0, #8]
 8001e8a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e8c:	4803      	ldr	r0, [pc, #12]	; (8001e9c <Vector6C+0x2c>)
 8001e8e:	f002 f88f 	bl	8003fb0 <__trace_isr_leave>
}
 8001e92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001e96:	f002 bd9b 	b.w	80049d0 <__port_irq_epilogue>
 8001e9a:	bf00      	nop
 8001e9c:	08004d90 	.word	0x08004d90
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	2400007c 	.word	0x2400007c
	...

08001eb0 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001eb0:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001eb2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001eb4:	f002 f864 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8001eba:	480b      	ldr	r0, [pc, #44]	; (8001ee8 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001ebc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8001ebe:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001ec0:	0989      	lsrs	r1, r1, #6
 8001ec2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8001ec6:	018c      	lsls	r4, r1, #6
 8001ec8:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8001eca:	b10a      	cbz	r2, 8001ed0 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 8001ecc:	6900      	ldr	r0, [r0, #16]
 8001ece:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <Vector70+0x30>)
 8001ed2:	f002 f86d 	bl	8003fb0 <__trace_isr_leave>
}
 8001ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001eda:	f002 bd79 	b.w	80049d0 <__port_irq_epilogue>
 8001ede:	bf00      	nop
 8001ee0:	08004d84 	.word	0x08004d84
 8001ee4:	40020000 	.word	0x40020000
 8001ee8:	2400007c 	.word	0x2400007c
 8001eec:	00000000 	.word	0x00000000

08001ef0 <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ef0:	480b      	ldr	r0, [pc, #44]	; (8001f20 <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8001ef2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ef4:	f002 f844 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8001efa:	480b      	ldr	r0, [pc, #44]	; (8001f28 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001efc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8001efe:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001f00:	0c09      	lsrs	r1, r1, #16
 8001f02:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8001f06:	040c      	lsls	r4, r1, #16
 8001f08:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8001f0a:	b10a      	cbz	r2, 8001f10 <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 8001f0c:	6980      	ldr	r0, [r0, #24]
 8001f0e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f10:	4803      	ldr	r0, [pc, #12]	; (8001f20 <Vector74+0x30>)
 8001f12:	f002 f84d 	bl	8003fb0 <__trace_isr_leave>
}
 8001f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f1a:	f002 bd59 	b.w	80049d0 <__port_irq_epilogue>
 8001f1e:	bf00      	nop
 8001f20:	08004d78 	.word	0x08004d78
 8001f24:	40020000 	.word	0x40020000
 8001f28:	2400007c 	.word	0x2400007c
 8001f2c:	00000000 	.word	0x00000000

08001f30 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f30:	480b      	ldr	r0, [pc, #44]	; (8001f60 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001f32:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001f34:	f002 f824 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 8001f3a:	480b      	ldr	r0, [pc, #44]	; (8001f68 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f3c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8001f3e:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f40:	0d89      	lsrs	r1, r1, #22
 8001f42:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8001f46:	058c      	lsls	r4, r1, #22
 8001f48:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8001f4a:	b10a      	cbz	r2, 8001f50 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 8001f4c:	6a00      	ldr	r0, [r0, #32]
 8001f4e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f50:	4803      	ldr	r0, [pc, #12]	; (8001f60 <Vector78+0x30>)
 8001f52:	f002 f82d 	bl	8003fb0 <__trace_isr_leave>
}
 8001f56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f5a:	f002 bd39 	b.w	80049d0 <__port_irq_epilogue>
 8001f5e:	bf00      	nop
 8001f60:	08004d6c 	.word	0x08004d6c
 8001f64:	40020000 	.word	0x40020000
 8001f68:	2400007c 	.word	0x2400007c
 8001f6c:	00000000 	.word	0x00000000

08001f70 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f70:	480a      	ldr	r0, [pc, #40]	; (8001f9c <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001f72:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001f74:	f002 f804 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f78:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8001f7a:	480a      	ldr	r0, [pc, #40]	; (8001fa4 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f7c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8001f7e:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001f80:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8001f84:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8001f86:	b10a      	cbz	r2, 8001f8c <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8001f88:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001f8a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f8c:	4803      	ldr	r0, [pc, #12]	; (8001f9c <Vector7C+0x2c>)
 8001f8e:	f002 f80f 	bl	8003fb0 <__trace_isr_leave>
}
 8001f92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001f96:	f002 bd1b 	b.w	80049d0 <__port_irq_epilogue>
 8001f9a:	bf00      	nop
 8001f9c:	08004d60 	.word	0x08004d60
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	2400007c 	.word	0x2400007c
	...

08001fb0 <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001fb0:	480b      	ldr	r0, [pc, #44]	; (8001fe0 <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001fb2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001fb4:	f001 ffe4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8001fba:	480b      	ldr	r0, [pc, #44]	; (8001fe8 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fbc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8001fbe:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001fc0:	0989      	lsrs	r1, r1, #6
 8001fc2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8001fc6:	018c      	lsls	r4, r1, #6
 8001fc8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8001fca:	b10a      	cbz	r2, 8001fd0 <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 8001fcc:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001fce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001fd0:	4803      	ldr	r0, [pc, #12]	; (8001fe0 <Vector80+0x30>)
 8001fd2:	f001 ffed 	bl	8003fb0 <__trace_isr_leave>
}
 8001fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001fda:	f002 bcf9 	b.w	80049d0 <__port_irq_epilogue>
 8001fde:	bf00      	nop
 8001fe0:	08004d54 	.word	0x08004d54
 8001fe4:	40020000 	.word	0x40020000
 8001fe8:	2400007c 	.word	0x2400007c
 8001fec:	00000000 	.word	0x00000000

08001ff0 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ff0:	480b      	ldr	r0, [pc, #44]	; (8002020 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8001ff2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001ff4:	f001 ffc4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8001ffa:	480b      	ldr	r0, [pc, #44]	; (8002028 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001ffc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8001ffe:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002000:	0c09      	lsrs	r1, r1, #16
 8002002:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8002006:	040c      	lsls	r4, r1, #16
 8002008:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 800200a:	b10a      	cbz	r2, 8002010 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 800200c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800200e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002010:	4803      	ldr	r0, [pc, #12]	; (8002020 <Vector84+0x30>)
 8002012:	f001 ffcd 	bl	8003fb0 <__trace_isr_leave>
}
 8002016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800201a:	f002 bcd9 	b.w	80049d0 <__port_irq_epilogue>
 800201e:	bf00      	nop
 8002020:	08004df0 	.word	0x08004df0
 8002024:	40020000 	.word	0x40020000
 8002028:	2400007c 	.word	0x2400007c
 800202c:	00000000 	.word	0x00000000

08002030 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002030:	480b      	ldr	r0, [pc, #44]	; (8002060 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8002032:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002034:	f001 ffa4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 800203a:	480b      	ldr	r0, [pc, #44]	; (8002068 <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800203c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 800203e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002040:	0d89      	lsrs	r1, r1, #22
 8002042:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8002046:	058c      	lsls	r4, r1, #22
 8002048:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 800204a:	b10a      	cbz	r2, 8002050 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 800204c:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800204e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002050:	4803      	ldr	r0, [pc, #12]	; (8002060 <VectorFC+0x30>)
 8002052:	f001 ffad 	bl	8003fb0 <__trace_isr_leave>
}
 8002056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800205a:	f002 bcb9 	b.w	80049d0 <__port_irq_epilogue>
 800205e:	bf00      	nop
 8002060:	08004de4 	.word	0x08004de4
 8002064:	40020000 	.word	0x40020000
 8002068:	2400007c 	.word	0x2400007c
 800206c:	00000000 	.word	0x00000000

08002070 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002070:	480a      	ldr	r0, [pc, #40]	; (800209c <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002072:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002074:	f001 ff84 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002078:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 800207a:	480a      	ldr	r0, [pc, #40]	; (80020a4 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800207c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 800207e:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002080:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002084:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002086:	b10a      	cbz	r2, 800208c <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002088:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800208a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800208c:	4803      	ldr	r0, [pc, #12]	; (800209c <Vector120+0x2c>)
 800208e:	f001 ff8f 	bl	8003fb0 <__trace_isr_leave>
}
 8002092:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002096:	f002 bc9b 	b.w	80049d0 <__port_irq_epilogue>
 800209a:	bf00      	nop
 800209c:	08004dd8 	.word	0x08004dd8
 80020a0:	40020400 	.word	0x40020400
 80020a4:	2400007c 	.word	0x2400007c
	...

080020b0 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020b0:	480b      	ldr	r0, [pc, #44]	; (80020e0 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80020b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020b4:	f001 ff64 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 80020ba:	480b      	ldr	r0, [pc, #44]	; (80020e8 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020bc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 80020be:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80020c0:	0989      	lsrs	r1, r1, #6
 80020c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 80020c6:	018c      	lsls	r4, r1, #6
 80020c8:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 80020ca:	b10a      	cbz	r2, 80020d0 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 80020cc:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80020ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020d0:	4803      	ldr	r0, [pc, #12]	; (80020e0 <Vector124+0x30>)
 80020d2:	f001 ff6d 	bl	8003fb0 <__trace_isr_leave>
}
 80020d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80020da:	f002 bc79 	b.w	80049d0 <__port_irq_epilogue>
 80020de:	bf00      	nop
 80020e0:	08004dcc 	.word	0x08004dcc
 80020e4:	40020400 	.word	0x40020400
 80020e8:	2400007c 	.word	0x2400007c
 80020ec:	00000000 	.word	0x00000000

080020f0 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020f0:	480b      	ldr	r0, [pc, #44]	; (8002120 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 80020f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020f4:	f001 ff44 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020f8:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 80020fa:	480b      	ldr	r0, [pc, #44]	; (8002128 <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 80020fc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 80020fe:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002100:	0c09      	lsrs	r1, r1, #16
 8002102:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002106:	040c      	lsls	r4, r1, #16
 8002108:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 800210a:	b10a      	cbz	r2, 8002110 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 800210c:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800210e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002110:	4803      	ldr	r0, [pc, #12]	; (8002120 <Vector128+0x30>)
 8002112:	f001 ff4d 	bl	8003fb0 <__trace_isr_leave>
}
 8002116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800211a:	f002 bc59 	b.w	80049d0 <__port_irq_epilogue>
 800211e:	bf00      	nop
 8002120:	08004dc0 	.word	0x08004dc0
 8002124:	40020400 	.word	0x40020400
 8002128:	2400007c 	.word	0x2400007c
 800212c:	00000000 	.word	0x00000000

08002130 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002130:	480b      	ldr	r0, [pc, #44]	; (8002160 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002132:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002134:	f001 ff24 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 800213a:	480b      	ldr	r0, [pc, #44]	; (8002168 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800213c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 800213e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002140:	0d89      	lsrs	r1, r1, #22
 8002142:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002146:	058c      	lsls	r4, r1, #22
 8002148:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 800214a:	b10a      	cbz	r2, 8002150 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 800214c:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800214e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002150:	4803      	ldr	r0, [pc, #12]	; (8002160 <Vector12C+0x30>)
 8002152:	f001 ff2d 	bl	8003fb0 <__trace_isr_leave>
}
 8002156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800215a:	f002 bc39 	b.w	80049d0 <__port_irq_epilogue>
 800215e:	bf00      	nop
 8002160:	08004db4 	.word	0x08004db4
 8002164:	40020400 	.word	0x40020400
 8002168:	2400007c 	.word	0x2400007c
 800216c:	00000000 	.word	0x00000000

08002170 <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002170:	480a      	ldr	r0, [pc, #40]	; (800219c <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002172:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8002174:	f001 ff04 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002178:	4b09      	ldr	r3, [pc, #36]	; (80021a0 <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 800217a:	480a      	ldr	r0, [pc, #40]	; (80021a4 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800217c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 800217e:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002180:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002184:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002186:	b10a      	cbz	r2, 800218c <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002188:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800218a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800218c:	4803      	ldr	r0, [pc, #12]	; (800219c <Vector130+0x2c>)
 800218e:	f001 ff0f 	bl	8003fb0 <__trace_isr_leave>
}
 8002192:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8002196:	f002 bc1b 	b.w	80049d0 <__port_irq_epilogue>
 800219a:	bf00      	nop
 800219c:	08004da8 	.word	0x08004da8
 80021a0:	40020400 	.word	0x40020400
 80021a4:	2400007c 	.word	0x2400007c
	...

080021b0 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021b0:	480b      	ldr	r0, [pc, #44]	; (80021e0 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80021b2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021b4:	f001 fee4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021b8:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 80021ba:	480b      	ldr	r0, [pc, #44]	; (80021e8 <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021bc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 80021be:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80021c0:	0989      	lsrs	r1, r1, #6
 80021c2:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 80021c6:	018c      	lsls	r4, r1, #6
 80021c8:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 80021ca:	b10a      	cbz	r2, 80021d0 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 80021cc:	6f00      	ldr	r0, [r0, #112]	; 0x70
 80021ce:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80021d0:	4803      	ldr	r0, [pc, #12]	; (80021e0 <Vector150+0x30>)
 80021d2:	f001 feed 	bl	8003fb0 <__trace_isr_leave>
}
 80021d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80021da:	f002 bbf9 	b.w	80049d0 <__port_irq_epilogue>
 80021de:	bf00      	nop
 80021e0:	08004d9c 	.word	0x08004d9c
 80021e4:	40020400 	.word	0x40020400
 80021e8:	2400007c 	.word	0x2400007c
 80021ec:	00000000 	.word	0x00000000

080021f0 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80021f0:	480b      	ldr	r0, [pc, #44]	; (8002220 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 80021f2:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80021f4:	f001 fec4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021f8:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 80021fa:	480b      	ldr	r0, [pc, #44]	; (8002228 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80021fc:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 80021fe:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002200:	0c09      	lsrs	r1, r1, #16
 8002202:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002206:	040c      	lsls	r4, r1, #16
 8002208:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 800220a:	b10a      	cbz	r2, 8002210 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 800220c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800220e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002210:	4803      	ldr	r0, [pc, #12]	; (8002220 <Vector154+0x30>)
 8002212:	f001 fecd 	bl	8003fb0 <__trace_isr_leave>
}
 8002216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800221a:	f002 bbd9 	b.w	80049d0 <__port_irq_epilogue>
 800221e:	bf00      	nop
 8002220:	08004d48 	.word	0x08004d48
 8002224:	40020400 	.word	0x40020400
 8002228:	2400007c 	.word	0x2400007c
 800222c:	00000000 	.word	0x00000000

08002230 <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002230:	480b      	ldr	r0, [pc, #44]	; (8002260 <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8002232:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002234:	f001 fea4 	bl	8003f80 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002238:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 800223a:	480b      	ldr	r0, [pc, #44]	; (8002268 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800223c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 800223e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002240:	0d89      	lsrs	r1, r1, #22
 8002242:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002246:	058c      	lsls	r4, r1, #22
 8002248:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 800224a:	b112      	cbz	r2, 8002252 <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 800224c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8002250:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002252:	4803      	ldr	r0, [pc, #12]	; (8002260 <Vector158+0x30>)
 8002254:	f001 feac 	bl	8003fb0 <__trace_isr_leave>
}
 8002258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800225c:	f002 bbb8 	b.w	80049d0 <__port_irq_epilogue>
 8002260:	08004d3c 	.word	0x08004d3c
 8002264:	40020400 	.word	0x40020400
 8002268:	2400007c 	.word	0x2400007c
 800226c:	00000000 	.word	0x00000000

08002270 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 8002270:	2200      	movs	r2, #0
 8002272:	480d      	ldr	r0, [pc, #52]	; (80022a8 <dmaInit+0x38>)
void dmaInit(void) {
 8002274:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 8002276:	4c0d      	ldr	r4, [pc, #52]	; (80022ac <dmaInit+0x3c>)
 8002278:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800227a:	4d0d      	ldr	r5, [pc, #52]	; (80022b0 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 800227c:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800227e:	e001      	b.n	8002284 <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 8002280:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 8002284:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002288:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800228a:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800228c:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 800228e:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8002290:	d1f6      	bne.n	8002280 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
 8002296:	4907      	ldr	r1, [pc, #28]	; (80022b4 <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 8002298:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 800229a:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800229c:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 800229e:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 80022a0:	60d3      	str	r3, [r2, #12]
}
 80022a2:	bc30      	pop	{r4, r5}
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	40020010 	.word	0x40020010
 80022ac:	2400007c 	.word	0x2400007c
 80022b0:	08004dfc 	.word	0x08004dfc
 80022b4:	40020000 	.word	0x40020000
 80022b8:	40020400 	.word	0x40020400
 80022bc:	00000000 	.word	0x00000000

080022c0 <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
	...

080022d0 <otg_enable_ep.constprop.0>:
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
}

static void otg_enable_ep(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 80022d0:	4a12      	ldr	r2, [pc, #72]	; (800231c <otg_enable_ep.constprop.0+0x4c>)
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022d2:	2300      	movs	r3, #0
static void otg_enable_ep(USBDriver *usbp) {
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  stm32_otg_t *otgp = usbp->otg;
 80022d6:	e9d2 4124 	ldrd	r4, r1, [r2, #144]	; 0x90
    if (usbp->epc[i]->out_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022da:	f04f 0e01 	mov.w	lr, #1
 80022de:	f102 0c08 	add.w	ip, r2, #8
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022e2:	688e      	ldr	r6, [r1, #8]
    if (usbp->epc[i]->out_state != NULL) {
 80022e4:	f85c 0f04 	ldr.w	r0, [ip, #4]!
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022e8:	f103 0210 	add.w	r2, r3, #16
    }
    if (usbp->epc[i]->in_state != NULL) {
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 80022ec:	fa0e f103 	lsl.w	r1, lr, r3
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80022f0:	1c5d      	adds	r5, r3, #1
    if (usbp->epc[i]->out_state != NULL) {
 80022f2:	6987      	ldr	r7, [r0, #24]
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022f4:	fa0e f202 	lsl.w	r2, lr, r2
    if (usbp->epc[i]->out_state != NULL) {
 80022f8:	b127      	cbz	r7, 8002304 <otg_enable_ep.constprop.0+0x34>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 80022fa:	f8d4 781c 	ldr.w	r7, [r4, #2076]	; 0x81c
 80022fe:	433a      	orrs	r2, r7
 8002300:	f8c4 281c 	str.w	r2, [r4, #2076]	; 0x81c
    if (usbp->epc[i]->in_state != NULL) {
 8002304:	6942      	ldr	r2, [r0, #20]
 8002306:	b122      	cbz	r2, 8002312 <otg_enable_ep.constprop.0+0x42>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8002308:	f8d4 281c 	ldr.w	r2, [r4, #2076]	; 0x81c
 800230c:	4311      	orrs	r1, r2
 800230e:	f8c4 181c 	str.w	r1, [r4, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002312:	429e      	cmp	r6, r3
 8002314:	462b      	mov	r3, r5
 8002316:	d1e5      	bne.n	80022e4 <otg_enable_ep.constprop.0+0x14>
    }
  }
}
 8002318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800231a:	bf00      	nop
 800231c:	24000100 	.word	0x24000100

08002320 <otg_disable_ep.isra.0>:
static void otg_disable_ep(USBDriver *usbp) {
 8002320:	b470      	push	{r4, r5, r6}
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002322:	2200      	movs	r2, #0
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002324:	f04f 34ff 	mov.w	r4, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002328:	688e      	ldr	r6, [r1, #8]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800232a:	eb00 1142 	add.w	r1, r0, r2, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800232e:	f102 0c01 	add.w	ip, r2, #1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002332:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8002336:	460b      	mov	r3, r1
    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 8002338:	2d00      	cmp	r5, #0
 800233a:	da05      	bge.n	8002348 <otg_disable_ep.isra.0+0x28>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 800233c:	f8d1 5900 	ldr.w	r5, [r1, #2304]	; 0x900
 8002340:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002344:	f8c1 5900 	str.w	r5, [r1, #2304]	; 0x900
    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 8002348:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 800234c:	2d00      	cmp	r5, #0
 800234e:	da05      	bge.n	800235c <otg_disable_ep.isra.0+0x3c>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 8002350:	f8d1 5b00 	ldr.w	r5, [r1, #2816]	; 0xb00
 8002354:	f045 4580 	orr.w	r5, r5, #1073741824	; 0x40000000
 8002358:	f8c1 5b00 	str.w	r5, [r1, #2816]	; 0xb00
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800235c:	42b2      	cmp	r2, r6
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 800235e:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8002362:	4662      	mov	r2, ip
 8002364:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8002368:	d1df      	bne.n	800232a <otg_disable_ep.isra.0+0xa>
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800236a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
}
 800236e:	bc70      	pop	{r4, r5, r6}
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8002370:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
	...

08002380 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8002380:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8002382:	4c04      	ldr	r4, [pc, #16]	; (8002394 <usb_lld_init+0x14>)
 8002384:	4620      	mov	r0, r4
 8002386:	f7fe fedb 	bl	8001140 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 800238a:	4a03      	ldr	r2, [pc, #12]	; (8002398 <usb_lld_init+0x18>)
  USBD1.otgparams = &fsparams;
 800238c:	4b03      	ldr	r3, [pc, #12]	; (800239c <usb_lld_init+0x1c>)
 800238e:	e9c4 2324 	strd	r2, r3, [r4, #144]	; 0x90
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8002392:	bd10      	pop	{r4, pc}
 8002394:	24000100 	.word	0x24000100
 8002398:	40080000 	.word	0x40080000
 800239c:	08004f2c 	.word	0x08004f2c

080023a0 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 80023a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80023a2:	2320      	movs	r3, #32
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 80023a4:	f8d0 5090 	ldr.w	r5, [r0, #144]	; 0x90
void usb_lld_reset(USBDriver *usbp) {
 80023a8:	4607      	mov	r7, r0
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80023aa:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 80023ac:	692c      	ldr	r4, [r5, #16]
 80023ae:	f014 0420 	ands.w	r4, r4, #32
 80023b2:	d1fb      	bne.n	80023ac <usb_lld_reset+0xc>
  chSysPolledDelayX(cycles);
 80023b4:	2012      	movs	r0, #18
  otgp->DIEPEMPMSK = 0;
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023b6:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
 80023ba:	f001 fd61 	bl	8003e80 <chSysPolledDelayX>
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023be:	f8d7 c094 	ldr.w	ip, [r7, #148]	; 0x94
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80023c2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80023c6:	f04f 31ff 	mov.w	r1, #4294967295
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023ca:	f8dc 0008 	ldr.w	r0, [ip, #8]
  otgp->DIEPEMPMSK = 0;
 80023ce:	f8c5 4834 	str.w	r4, [r5, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 80023d2:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023d6:	eb05 1344 	add.w	r3, r5, r4, lsl #5
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023da:	4284      	cmp	r4, r0
 80023dc:	f104 0401 	add.w	r4, r4, #1
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 80023e0:	f8c3 6900 	str.w	r6, [r3, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 80023e4:	f8c3 6b00 	str.w	r6, [r3, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80023e8:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80023ec:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 80023f0:	d1f1      	bne.n	80023d6 <usb_lld_reset+0x36>
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80023f2:	f8dc 3000 	ldr.w	r3, [ip]
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80023f6:	2110      	movs	r1, #16
 80023f8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 80023fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8002400:	626b      	str	r3, [r5, #36]	; 0x24
  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 8002402:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 8002404:	6914      	ldr	r4, [r2, #16]
 8002406:	f014 0410 	ands.w	r4, r4, #16
 800240a:	d1fb      	bne.n	8002404 <usb_lld_reset+0x64>
 800240c:	2012      	movs	r0, #18
 800240e:	f001 fd37 	bl	8003e80 <chSysPolledDelayX>
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002412:	f8d5 2800 	ldr.w	r2, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002416:	4b12      	ldr	r3, [pc, #72]	; (8002460 <usb_lld_reset+0xc0>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8002418:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800241c:	4911      	ldr	r1, [pc, #68]	; (8002464 <usb_lld_reset+0xc4>)
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 800241e:	f8c5 2800 	str.w	r2, [r5, #2048]	; 0x800
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002422:	69aa      	ldr	r2, [r5, #24]
 8002424:	4313      	orrs	r3, r2
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8002426:	2209      	movs	r2, #9
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8002428:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800242a:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  next = usbp->pmnext;
 800242e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8002432:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  usbp->epc[0] = &ep0config;
 8002436:	60f9      	str	r1, [r7, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8002438:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800243c:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <usb_lld_reset+0xc8>)
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 800243e:	f8c5 1b10 	str.w	r1, [r5, #2832]	; 0xb10
  usbp->pmnext += size;
 8002442:	f103 0110 	add.w	r1, r3, #16
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8002446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800244a:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 800244e:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8002452:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
  usbp->pmnext += size;
 8002456:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800245a:	62ab      	str	r3, [r5, #40]	; 0x28
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
                                                  ep0config.in_maxsize / 4));
}
 800245c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800245e:	bf00      	nop
 8002460:	000c0010 	.word	0x000c0010
 8002464:	08004f08 	.word	0x08004f08
 8002468:	10008040 	.word	0x10008040
 800246c:	00000000 	.word	0x00000000

08002470 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 8002470:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8002474:	f890 108a 	ldrb.w	r1, [r0, #138]	; 0x8a
 8002478:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800247c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002480:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002484:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	0000      	movs	r0, r0
	...

08002490 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8002490:	4603      	mov	r3, r0

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8002492:	e9d0 0124 	ldrd	r0, r1, [r0, #144]	; 0x90
  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 8002496:	680a      	ldr	r2, [r1, #0]
 8002498:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  otg_disable_ep(usbp);
 800249c:	f7ff bf40 	b.w	8002320 <otg_disable_ep.isra.0>

080024a0 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 80024a0:	3158      	adds	r1, #88	; 0x58
 80024a2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80024a6:	0149      	lsls	r1, r1, #5
 80024a8:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 80024aa:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80024ae:	d004      	beq.n	80024ba <usb_lld_get_status_out+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
    return EP_STATUS_STALLED;
 80024b0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80024b4:	bf0c      	ite	eq
 80024b6:	2002      	moveq	r0, #2
 80024b8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80024ba:	4770      	bx	lr
 80024bc:	0000      	movs	r0, r0
	...

080024c0 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 80024c0:	3148      	adds	r1, #72	; 0x48
 80024c2:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 80024c6:	0149      	lsls	r1, r1, #5
 80024c8:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 80024ca:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 80024ce:	d004      	beq.n	80024da <usb_lld_get_status_in+0x1a>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
    return EP_STATUS_STALLED;
 80024d0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80024d4:	bf0c      	ite	eq
 80024d6:	2002      	moveq	r0, #2
 80024d8:	2001      	movne	r0, #1
  return EP_STATUS_ACTIVE;
}
 80024da:	4770      	bx	lr
 80024dc:	0000      	movs	r0, r0
	...

080024e0 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 80024e0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80024e4:	68c3      	ldr	r3, [r0, #12]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	6819      	ldr	r1, [r3, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	6011      	str	r1, [r2, #0]
 80024ee:	6053      	str	r3, [r2, #4]
}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
	...

08002500 <usb_lld_start_out>:
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8002500:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	6993      	ldr	r3, [r2, #24]
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8002508:	b410      	push	{r4}

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800250a:	681c      	ldr	r4, [r3, #0]
 800250c:	60dc      	str	r4, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 800250e:	b909      	cbnz	r1, 8002514 <usb_lld_start_out+0x14>
 8002510:	2c40      	cmp	r4, #64	; 0x40
 8002512:	d825      	bhi.n	8002560 <usb_lld_start_out+0x60>
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002514:	8a53      	ldrh	r3, [r2, #18]
  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002516:	6812      	ldr	r2, [r2, #0]
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002518:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 800251c:	f002 0c03 	and.w	ip, r2, #3
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002520:	1e5a      	subs	r2, r3, #1
 8002522:	4422      	add	r2, r4
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002524:	f1bc 0f01 	cmp.w	ip, #1
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8002528:	fbb2 f2f3 	udiv	r2, r2, r3
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 800252c:	fb02 f303 	mul.w	r3, r2, r3
 8002530:	f103 0303 	add.w	r3, r3, #3
 8002534:	f023 0303 	bic.w	r3, r3, #3
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8002538:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800253c:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 8002540:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8002544:	f8c2 3b10 	str.w	r3, [r2, #2832]	; 0xb10
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002548:	d00d      	beq.n	8002566 <usb_lld_start_out+0x66>
 800254a:	b209      	sxth	r1, r1
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 800254c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8002550:	bc10      	pop	{r4}
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8002552:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8002556:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800255a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800255e:	4770      	bx	lr
    osp->rxsize = EP0_MAX_OUTSIZE;
 8002560:	2440      	movs	r4, #64	; 0x40
 8002562:	601c      	str	r4, [r3, #0]
 8002564:	e7d6      	b.n	8002514 <usb_lld_start_out+0x14>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8002566:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800256a:	eb00 1241 	add.w	r2, r0, r1, lsl #5
 800256e:	b209      	sxth	r1, r1
 8002570:	f413 7f80 	tst.w	r3, #256	; 0x100
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8002574:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 8002578:	bf14      	ite	ne
 800257a:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 800257e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
 8002582:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
 8002586:	e7e1      	b.n	800254c <usb_lld_start_out+0x4c>
	...

08002590 <otg_epout_handler.constprop.0>:
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 8002594:	4f24      	ldr	r7, [pc, #144]	; (8002628 <otg_epout_handler.constprop.0+0x98>)
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 8002596:	4604      	mov	r4, r0
  stm32_otg_t *otgp = usbp->otg;
 8002598:	f8d7 6090 	ldr.w	r6, [r7, #144]	; 0x90
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800259c:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 80025a0:	f8d3 5b08 	ldr.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80025a4:	0728      	lsls	r0, r5, #28
  otgp->oe[ep].DOEPINT = epint;
 80025a6:	f8c3 5b08 	str.w	r5, [r3, #2824]	; 0xb08
  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80025aa:	d503      	bpl.n	80025b4 <otg_epout_handler.constprop.0+0x24>
 80025ac:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80025b0:	0719      	lsls	r1, r3, #28
 80025b2:	d431      	bmi.n	8002618 <otg_epout_handler.constprop.0+0x88>
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 80025b4:	07ea      	lsls	r2, r5, #31
 80025b6:	d52d      	bpl.n	8002614 <otg_epout_handler.constprop.0+0x84>
 80025b8:	f8d6 3814 	ldr.w	r3, [r6, #2068]	; 0x814
 80025bc:	07db      	lsls	r3, r3, #31
 80025be:	d529      	bpl.n	8002614 <otg_epout_handler.constprop.0+0x84>
    osp = usbp->epc[ep]->out_state;
 80025c0:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 80025c4:	68d9      	ldr	r1, [r3, #12]
 80025c6:	698a      	ldr	r2, [r1, #24]
    if (ep == 0) {
 80025c8:	b954      	cbnz	r4, 80025e0 <otg_epout_handler.constprop.0+0x50>
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80025ca:	8a48      	ldrh	r0, [r1, #18]
 80025cc:	6853      	ldr	r3, [r2, #4]
 80025ce:	fbb3 f5f0 	udiv	r5, r3, r0
 80025d2:	fb00 3315 	mls	r3, r0, r5, r3
 80025d6:	b91b      	cbnz	r3, 80025e0 <otg_epout_handler.constprop.0+0x50>
          (osp->rxsize < osp->totsize)) {
 80025d8:	6810      	ldr	r0, [r2, #0]
 80025da:	68d3      	ldr	r3, [r2, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 80025dc:	4298      	cmp	r0, r3
 80025de:	d30d      	bcc.n	80025fc <otg_epout_handler.constprop.0+0x6c>
    _usb_isr_invoke_out_cb(usbp, ep);
 80025e0:	2201      	movs	r2, #1
 80025e2:	897b      	ldrh	r3, [r7, #10]
 80025e4:	68cd      	ldr	r5, [r1, #12]
 80025e6:	40a2      	lsls	r2, r4
 80025e8:	ea23 0302 	bic.w	r3, r3, r2
 80025ec:	817b      	strh	r3, [r7, #10]
 80025ee:	b18d      	cbz	r5, 8002614 <otg_epout_handler.constprop.0+0x84>
 80025f0:	4621      	mov	r1, r4
 80025f2:	462b      	mov	r3, r5
 80025f4:	480c      	ldr	r0, [pc, #48]	; (8002628 <otg_epout_handler.constprop.0+0x98>)
}
 80025f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    _usb_isr_invoke_out_cb(usbp, ep);
 80025fa:	4718      	bx	r3
        osp->rxsize = osp->totsize - osp->rxsize;
 80025fc:	1a1b      	subs	r3, r3, r0
        osp->rxcnt  = 0;
 80025fe:	6054      	str	r4, [r2, #4]
 8002600:	2130      	movs	r1, #48	; 0x30
        osp->rxsize = osp->totsize - osp->rxsize;
 8002602:	6013      	str	r3, [r2, #0]
 8002604:	f381 8811 	msr	BASEPRI, r1
        usb_lld_start_out(usbp, ep);
 8002608:	4807      	ldr	r0, [pc, #28]	; (8002628 <otg_epout_handler.constprop.0+0x98>)
 800260a:	4621      	mov	r1, r4
 800260c:	f7ff ff78 	bl	8002500 <usb_lld_start_out>
 8002610:	f384 8811 	msr	BASEPRI, r4
}
 8002614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    _usb_isr_invoke_setup_cb(usbp, ep);
 8002618:	eb07 0384 	add.w	r3, r7, r4, lsl #2
 800261c:	4621      	mov	r1, r4
 800261e:	4638      	mov	r0, r7
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	4798      	blx	r3
 8002626:	e7c5      	b.n	80025b4 <otg_epout_handler.constprop.0+0x24>
 8002628:	24000100 	.word	0x24000100
 800262c:	00000000 	.word	0x00000000

08002630 <usb_lld_start_in>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002630:	eb00 0381 	add.w	r3, r0, r1, lsl #2
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8002634:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002636:	68dc      	ldr	r4, [r3, #12]
 8002638:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800263a:	6813      	ldr	r3, [r2, #0]
 800263c:	60d3      	str	r3, [r2, #12]
  if (isp->txsize == 0) {
 800263e:	b9f3      	cbnz	r3, 800267e <usb_lld_start_in+0x4e>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8002640:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 8002644:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002648:	eb02 1341 	add.w	r3, r2, r1, lsl #5
 800264c:	f8c3 0910 	str.w	r0, [r3, #2320]	; 0x910
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	f003 0303 	and.w	r3, r3, #3
 8002656:	2b01      	cmp	r3, #1
 8002658:	d02a      	beq.n	80026b0 <usb_lld_start_in+0x80>
 800265a:	b208      	sxth	r0, r1
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800265c:	eb02 1040 	add.w	r0, r2, r0, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002660:	2301      	movs	r3, #1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002662:	f8d0 4900 	ldr.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002666:	408b      	lsls	r3, r1
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8002668:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800266c:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002670:	f8d2 1834 	ldr.w	r1, [r2, #2100]	; 0x834
}
 8002674:	bc10      	pop	{r4}
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 8002676:	430b      	orrs	r3, r1
 8002678:	f8c2 3834 	str.w	r3, [r2, #2100]	; 0x834
}
 800267c:	4770      	bx	lr
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 800267e:	b909      	cbnz	r1, 8002684 <usb_lld_start_in+0x54>
 8002680:	2b40      	cmp	r3, #64	; 0x40
 8002682:	d826      	bhi.n	80026d2 <usb_lld_start_in+0xa2>
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8002684:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002688:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800268c:	f10c 30ff 	add.w	r0, ip, #4294967295
 8002690:	4418      	add	r0, r3
 8002692:	fbb0 f0fc 	udiv	r0, r0, ip
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8002696:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 800269a:	eb02 1041 	add.w	r0, r2, r1, lsl #5
 800269e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80026a2:	f8c0 3910 	str.w	r3, [r0, #2320]	; 0x910
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80026a6:	6823      	ldr	r3, [r4, #0]
 80026a8:	f003 0303 	and.w	r3, r3, #3
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d1d4      	bne.n	800265a <usb_lld_start_in+0x2a>
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80026b0:	f8d2 3808 	ldr.w	r3, [r2, #2056]	; 0x808
 80026b4:	b208      	sxth	r0, r1
 80026b6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80026ba:	eb02 1341 	add.w	r3, r2, r1, lsl #5
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80026be:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80026c2:	bf14      	ite	ne
 80026c4:	f044 5480 	orrne.w	r4, r4, #268435456	; 0x10000000
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 80026c8:	f044 5400 	orreq.w	r4, r4, #536870912	; 0x20000000
 80026cc:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80026d0:	e7c4      	b.n	800265c <usb_lld_start_in+0x2c>
      isp->txsize = EP0_MAX_INSIZE;
 80026d2:	2340      	movs	r3, #64	; 0x40
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	e7d5      	b.n	8002684 <usb_lld_start_in+0x54>
	...

080026e0 <otg_epin_handler.constprop.0>:
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80026e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80026e4:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80027ec <otg_epin_handler.constprop.0+0x10c>
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80026e8:	4604      	mov	r4, r0
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80026ea:	ea4f 1b40 	mov.w	fp, r0, lsl #5
  stm32_otg_t *otgp = usbp->otg;
 80026ee:	f8d9 6090 	ldr.w	r6, [r9, #144]	; 0x90
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80026f2:	eb06 1340 	add.w	r3, r6, r0, lsl #5
 80026f6:	f8d3 5908 	ldr.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80026fa:	07e9      	lsls	r1, r5, #31
  otgp->ie[ep].DIEPINT = epint;
 80026fc:	f8c3 5908 	str.w	r5, [r3, #2312]	; 0x908
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 8002700:	d503      	bpl.n	800270a <otg_epin_handler.constprop.0+0x2a>
 8002702:	f8d6 3810 	ldr.w	r3, [r6, #2064]	; 0x810
 8002706:	07da      	lsls	r2, r3, #31
 8002708:	d40c      	bmi.n	8002724 <otg_epin_handler.constprop.0+0x44>
  if ((epint & DIEPINT_TXFE) &&
 800270a:	062b      	lsls	r3, r5, #24
 800270c:	d508      	bpl.n	8002720 <otg_epin_handler.constprop.0+0x40>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800270e:	f04f 0801 	mov.w	r8, #1
 8002712:	f8d6 3834 	ldr.w	r3, [r6, #2100]	; 0x834
 8002716:	fa08 f804 	lsl.w	r8, r8, r4
  if ((epint & DIEPINT_TXFE) &&
 800271a:	ea13 0f08 	tst.w	r3, r8
 800271e:	d118      	bne.n	8002752 <otg_epin_handler.constprop.0+0x72>
}
 8002720:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8002724:	eb09 0380 	add.w	r3, r9, r0, lsl #2
 8002728:	68d9      	ldr	r1, [r3, #12]
 800272a:	694b      	ldr	r3, [r1, #20]
    if (isp->txsize < isp->totsize) {
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	68da      	ldr	r2, [r3, #12]
 8002730:	4290      	cmp	r0, r2
 8002732:	d34a      	bcc.n	80027ca <otg_epin_handler.constprop.0+0xea>
      _usb_isr_invoke_in_cb(usbp, ep);
 8002734:	2201      	movs	r2, #1
 8002736:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 800273a:	688f      	ldr	r7, [r1, #8]
 800273c:	40a2      	lsls	r2, r4
 800273e:	ea23 0302 	bic.w	r3, r3, r2
 8002742:	f8a9 3008 	strh.w	r3, [r9, #8]
 8002746:	2f00      	cmp	r7, #0
 8002748:	d0df      	beq.n	800270a <otg_epin_handler.constprop.0+0x2a>
 800274a:	4621      	mov	r1, r4
 800274c:	4648      	mov	r0, r9
 800274e:	47b8      	blx	r7
 8002750:	e7db      	b.n	800270a <otg_epin_handler.constprop.0+0x2a>
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8002752:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	695e      	ldr	r6, [r3, #20]
 800275a:	e9d6 7500 	ldrd	r7, r5, [r6]
 800275e:	42af      	cmp	r7, r5
 8002760:	d941      	bls.n	80027e6 <otg_epin_handler.constprop.0+0x106>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002762:	3401      	adds	r4, #1
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8002764:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
    if (n > usbp->epc[ep]->in_maxsize)
 8002768:	f8b3 9010 	ldrh.w	r9, [r3, #16]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800276c:	b2e4      	uxtb	r4, r4
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800276e:	eb0a 0e0b 	add.w	lr, sl, fp
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8002772:	eb0a 3004 	add.w	r0, sl, r4, lsl #12
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 8002776:	eba7 0c05 	sub.w	ip, r7, r5
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 800277a:	f8de 3918 	ldr.w	r3, [lr, #2328]	; 0x918
 800277e:	45cc      	cmp	ip, r9
 8002780:	b29b      	uxth	r3, r3
 8002782:	bf28      	it	cs
 8002784:	46cc      	movcs	ip, r9
 8002786:	ebbc 0f83 	cmp.w	ip, r3, lsl #2
 800278a:	d8c9      	bhi.n	8002720 <otg_epin_handler.constprop.0+0x40>
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800278c:	68b4      	ldr	r4, [r6, #8]
    if (n <= 4) {
 800278e:	f1bc 0f04 	cmp.w	ip, #4
    *fifop = *((uint32_t *)buf);
 8002792:	6823      	ldr	r3, [r4, #0]
 8002794:	6003      	str	r3, [r0, #0]
    if (n <= 4) {
 8002796:	d90b      	bls.n	80027b0 <otg_epin_handler.constprop.0+0xd0>
 8002798:	f1ac 0105 	sub.w	r1, ip, #5
 800279c:	4623      	mov	r3, r4
 800279e:	f021 0103 	bic.w	r1, r1, #3
 80027a2:	3104      	adds	r1, #4
 80027a4:	4421      	add	r1, r4
    *fifop = *((uint32_t *)buf);
 80027a6:	f853 2f04 	ldr.w	r2, [r3, #4]!
    if (n <= 4) {
 80027aa:	4299      	cmp	r1, r3
    *fifop = *((uint32_t *)buf);
 80027ac:	6002      	str	r2, [r0, #0]
    if (n <= 4) {
 80027ae:	d1fa      	bne.n	80027a6 <otg_epin_handler.constprop.0+0xc6>
    usbp->epc[ep]->in_state->txcnt += n;
 80027b0:	4465      	add	r5, ip
    usbp->epc[ep]->in_state->txbuf += n;
 80027b2:	4464      	add	r4, ip
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80027b4:	42bd      	cmp	r5, r7
    usbp->epc[ep]->in_state->txcnt += n;
 80027b6:	e9c6 5401 	strd	r5, r4, [r6, #4]
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 80027ba:	d3dc      	bcc.n	8002776 <otg_epin_handler.constprop.0+0x96>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80027bc:	f8da 3834 	ldr.w	r3, [sl, #2100]	; 0x834
 80027c0:	ea23 0308 	bic.w	r3, r3, r8
 80027c4:	f8ca 3834 	str.w	r3, [sl, #2100]	; 0x834
      return true;
 80027c8:	e7aa      	b.n	8002720 <otg_epin_handler.constprop.0+0x40>
      isp->txsize = isp->totsize - isp->txsize;
 80027ca:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 80027cc:	2700      	movs	r7, #0
      isp->txsize = isp->totsize - isp->txsize;
 80027ce:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 80027d0:	605f      	str	r7, [r3, #4]
 80027d2:	2330      	movs	r3, #48	; 0x30
 80027d4:	f383 8811 	msr	BASEPRI, r3
      usb_lld_start_in(usbp, ep);
 80027d8:	4621      	mov	r1, r4
 80027da:	4648      	mov	r0, r9
 80027dc:	f7ff ff28 	bl	8002630 <usb_lld_start_in>
 80027e0:	f387 8811 	msr	BASEPRI, r7
}
 80027e4:	e791      	b.n	800270a <otg_epin_handler.constprop.0+0x2a>
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80027e6:	f8d9 a090 	ldr.w	sl, [r9, #144]	; 0x90
 80027ea:	e7e7      	b.n	80027bc <otg_epin_handler.constprop.0+0xdc>
 80027ec:	24000100 	.word	0x24000100

080027f0 <Vector1D4>:
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 80027f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  stm32_otg_t *otgp = usbp->otg;
 80027f4:	4eb2      	ldr	r6, [pc, #712]	; (8002ac0 <Vector1D4+0x2d0>)
 80027f6:	f04f 0940 	mov.w	r9, #64	; 0x40
  OSAL_IRQ_PROLOGUE();
 80027fa:	48b2      	ldr	r0, [pc, #712]	; (8002ac4 <Vector1D4+0x2d4>)
 80027fc:	f001 fbc0 	bl	8003f80 <__trace_isr_enter>
  stm32_otg_t *otgp = usbp->otg;
 8002800:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
  unsigned retry = 64U;
 8002804:	e06e      	b.n	80028e4 <Vector1D4+0xf4>
  if (sts & GINTSTS_USBSUSP) {
 8002806:	0529      	lsls	r1, r5, #20
 8002808:	f100 808e 	bmi.w	8002928 <Vector1D4+0x138>
  if (sts & GINTSTS_ENUMDNE) {
 800280c:	04aa      	lsls	r2, r5, #18
 800280e:	d50c      	bpl.n	800282a <Vector1D4+0x3a>
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8002810:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 8002814:	f013 0f06 	tst.w	r3, #6
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800281e:	bf0c      	ite	eq
 8002820:	f443 5310 	orreq.w	r3, r3, #9216	; 0x2400
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8002824:	f443 53a0 	orrne.w	r3, r3, #5120	; 0x1400
 8002828:	60fb      	str	r3, [r7, #12]
  if (sts & GINTSTS_SOF) {
 800282a:	072b      	lsls	r3, r5, #28
 800282c:	d50e      	bpl.n	800284c <Vector1D4+0x5c>
    if (usbp->config->sof_cb == NULL) {
 800282e:	6874      	ldr	r4, [r6, #4]
 8002830:	68e3      	ldr	r3, [r4, #12]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f000 8176 	beq.w	8002b24 <Vector1D4+0x334>
    if (usbp->state == USB_SUSPENDED) {
 8002838:	7833      	ldrb	r3, [r6, #0]
 800283a:	2b05      	cmp	r3, #5
 800283c:	f000 817a 	beq.w	8002b34 <Vector1D4+0x344>
    otg_enable_ep(usbp);
 8002840:	f7ff fd46 	bl	80022d0 <otg_enable_ep.constprop.0>
    _usb_isr_invoke_sof_cb(usbp);
 8002844:	68e3      	ldr	r3, [r4, #12]
 8002846:	b10b      	cbz	r3, 800284c <Vector1D4+0x5c>
 8002848:	4630      	mov	r0, r6
 800284a:	4798      	blx	r3
  if (sts & GINTSTS_IISOIXFR) {
 800284c:	02ec      	lsls	r4, r5, #11
 800284e:	d473      	bmi.n	8002938 <Vector1D4+0x148>
  if (sts & GINTSTS_IISOOXFR) {
 8002850:	02a8      	lsls	r0, r5, #10
 8002852:	f100 80b4 	bmi.w	80029be <Vector1D4+0x1ce>
  if (sts & GINTSTS_OEPINT) {
 8002856:	032b      	lsls	r3, r5, #12
  src = otgp->DAINT;
 8002858:	f8d7 4818 	ldr.w	r4, [r7, #2072]	; 0x818
  if (sts & GINTSTS_OEPINT) {
 800285c:	d51a      	bpl.n	8002894 <Vector1D4+0xa4>
    if (src & (1 << 16))
 800285e:	03e0      	lsls	r0, r4, #15
 8002860:	f100 813c 	bmi.w	8002adc <Vector1D4+0x2ec>
    if (src & (1 << 17))
 8002864:	03a1      	lsls	r1, r4, #14
 8002866:	f100 8135 	bmi.w	8002ad4 <Vector1D4+0x2e4>
    if (src & (1 << 18))
 800286a:	0362      	lsls	r2, r4, #13
 800286c:	f100 812e 	bmi.w	8002acc <Vector1D4+0x2dc>
    if (src & (1 << 19))
 8002870:	0323      	lsls	r3, r4, #12
 8002872:	f100 8120 	bmi.w	8002ab6 <Vector1D4+0x2c6>
    if (src & (1 << 20))
 8002876:	02e0      	lsls	r0, r4, #11
 8002878:	f100 8119 	bmi.w	8002aae <Vector1D4+0x2be>
    if (src & (1 << 21))
 800287c:	02a1      	lsls	r1, r4, #10
 800287e:	f100 8112 	bmi.w	8002aa6 <Vector1D4+0x2b6>
    if (src & (1 << 22))
 8002882:	0262      	lsls	r2, r4, #9
 8002884:	f100 810b 	bmi.w	8002a9e <Vector1D4+0x2ae>
    if (src & (1 << 23))
 8002888:	0223      	lsls	r3, r4, #8
 800288a:	f100 8104 	bmi.w	8002a96 <Vector1D4+0x2a6>
    if (src & (1 << 24))
 800288e:	01e0      	lsls	r0, r4, #7
 8002890:	f100 80f9 	bmi.w	8002a86 <Vector1D4+0x296>
  if (sts & GINTSTS_IEPINT) {
 8002894:	0369      	lsls	r1, r5, #13
 8002896:	d51a      	bpl.n	80028ce <Vector1D4+0xde>
    if (src & (1 << 0))
 8002898:	07e2      	lsls	r2, r4, #31
 800289a:	f100 813f 	bmi.w	8002b1c <Vector1D4+0x32c>
    if (src & (1 << 1))
 800289e:	07a3      	lsls	r3, r4, #30
 80028a0:	f100 8138 	bmi.w	8002b14 <Vector1D4+0x324>
    if (src & (1 << 2))
 80028a4:	0760      	lsls	r0, r4, #29
 80028a6:	f100 8131 	bmi.w	8002b0c <Vector1D4+0x31c>
    if (src & (1 << 3))
 80028aa:	0721      	lsls	r1, r4, #28
 80028ac:	f100 812a 	bmi.w	8002b04 <Vector1D4+0x314>
    if (src & (1 << 4))
 80028b0:	06e2      	lsls	r2, r4, #27
 80028b2:	f100 8123 	bmi.w	8002afc <Vector1D4+0x30c>
    if (src & (1 << 5))
 80028b6:	06a3      	lsls	r3, r4, #26
 80028b8:	f100 811c 	bmi.w	8002af4 <Vector1D4+0x304>
    if (src & (1 << 6))
 80028bc:	0660      	lsls	r0, r4, #25
 80028be:	f100 8115 	bmi.w	8002aec <Vector1D4+0x2fc>
    if (src & (1 << 7))
 80028c2:	0621      	lsls	r1, r4, #24
 80028c4:	f100 810e 	bmi.w	8002ae4 <Vector1D4+0x2f4>
    if (src & (1 << 8))
 80028c8:	05e2      	lsls	r2, r4, #23
 80028ca:	f100 80e0 	bmi.w	8002a8e <Vector1D4+0x29e>
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 80028ce:	06eb      	lsls	r3, r5, #27
 80028d0:	f100 80a2 	bmi.w	8002a18 <Vector1D4+0x228>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 80028d4:	4b7c      	ldr	r3, [pc, #496]	; (8002ac8 <Vector1D4+0x2d8>)
 80028d6:	421d      	tst	r5, r3
 80028d8:	f000 80ce 	beq.w	8002a78 <Vector1D4+0x288>
 80028dc:	f1b9 0901 	subs.w	r9, r9, #1
 80028e0:	f000 80ca 	beq.w	8002a78 <Vector1D4+0x288>
  sts  = otgp->GINTSTS;
 80028e4:	697d      	ldr	r5, [r7, #20]
  sts &= otgp->GINTMSK;
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	401d      	ands	r5, r3
  if (sts & GINTSTS_USBRST) {
 80028ea:	f415 5880 	ands.w	r8, r5, #4096	; 0x1000
  otgp->GINTSTS = sts;
 80028ee:	617d      	str	r5, [r7, #20]
  if (sts & GINTSTS_USBRST) {
 80028f0:	f040 815f 	bne.w	8002bb2 <Vector1D4+0x3c2>
  if (sts & GINTSTS_WKUPINT) {
 80028f4:	2d00      	cmp	r5, #0
 80028f6:	da86      	bge.n	8002806 <Vector1D4+0x16>
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80028f8:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 80028fc:	0798      	lsls	r0, r3, #30
 80028fe:	d005      	beq.n	800290c <Vector1D4+0x11c>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002900:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
 8002904:	f023 0303 	bic.w	r3, r3, #3
 8002908:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
    otg_enable_ep(usbp);
 800290c:	f7ff fce0 	bl	80022d0 <otg_enable_ep.constprop.0>
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002910:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 8002914:	4630      	mov	r0, r6
    otgp->DCTL &= ~DCTL_RWUSIG;
 8002916:	f023 0301 	bic.w	r3, r3, #1
 800291a:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
    _usb_wakeup(usbp);
 800291e:	f7fe fc57 	bl	80011d0 <_usb_wakeup>
  if (sts & GINTSTS_USBSUSP) {
 8002922:	0529      	lsls	r1, r5, #20
 8002924:	f57f af72 	bpl.w	800280c <Vector1D4+0x1c>
    otg_disable_ep(usbp);
 8002928:	e9d6 0124 	ldrd	r0, r1, [r6, #144]	; 0x90
 800292c:	f7ff fcf8 	bl	8002320 <otg_disable_ep.isra.0>
    _usb_suspend(usbp);
 8002930:	4630      	mov	r0, r6
 8002932:	f7fe fc35 	bl	80011a0 <_usb_suspend>
 8002936:	e769      	b.n	800280c <Vector1D4+0x1c>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002938:	2100      	movs	r1, #0
  stm32_otg_t *otgp = usbp->otg;
 800293a:	f8d6 b090 	ldr.w	fp, [r6, #144]	; 0x90
      _usb_isr_invoke_in_cb(usbp, ep);
 800293e:	f04f 0a01 	mov.w	sl, #1
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8002942:	460c      	mov	r4, r1
 8002944:	e008      	b.n	8002958 <Vector1D4+0x168>
 8002946:	3401      	adds	r4, #1
 8002948:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 800294c:	b2e4      	uxtb	r4, r4
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	429c      	cmp	r4, r3
 8002952:	4621      	mov	r1, r4
 8002954:	f63f af7c 	bhi.w	8002850 <Vector1D4+0x60>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8002958:	eb0b 1244 	add.w	r2, fp, r4, lsl #5
 800295c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002960:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002964:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002968:	d1ed      	bne.n	8002946 <Vector1D4+0x156>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 800296a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 800296e:	2b00      	cmp	r3, #0
 8002970:	dae9      	bge.n	8002946 <Vector1D4+0x156>
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 8002972:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002976:	f043 4390 	orr.w	r3, r3, #1207959552	; 0x48000000
 800297a:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 800297e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 8002982:	2b00      	cmp	r3, #0
 8002984:	dbfb      	blt.n	800297e <Vector1D4+0x18e>
  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 8002986:	0189      	lsls	r1, r1, #6
 8002988:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800298c:	f041 0120 	orr.w	r1, r1, #32
 8002990:	6111      	str	r1, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8002992:	6913      	ldr	r3, [r2, #16]
 8002994:	0699      	lsls	r1, r3, #26
 8002996:	d4fc      	bmi.n	8002992 <Vector1D4+0x1a2>
  chSysPolledDelayX(cycles);
 8002998:	2012      	movs	r0, #18
 800299a:	f001 fa71 	bl	8003e80 <chSysPolledDelayX>
      _usb_isr_invoke_in_cb(usbp, ep);
 800299e:	8933      	ldrh	r3, [r6, #8]
 80029a0:	eb06 0284 	add.w	r2, r6, r4, lsl #2
 80029a4:	fa0a f104 	lsl.w	r1, sl, r4
 80029a8:	68d2      	ldr	r2, [r2, #12]
 80029aa:	ea23 0301 	bic.w	r3, r3, r1
 80029ae:	6892      	ldr	r2, [r2, #8]
 80029b0:	8133      	strh	r3, [r6, #8]
 80029b2:	2a00      	cmp	r2, #0
 80029b4:	d0c7      	beq.n	8002946 <Vector1D4+0x156>
 80029b6:	4621      	mov	r1, r4
 80029b8:	4630      	mov	r0, r6
 80029ba:	4790      	blx	r2
 80029bc:	e7c3      	b.n	8002946 <Vector1D4+0x156>
  stm32_otg_t *otgp = usbp->otg;
 80029be:	f8d6 a090 	ldr.w	sl, [r6, #144]	; 0x90
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80029c2:	2400      	movs	r4, #0
      _usb_isr_invoke_out_cb(usbp, ep);
 80029c4:	f04f 0b01 	mov.w	fp, #1
 80029c8:	e007      	b.n	80029da <Vector1D4+0x1ea>
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80029ca:	3401      	adds	r4, #1
 80029cc:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80029d0:	b2e4      	uxtb	r4, r4
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	429c      	cmp	r4, r3
 80029d6:	f63f af3e 	bhi.w	8002856 <Vector1D4+0x66>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80029da:	eb0a 1244 	add.w	r2, sl, r4, lsl #5
 80029de:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
 80029e2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80029e6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80029ea:	d1ee      	bne.n	80029ca <Vector1D4+0x1da>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80029ec:	f8d2 3b00 	ldr.w	r3, [r2, #2816]	; 0xb00
      _usb_isr_invoke_out_cb(usbp, ep);
 80029f0:	eb06 0184 	add.w	r1, r6, r4, lsl #2
 80029f4:	fa0b f204 	lsl.w	r2, fp, r4
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	dae6      	bge.n	80029ca <Vector1D4+0x1da>
      _usb_isr_invoke_out_cb(usbp, ep);
 80029fc:	8973      	ldrh	r3, [r6, #10]
 80029fe:	4630      	mov	r0, r6
 8002a00:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8002a04:	4621      	mov	r1, r4
 8002a06:	ea23 0302 	bic.w	r3, r3, r2
 8002a0a:	f8dc 200c 	ldr.w	r2, [ip, #12]
 8002a0e:	8173      	strh	r3, [r6, #10]
 8002a10:	2a00      	cmp	r2, #0
 8002a12:	d0da      	beq.n	80029ca <Vector1D4+0x1da>
 8002a14:	4790      	blx	r2
 8002a16:	e7d8      	b.n	80029ca <Vector1D4+0x1da>
  sts = usbp->otg->GRXSTSP;
 8002a18:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
 8002a1c:	6a0b      	ldr	r3, [r1, #32]
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002a1e:	f403 10f0 	and.w	r0, r3, #1966080	; 0x1e0000
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8002a22:	f3c3 120a 	ubfx	r2, r3, #4, #11
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 8002a26:	f003 030f 	and.w	r3, r3, #15
  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8002a2a:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002a2e:	f000 808c 	beq.w	8002b4a <Vector1D4+0x35a>
 8002a32:	f5b0 2f40 	cmp.w	r0, #786432	; 0xc0000
 8002a36:	f47f af4d 	bne.w	80028d4 <Vector1D4+0xe4>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 8002a3a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	6a18      	ldr	r0, [r3, #32]
  while (i < n) {
 8002a42:	2a00      	cmp	r2, #0
 8002a44:	f43f af46 	beq.w	80028d4 <Vector1D4+0xe4>
      w = *fifop;
 8002a48:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
  size_t i = 0;
 8002a4c:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002a4e:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002a52:	4601      	mov	r1, r0
    if ((i & 3) == 0) {
 8002a54:	d101      	bne.n	8002a5a <Vector1D4+0x26a>
      w = *fifop;
 8002a56:	f8d4 8000 	ldr.w	r8, [r4]
    if (i < max) {
 8002a5a:	2b07      	cmp	r3, #7
    i++;
 8002a5c:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002a60:	d804      	bhi.n	8002a6c <Vector1D4+0x27c>
      *buf++ = (uint8_t)w;
 8002a62:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002a66:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002a6a:	4608      	mov	r0, r1
  while (i < n) {
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d1ee      	bne.n	8002a4e <Vector1D4+0x25e>
  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8002a70:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <Vector1D4+0x2d8>)
 8002a72:	421d      	tst	r5, r3
 8002a74:	f47f af32 	bne.w	80028dc <Vector1D4+0xec>
  OSAL_IRQ_EPILOGUE();
 8002a78:	4812      	ldr	r0, [pc, #72]	; (8002ac4 <Vector1D4+0x2d4>)
 8002a7a:	f001 fa99 	bl	8003fb0 <__trace_isr_leave>
}
 8002a7e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002a82:	f001 bfa5 	b.w	80049d0 <__port_irq_epilogue>
      otg_epout_handler(usbp, 8);
 8002a86:	2008      	movs	r0, #8
 8002a88:	f7ff fd82 	bl	8002590 <otg_epout_handler.constprop.0>
 8002a8c:	e702      	b.n	8002894 <Vector1D4+0xa4>
      otg_epin_handler(usbp, 8);
 8002a8e:	2008      	movs	r0, #8
 8002a90:	f7ff fe26 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002a94:	e71b      	b.n	80028ce <Vector1D4+0xde>
      otg_epout_handler(usbp, 7);
 8002a96:	2007      	movs	r0, #7
 8002a98:	f7ff fd7a 	bl	8002590 <otg_epout_handler.constprop.0>
 8002a9c:	e6f7      	b.n	800288e <Vector1D4+0x9e>
      otg_epout_handler(usbp, 6);
 8002a9e:	2006      	movs	r0, #6
 8002aa0:	f7ff fd76 	bl	8002590 <otg_epout_handler.constprop.0>
 8002aa4:	e6f0      	b.n	8002888 <Vector1D4+0x98>
      otg_epout_handler(usbp, 5);
 8002aa6:	2005      	movs	r0, #5
 8002aa8:	f7ff fd72 	bl	8002590 <otg_epout_handler.constprop.0>
 8002aac:	e6e9      	b.n	8002882 <Vector1D4+0x92>
      otg_epout_handler(usbp, 4);
 8002aae:	2004      	movs	r0, #4
 8002ab0:	f7ff fd6e 	bl	8002590 <otg_epout_handler.constprop.0>
 8002ab4:	e6e2      	b.n	800287c <Vector1D4+0x8c>
      otg_epout_handler(usbp, 3);
 8002ab6:	2003      	movs	r0, #3
 8002ab8:	f7ff fd6a 	bl	8002590 <otg_epout_handler.constprop.0>
 8002abc:	e6db      	b.n	8002876 <Vector1D4+0x86>
 8002abe:	bf00      	nop
 8002ac0:	24000100 	.word	0x24000100
 8002ac4:	08004efc 	.word	0x08004efc
 8002ac8:	04000030 	.word	0x04000030
      otg_epout_handler(usbp, 2);
 8002acc:	2002      	movs	r0, #2
 8002ace:	f7ff fd5f 	bl	8002590 <otg_epout_handler.constprop.0>
 8002ad2:	e6cd      	b.n	8002870 <Vector1D4+0x80>
      otg_epout_handler(usbp, 1);
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	f7ff fd5b 	bl	8002590 <otg_epout_handler.constprop.0>
 8002ada:	e6c6      	b.n	800286a <Vector1D4+0x7a>
      otg_epout_handler(usbp, 0);
 8002adc:	2000      	movs	r0, #0
 8002ade:	f7ff fd57 	bl	8002590 <otg_epout_handler.constprop.0>
 8002ae2:	e6bf      	b.n	8002864 <Vector1D4+0x74>
      otg_epin_handler(usbp, 7);
 8002ae4:	2007      	movs	r0, #7
 8002ae6:	f7ff fdfb 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002aea:	e6ed      	b.n	80028c8 <Vector1D4+0xd8>
      otg_epin_handler(usbp, 6);
 8002aec:	2006      	movs	r0, #6
 8002aee:	f7ff fdf7 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002af2:	e6e6      	b.n	80028c2 <Vector1D4+0xd2>
      otg_epin_handler(usbp, 5);
 8002af4:	2005      	movs	r0, #5
 8002af6:	f7ff fdf3 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002afa:	e6df      	b.n	80028bc <Vector1D4+0xcc>
      otg_epin_handler(usbp, 4);
 8002afc:	2004      	movs	r0, #4
 8002afe:	f7ff fdef 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002b02:	e6d8      	b.n	80028b6 <Vector1D4+0xc6>
      otg_epin_handler(usbp, 3);
 8002b04:	2003      	movs	r0, #3
 8002b06:	f7ff fdeb 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002b0a:	e6d1      	b.n	80028b0 <Vector1D4+0xc0>
      otg_epin_handler(usbp, 2);
 8002b0c:	2002      	movs	r0, #2
 8002b0e:	f7ff fde7 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002b12:	e6ca      	b.n	80028aa <Vector1D4+0xba>
      otg_epin_handler(usbp, 1);
 8002b14:	2001      	movs	r0, #1
 8002b16:	f7ff fde3 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002b1a:	e6c3      	b.n	80028a4 <Vector1D4+0xb4>
      otg_epin_handler(usbp, 0);
 8002b1c:	2000      	movs	r0, #0
 8002b1e:	f7ff fddf 	bl	80026e0 <otg_epin_handler.constprop.0>
 8002b22:	e6bc      	b.n	800289e <Vector1D4+0xae>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	f023 0308 	bic.w	r3, r3, #8
 8002b2a:	61bb      	str	r3, [r7, #24]
    if (usbp->state == USB_SUSPENDED) {
 8002b2c:	7833      	ldrb	r3, [r6, #0]
 8002b2e:	2b05      	cmp	r3, #5
 8002b30:	f47f ae86 	bne.w	8002840 <Vector1D4+0x50>
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002b34:	f8d7 3e00 	ldr.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002b38:	4630      	mov	r0, r6
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8002b3a:	f023 0303 	bic.w	r3, r3, #3
 8002b3e:	f8c7 3e00 	str.w	r3, [r7, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8002b42:	f7fe fb45 	bl	80011d0 <_usb_wakeup>
    _usb_isr_invoke_sof_cb(usbp);
 8002b46:	6874      	ldr	r4, [r6, #4]
 8002b48:	e67a      	b.n	8002840 <Vector1D4+0x50>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 8002b4a:	1c98      	adds	r0, r3, #2
 8002b4c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f8d3 c018 	ldr.w	ip, [r3, #24]
 8002b56:	e9dc 4300 	ldrd	r4, r3, [ip]
 8002b5a:	eba4 0e03 	sub.w	lr, r4, r3
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 8002b5e:	f8dc 4008 	ldr.w	r4, [ip, #8]
  while (i < n) {
 8002b62:	b1d2      	cbz	r2, 8002b9a <Vector1D4+0x3aa>
      w = *fifop;
 8002b64:	f501 5c80 	add.w	ip, r1, #4096	; 0x1000
  size_t i = 0;
 8002b68:	2300      	movs	r3, #0
    if ((i & 3) == 0) {
 8002b6a:	f013 0f03 	tst.w	r3, #3
      *buf++ = (uint8_t)w;
 8002b6e:	4621      	mov	r1, r4
    if ((i & 3) == 0) {
 8002b70:	d101      	bne.n	8002b76 <Vector1D4+0x386>
      w = *fifop;
 8002b72:	f8dc 8000 	ldr.w	r8, [ip]
    if (i < max) {
 8002b76:	459e      	cmp	lr, r3
    i++;
 8002b78:	f103 0301 	add.w	r3, r3, #1
    if (i < max) {
 8002b7c:	d904      	bls.n	8002b88 <Vector1D4+0x398>
      *buf++ = (uint8_t)w;
 8002b7e:	f801 8b01 	strb.w	r8, [r1], #1
      w >>= 8;
 8002b82:	ea4f 2818 	mov.w	r8, r8, lsr #8
      *buf++ = (uint8_t)w;
 8002b86:	460c      	mov	r4, r1
  while (i < n) {
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d1ee      	bne.n	8002b6a <Vector1D4+0x37a>
      usbp->epc[ep]->out_state->rxbuf += n;
 8002b8c:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f8d3 c018 	ldr.w	ip, [r3, #24]
      usbp->epc[ep]->out_state->rxcnt += n;
 8002b96:	e9dc 3401 	ldrd	r3, r4, [ip, #4]
    if (n < max) {
 8002b9a:	4572      	cmp	r2, lr
 8002b9c:	d204      	bcs.n	8002ba8 <Vector1D4+0x3b8>
      usbp->epc[ep]->out_state->rxbuf += n;
 8002b9e:	4414      	add	r4, r2
      usbp->epc[ep]->out_state->rxcnt += n;
 8002ba0:	441a      	add	r2, r3
 8002ba2:	e9cc 2401 	strd	r2, r4, [ip, #4]
 8002ba6:	e695      	b.n	80028d4 <Vector1D4+0xe4>
      usbp->epc[ep]->out_state->rxbuf += max;
 8002ba8:	4474      	add	r4, lr
      usbp->epc[ep]->out_state->rxcnt += max;
 8002baa:	4473      	add	r3, lr
 8002bac:	e9cc 3401 	strd	r3, r4, [ip, #4]
 8002bb0:	e690      	b.n	80028d4 <Vector1D4+0xe4>
    _usb_reset(usbp);
 8002bb2:	4805      	ldr	r0, [pc, #20]	; (8002bc8 <Vector1D4+0x3d8>)
 8002bb4:	f7fe fad4 	bl	8001160 <_usb_reset>
  OSAL_IRQ_EPILOGUE();
 8002bb8:	4804      	ldr	r0, [pc, #16]	; (8002bcc <Vector1D4+0x3dc>)
 8002bba:	f001 f9f9 	bl	8003fb0 <__trace_isr_leave>
}
 8002bbe:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSAL_IRQ_EPILOGUE();
 8002bc2:	f001 bf05 	b.w	80049d0 <__port_irq_epilogue>
 8002bc6:	bf00      	nop
 8002bc8:	24000100 	.word	0x24000100
 8002bcc:	08004efc 	.word	0x08004efc

08002bd0 <usb_lld_stall_out>:
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 8002bd0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002bd4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002bd8:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002bdc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002be0:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
	...

08002bf0 <usb_lld_stall_in>:
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 8002bf0:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002bf4:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002bf8:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002bfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c00:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
	...

08002c10 <usb_lld_clear_out>:
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 8002c10:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002c14:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002c18:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 8002c1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c20:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
}
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
	...

08002c30 <usb_lld_clear_in>:
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 8002c30:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
 8002c34:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 8002c38:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 8002c3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002c40:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
	...

08002c50 <sdc_lld_collect_errors>:
 * @notapi
 */
static void sdc_lld_collect_errors(SDCDriver *sdcp, uint32_t sta) {
  uint32_t errors = SDC_NO_ERROR;

  if (sta & SDMMC_STA_CCRCFAIL)
 8002c50:	f001 0301 	and.w	r3, r1, #1
    errors |= SDC_CMD_CRC_ERROR;
  if (sta & SDMMC_STA_DCRCFAIL)
 8002c54:	078a      	lsls	r2, r1, #30
    errors |= SDC_DATA_CRC_ERROR;
 8002c56:	bf48      	it	mi
 8002c58:	f043 0302 	orrmi.w	r3, r3, #2
  if (sta & SDMMC_STA_CTIMEOUT)
 8002c5c:	074a      	lsls	r2, r1, #29
    errors |= SDC_COMMAND_TIMEOUT;
 8002c5e:	bf48      	it	mi
 8002c60:	f043 0308 	orrmi.w	r3, r3, #8
  if (sta & SDMMC_STA_DTIMEOUT)
 8002c64:	070a      	lsls	r2, r1, #28
    errors |= SDC_DATA_TIMEOUT;
 8002c66:	bf48      	it	mi
 8002c68:	f043 0304 	orrmi.w	r3, r3, #4
  if (sta & SDMMC_STA_TXUNDERR)
 8002c6c:	06ca      	lsls	r2, r1, #27
    errors |= SDC_TX_UNDERRUN;
 8002c6e:	bf48      	it	mi
 8002c70:	f043 0310 	orrmi.w	r3, r3, #16
  if (sta & SDMMC_STA_RXOVERR)
 8002c74:	068a      	lsls	r2, r1, #26
    errors |= SDC_RX_OVERRUN;
/*  if (sta & SDMMC_STA_STBITERR)
    errors |= SDC_STARTBIT_ERROR;*/

  sdcp->errors |= errors;
 8002c76:	6b42      	ldr	r2, [r0, #52]	; 0x34
    errors |= SDC_RX_OVERRUN;
 8002c78:	bf48      	it	mi
 8002c7a:	f043 0320 	orrmi.w	r3, r3, #32
  sdcp->errors |= errors;
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	6342      	str	r2, [r0, #52]	; 0x34
}
 8002c82:	4770      	bx	lr
	...

08002c90 <sdc_lld_wait_transaction_end>:
                                         uint32_t *resp) {
 8002c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c92:	2330      	movs	r3, #48	; 0x30
 8002c94:	4605      	mov	r5, r0
 8002c96:	460f      	mov	r7, r1
 8002c98:	4616      	mov	r6, r2
 8002c9a:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 8002c9e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ca2:	b9a3      	cbnz	r3, 8002cce <sdc_lld_wait_transaction_end+0x3e>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 8002ca8:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 8002caa:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 8002cac:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002cae:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8002cb2:	d008      	beq.n	8002cc6 <sdc_lld_wait_transaction_end+0x36>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8002cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cb8:	63a2      	str	r2, [r4, #56]	; 0x38
 8002cba:	f383 8811 	msr	BASEPRI, r3
  if (n > 1U) {
 8002cbe:	2f01      	cmp	r7, #1
 8002cc0:	d80c      	bhi.n	8002cdc <sdc_lld_wait_transaction_end+0x4c>
  return HAL_SUCCESS;
 8002cc2:	4618      	mov	r0, r3
}
 8002cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cc6:	f380 8811 	msr	BASEPRI, r0
    return HAL_FAILED;
 8002cca:	2001      	movs	r0, #1
}
 8002ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8002cce:	f04f 31ff 	mov.w	r1, #4294967295
 8002cd2:	3040      	adds	r0, #64	; 0x40
 8002cd4:	f001 fce4 	bl	80046a0 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002cd8:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002cda:	e7e3      	b.n	8002ca4 <sdc_lld_wait_transaction_end+0x14>
 */
bool sdc_lld_send_cmd_short_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                                uint32_t *resp) {
  uint32_t sta;

  sdcp->sdmmc->ARG = arg;
 8002cdc:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002cde:	f241 110c 	movw	r1, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 8002ce2:	6093      	str	r3, [r2, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002ce4:	60d1      	str	r1, [r2, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002ce6:	6b51      	ldr	r1, [r2, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002ce8:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002cec:	d0fb      	beq.n	8002ce6 <sdc_lld_wait_transaction_end+0x56>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002cee:	6393      	str	r3, [r2, #56]	; 0x38
                            SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002cf0:	f011 0305 	ands.w	r3, r1, #5
 8002cf4:	d103      	bne.n	8002cfe <sdc_lld_wait_transaction_end+0x6e>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  *resp = sdcp->sdmmc->RESP1;
 8002cf6:	6952      	ldr	r2, [r2, #20]
  return HAL_SUCCESS;
 8002cf8:	4618      	mov	r0, r3
  *resp = sdcp->sdmmc->RESP1;
 8002cfa:	6032      	str	r2, [r6, #0]
}
 8002cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002cfe:	4628      	mov	r0, r5
 8002d00:	f7ff ffa6 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002d04:	2001      	movs	r0, #1
}
 8002d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d10 <sdc_lld_init>:
void sdc_lld_init(void) {
 8002d10:	b510      	push	{r4, lr}
  sdcObjectInit(&SDCD1);
 8002d12:	4c07      	ldr	r4, [pc, #28]	; (8002d30 <sdc_lld_init+0x20>)
 8002d14:	4620      	mov	r0, r4
 8002d16:	f7fe f963 	bl	8000fe0 <sdcObjectInit>
  SDCD1.sdmmc   = SDMMC1;
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <sdc_lld_init+0x24>)
  SDCD1.thread  = NULL;
 8002d1c:	2000      	movs	r0, #0
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 8002d1e:	4906      	ldr	r1, [pc, #24]	; (8002d38 <sdc_lld_init+0x28>)
  SDCD1.buf     = __nocache_sd1_buf;
 8002d20:	4a06      	ldr	r2, [pc, #24]	; (8002d3c <sdc_lld_init+0x2c>)
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 8002d22:	64a1      	str	r1, [r4, #72]	; 0x48
  SDCD1.buf     = __nocache_sd1_buf;
 8002d24:	63e2      	str	r2, [r4, #60]	; 0x3c
  SDCD1.sdmmc   = SDMMC1;
 8002d26:	e9c4 0310 	strd	r0, r3, [r4, #64]	; 0x40
  SDCD1.resp    = __nocache_sd1_wbuf;
 8002d2a:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <sdc_lld_init+0x30>)
 8002d2c:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8002d2e:	bd10      	pop	{r4, pc}
 8002d30:	240001b4 	.word	0x240001b4
 8002d34:	52007000 	.word	0x52007000
 8002d38:	04c4b400 	.word	0x04c4b400
 8002d3c:	30040000 	.word	0x30040000
 8002d40:	30040200 	.word	0x30040200
	...

08002d50 <sdc_lld_start_clk>:
  if (f >= sdcp->clkfreq) {
 8002d50:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <sdc_lld_start_clk+0x38>)
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 8002d52:	e9d0 2111 	ldrd	r2, r1, [r0, #68]	; 0x44
void sdc_lld_start_clk(SDCDriver *sdcp) {
 8002d56:	b410      	push	{r4}
  if (f >= sdcp->clkfreq) {
 8002d58:	4299      	cmp	r1, r3
 8002d5a:	d912      	bls.n	8002d82 <sdc_lld_start_clk+0x32>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002d5c:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <sdc_lld_start_clk+0x3c>)
 8002d5e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002d60:	440b      	add	r3, r1
 8002d62:	480b      	ldr	r0, [pc, #44]	; (8002d90 <sdc_lld_start_clk+0x40>)
 8002d64:	6861      	ldr	r1, [r4, #4]
 8002d66:	0a1b      	lsrs	r3, r3, #8
 8002d68:	fba0 0303 	umull	r0, r3, r0, r3
 8002d6c:	eb01 1313 	add.w	r3, r1, r3, lsr #4
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 8002d70:	6053      	str	r3, [r2, #4]
  chThdSleep(delay);
 8002d72:	2064      	movs	r0, #100	; 0x64
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8002d74:	6813      	ldr	r3, [r2, #0]
}
 8002d76:	bc10      	pop	{r4}
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8002d78:	f043 0303 	orr.w	r3, r3, #3
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	f001 bc7f 	b.w	8004680 <chThdSleep>
    return sdcp->config->slowdown;
 8002d82:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	e7f3      	b.n	8002d70 <sdc_lld_start_clk+0x20>
 8002d88:	00061a80 	.word	0x00061a80
 8002d8c:	000c34ff 	.word	0x000c34ff
 8002d90:	014f8b59 	.word	0x014f8b59
	...

08002da0 <sdc_lld_set_data_clk>:
  if (SDC_CLK_50MHz == clk) {
 8002da0:	2901      	cmp	r1, #1
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002da2:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <sdc_lld_set_data_clk+0x5c>)
  if (f >= sdcp->clkfreq) {
 8002da4:	6c81      	ldr	r1, [r0, #72]	; 0x48
void sdc_lld_set_data_clk(SDCDriver *sdcp, sdcbusclk_t clk) {
 8002da6:	b430      	push	{r4, r5}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002da8:	6c44      	ldr	r4, [r0, #68]	; 0x44
  if (SDC_CLK_50MHz == clk) {
 8002daa:	d017      	beq.n	8002ddc <sdc_lld_set_data_clk+0x3c>
  if (f >= sdcp->clkfreq) {
 8002dac:	4a14      	ldr	r2, [pc, #80]	; (8002e00 <sdc_lld_set_data_clk+0x60>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002dae:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8002db0:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002db2:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8002db6:	d90e      	bls.n	8002dd6 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002db8:	4a12      	ldr	r2, [pc, #72]	; (8002e04 <sdc_lld_set_data_clk+0x64>)
 8002dba:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 8002dbc:	440a      	add	r2, r1
 8002dbe:	4812      	ldr	r0, [pc, #72]	; (8002e08 <sdc_lld_set_data_clk+0x68>)
 8002dc0:	6869      	ldr	r1, [r5, #4]
 8002dc2:	fba0 0202 	umull	r0, r2, r0, r2
 8002dc6:	eb01 6212 	add.w	r2, r1, r2, lsr #24
                                                 SDMMC_CLKCR_CLKDIV_Msk)) |
 8002dca:	4313      	orrs	r3, r2
                         sdc_lld_clkdiv(sdcp, 25000000U) | SDMMC_CLKCR_PWRSAV;
 8002dcc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002dd0:	6063      	str	r3, [r4, #4]
}
 8002dd2:	bc30      	pop	{r4, r5}
 8002dd4:	4770      	bx	lr
    return sdcp->config->slowdown;
 8002dd6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002dd8:	6852      	ldr	r2, [r2, #4]
 8002dda:	e7f6      	b.n	8002dca <sdc_lld_set_data_clk+0x2a>
  if (f >= sdcp->clkfreq) {
 8002ddc:	4a0b      	ldr	r2, [pc, #44]	; (8002e0c <sdc_lld_set_data_clk+0x6c>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002dde:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 8002de0:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002de2:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 8002de6:	d9f6      	bls.n	8002dd6 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002de8:	4a09      	ldr	r2, [pc, #36]	; (8002e10 <sdc_lld_set_data_clk+0x70>)
 8002dea:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 8002dec:	440a      	add	r2, r1
 8002dee:	4806      	ldr	r0, [pc, #24]	; (8002e08 <sdc_lld_set_data_clk+0x68>)
 8002df0:	6869      	ldr	r1, [r5, #4]
 8002df2:	fba0 0202 	umull	r0, r2, r0, r2
 8002df6:	eb01 6252 	add.w	r2, r1, r2, lsr #25
 8002dfa:	e7e6      	b.n	8002dca <sdc_lld_set_data_clk+0x2a>
 8002dfc:	ffffec00 	.word	0xffffec00
 8002e00:	017d7840 	.word	0x017d7840
 8002e04:	02faf07f 	.word	0x02faf07f
 8002e08:	55e63b89 	.word	0x55e63b89
 8002e0c:	02faf080 	.word	0x02faf080
 8002e10:	05f5e0ff 	.word	0x05f5e0ff
	...

08002e20 <sdc_lld_stop_clk>:
  sdcp->sdmmc->CLKCR = 0U;
 8002e20:	2200      	movs	r2, #0
 8002e22:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002e24:	605a      	str	r2, [r3, #4]
  sdcp->sdmmc->POWER = 0U;
 8002e26:	601a      	str	r2, [r3, #0]
}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	0000      	movs	r0, r0
	...

08002e30 <sdc_lld_set_bus_mode>:
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8002e30:	6c42      	ldr	r2, [r0, #68]	; 0x44
  switch (mode) {
 8002e32:	2901      	cmp	r1, #1
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8002e34:	6853      	ldr	r3, [r2, #4]
 8002e36:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  switch (mode) {
 8002e3a:	d007      	beq.n	8002e4c <sdc_lld_set_bus_mode+0x1c>
 8002e3c:	2902      	cmp	r1, #2
 8002e3e:	d001      	beq.n	8002e44 <sdc_lld_set_bus_mode+0x14>
 8002e40:	b111      	cbz	r1, 8002e48 <sdc_lld_set_bus_mode+0x18>
}
 8002e42:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_1;
 8002e44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e48:	6053      	str	r3, [r2, #4]
}
 8002e4a:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_0;
 8002e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e50:	6053      	str	r3, [r2, #4]
    break;
 8002e52:	4770      	bx	lr
	...

08002e60 <sdc_lld_send_cmd_none>:
  sdcp->sdmmc->ARG = arg;
 8002e60:	6c40      	ldr	r0, [r0, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8002e62:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
  sdcp->sdmmc->ARG = arg;
 8002e66:	6082      	str	r2, [r0, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8002e68:	60c1      	str	r1, [r0, #12]
  while ((sdcp->sdmmc->STA & SDMMC_STA_CMDSENT) == 0U) {
 8002e6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	d5fc      	bpl.n	8002e6a <sdc_lld_send_cmd_none+0xa>
  sdcp->sdmmc->ICR = SDMMC_ICR_CMDSENTC;
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	6383      	str	r3, [r0, #56]	; 0x38
}
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
	...

08002e80 <sdc_lld_send_cmd_short>:
                            uint32_t *resp) {
 8002e80:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002e82:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8002e86:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002e88:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002e8a:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002e8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002e8e:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002e92:	d0fb      	beq.n	8002e8c <sdc_lld_send_cmd_short+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002e94:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT)) != 0U) {
 8002e96:	f011 0204 	ands.w	r2, r1, #4
 8002e9a:	d103      	bne.n	8002ea4 <sdc_lld_send_cmd_short+0x24>
  *resp = sdcp->sdmmc->RESP1;
 8002e9c:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 8002e9e:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8002ea0:	6019      	str	r1, [r3, #0]
}
 8002ea2:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002ea4:	f7ff fed4 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002ea8:	2001      	movs	r0, #1
}
 8002eaa:	bd10      	pop	{r4, pc}
 8002eac:	0000      	movs	r0, r0
	...

08002eb0 <sdc_lld_send_cmd_short_crc>:
                                uint32_t *resp) {
 8002eb0:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002eb2:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8002eb6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002eb8:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002eba:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002ebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002ebe:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002ec2:	d0fb      	beq.n	8002ebc <sdc_lld_send_cmd_short_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002ec4:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002ec6:	f011 0205 	ands.w	r2, r1, #5
 8002eca:	d103      	bne.n	8002ed4 <sdc_lld_send_cmd_short_crc+0x24>
  *resp = sdcp->sdmmc->RESP1;
 8002ecc:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 8002ece:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8002ed0:	6019      	str	r1, [r3, #0]
}
 8002ed2:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002ed4:	f7ff febc 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002ed8:	2001      	movs	r0, #1
}
 8002eda:	bd10      	pop	{r4, pc}
 8002edc:	0000      	movs	r0, r0
	...

08002ee0 <sdc_lld_send_cmd_long_crc>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_send_cmd_long_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                               uint32_t *resp) {
 8002ee0:	b510      	push	{r4, lr}
  uint32_t sta;

  (void)sdcp;

  sdcp->sdmmc->ARG = arg;
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 8002ee2:	f441 5198 	orr.w	r1, r1, #4864	; 0x1300
  sdcp->sdmmc->ARG = arg;
 8002ee6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002ee8:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 8002eea:	60e1      	str	r1, [r4, #12]
                                    SDMMC_CMD_CPSMEN;
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002eec:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002eee:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 8002ef2:	d0fb      	beq.n	8002eec <sdc_lld_send_cmd_long_crc+0xc>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002ef4:	63a2      	str	r2, [r4, #56]	; 0x38
                           SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_ERROR_MASK)) != 0U) {
 8002ef6:	f011 023f 	ands.w	r2, r1, #63	; 0x3f
 8002efa:	d109      	bne.n	8002f10 <sdc_lld_send_cmd_long_crc+0x30>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  /* Save bytes in reverse order because MSB in response comes first.*/
  *resp++ = sdcp->sdmmc->RESP4;
 8002efc:	6a21      	ldr	r1, [r4, #32]
  *resp++ = sdcp->sdmmc->RESP3;
  *resp++ = sdcp->sdmmc->RESP2;
  *resp   = sdcp->sdmmc->RESP1;
  return HAL_SUCCESS;
 8002efe:	4610      	mov	r0, r2
  *resp++ = sdcp->sdmmc->RESP4;
 8002f00:	6019      	str	r1, [r3, #0]
  *resp++ = sdcp->sdmmc->RESP3;
 8002f02:	69e2      	ldr	r2, [r4, #28]
 8002f04:	605a      	str	r2, [r3, #4]
  *resp++ = sdcp->sdmmc->RESP2;
 8002f06:	69a2      	ldr	r2, [r4, #24]
 8002f08:	609a      	str	r2, [r3, #8]
  *resp   = sdcp->sdmmc->RESP1;
 8002f0a:	6962      	ldr	r2, [r4, #20]
 8002f0c:	60da      	str	r2, [r3, #12]
}
 8002f0e:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002f10:	f7ff fe9e 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002f14:	2001      	movs	r0, #1
}
 8002f16:	bd10      	pop	{r4, pc}
	...

08002f20 <sdc_lld_read_special>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_special(SDCDriver *sdcp, uint8_t *buf, size_t bytes,
                          uint8_t cmd, uint32_t arg) {
 8002f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f24:	4616      	mov	r6, r2
 8002f26:	4698      	mov	r8, r3
 8002f28:	460f      	mov	r7, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002f2a:	4937      	ldr	r1, [pc, #220]	; (8003008 <sdc_lld_read_special+0xe8>)
                          uint8_t cmd, uint32_t arg) {
 8002f2c:	4605      	mov	r5, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002f2e:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 8002f32:	6853      	ldr	r3, [r2, #4]
 8002f34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f38:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fbb4 f4f3 	udiv	r4, r4, r3
 8002f40:	fba1 1404 	umull	r1, r4, r1, r4
 8002f44:	f242 7310 	movw	r3, #10000	; 0x2710
 8002f48:	09a4      	lsrs	r4, r4, #6
 8002f4a:	fb03 f404 	mul.w	r4, r3, r4
  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 8002f4e:	6254      	str	r4, [r2, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8002f50:	f7fe f816 	bl	8000f80 <_sdc_wait_for_transfer_state>
 8002f54:	2800      	cmp	r0, #0
 8002f56:	d12e      	bne.n	8002fb6 <sdc_lld_read_special+0x96>
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002f58:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002f5a:	2201      	movs	r2, #1
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002f5c:	f448 5388 	orr.w	r3, r8, #4352	; 0x1100
 8002f60:	4681      	mov	r9, r0
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002f62:	65a7      	str	r7, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002f64:	6522      	str	r2, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002f66:	f04f 32ff 	mov.w	r2, #4294967295

  if (sdc_lld_prepare_read_bytes(sdcp, buf, bytes))
    goto error;

  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 8002f6a:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002f6c:	63a2      	str	r2, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8002f6e:	f44f 7295 	mov.w	r2, #298	; 0x12a
 8002f72:	63e2      	str	r2, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002f74:	f242 0207 	movw	r2, #8199	; 0x2007
  sdcp->sdmmc->DLEN  = bytes;
 8002f78:	62a6      	str	r6, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002f7a:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdcp->sdmmc->ARG = arg;
 8002f7c:	9a08      	ldr	r2, [sp, #32]
 8002f7e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002f80:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002f82:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002f84:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002f88:	d0fb      	beq.n	8002f82 <sdc_lld_read_special+0x62>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002f8a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002f8e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002f90:	d129      	bne.n	8002fe6 <sdc_lld_read_special+0xc6>
  *resp = sdcp->sdmmc->RESP1;
 8002f92:	6962      	ldr	r2, [r4, #20]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002f94:	4b1d      	ldr	r3, [pc, #116]	; (800300c <sdc_lld_read_special+0xec>)
  *resp = sdcp->sdmmc->RESP1;
 8002f96:	6002      	str	r2, [r0, #0]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002f98:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 8002f9a:	b173      	cbz	r3, 8002fba <sdc_lld_read_special+0x9a>
  sta                   = sdcp->sdmmc->STA;
 8002f9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8002f9e:	2300      	movs	r3, #0

  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, 1, sdcp->resp);
  return HAL_FAILED;
 8002fa0:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 8002fa4:	4628      	mov	r0, r5
  sdcp->sdmmc->ICR      = sta;
 8002fa6:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002fa8:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002faa:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002fac:	f7ff fe50 	bl	8002c50 <sdc_lld_collect_errors>
}
 8002fb0:	4648      	mov	r0, r9
 8002fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002fb6:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002fb8:	e7f0      	b.n	8002f9c <sdc_lld_read_special+0x7c>
 8002fba:	2330      	movs	r3, #48	; 0x30
 8002fbc:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 8002fc0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002fc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fc4:	b9ba      	cbnz	r2, 8002ff6 <sdc_lld_read_special+0xd6>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	651a      	str	r2, [r3, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 8002fca:	63da      	str	r2, [r3, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 8002fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 8002fce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fd0:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 8002fd4:	d00b      	beq.n	8002fee <sdc_lld_read_special+0xce>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8002fd6:	f04f 31ff 	mov.w	r1, #4294967295
 8002fda:	6399      	str	r1, [r3, #56]	; 0x38
 8002fdc:	f382 8811 	msr	BASEPRI, r2
}
 8002fe0:	4648      	mov	r0, r9
 8002fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f7ff fe32 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002fec:	e7d6      	b.n	8002f9c <sdc_lld_read_special+0x7c>
 8002fee:	f381 8811 	msr	BASEPRI, r1
  sta                   = sdcp->sdmmc->STA;
 8002ff2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002ff4:	e7d2      	b.n	8002f9c <sdc_lld_read_special+0x7c>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8002ff6:	f04f 31ff 	mov.w	r1, #4294967295
 8002ffa:	f105 0040 	add.w	r0, r5, #64	; 0x40
 8002ffe:	f001 fb4f 	bl	80046a0 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 8003002:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003004:	e7df      	b.n	8002fc6 <sdc_lld_read_special+0xa6>
 8003006:	bf00      	nop
 8003008:	10624dd3 	.word	0x10624dd3
 800300c:	fdffe008 	.word	0xfdffe008

08003010 <sdc_lld_read_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
                          uint8_t *buf, uint32_t blocks) {
 8003010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003014:	4616      	mov	r6, r2
 8003016:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003018:	f8df c160 	ldr.w	ip, [pc, #352]	; 800317c <sdc_lld_read_aligned+0x16c>
                          uint8_t *buf, uint32_t blocks) {
 800301c:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 800301e:	f242 7110 	movw	r1, #10000	; 0x2710
                          uint8_t *buf, uint32_t blocks) {
 8003022:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003024:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 8003028:	6853      	ldr	r3, [r2, #4]
 800302a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800302e:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	fbb4 f4f3 	udiv	r4, r4, r3
 8003036:	fbac c404 	umull	ip, r4, ip, r4
 800303a:	09a4      	lsrs	r4, r4, #6
 800303c:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 8003040:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for reading.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 8003042:	f7fd ff9d 	bl	8000f80 <_sdc_wait_for_transfer_state>
 8003046:	4681      	mov	r9, r0
 8003048:	b110      	cbz	r0, 8003050 <sdc_lld_read_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 800304a:	4648      	mov	r0, r9
 800304c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003050:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8003052:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8003054:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8003056:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8003058:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_read(sdcp, startblk, blocks, sdcp->resp) == true)
 800305c:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800305e:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8003060:	f44f 7395 	mov.w	r3, #298	; 0x12a
 8003064:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8003066:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800306a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 800306c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306e:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 8003070:	bf58      	it	pl
 8003072:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8003074:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8003078:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 800307a:	d924      	bls.n	80030c6 <sdc_lld_read_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800307c:	f241 1312 	movw	r3, #4370	; 0x1112
 8003080:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003082:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003084:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003088:	d0fb      	beq.n	8003082 <sdc_lld_read_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800308a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800308e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003090:	d13f      	bne.n	8003112 <sdc_lld_read_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 8003092:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003094:	4d3a      	ldr	r5, [pc, #232]	; (8003180 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8003096:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003098:	401d      	ands	r5, r3
 800309a:	2d00      	cmp	r5, #0
 800309c:	d13c      	bne.n	8003118 <sdc_lld_read_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800309e:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80030a2:	4632      	mov	r2, r6
 80030a4:	4641      	mov	r1, r8
 80030a6:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 80030a8:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80030aa:	f7ff fdf1 	bl	8002c90 <sdc_lld_wait_transaction_end>
 80030ae:	2800      	cmp	r0, #0
 80030b0:	d0cb      	beq.n	800304a <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80030b2:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80030b4:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 80030b6:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 80030b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80030ba:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80030bc:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80030be:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80030c0:	f7ff fdc6 	bl	8002c50 <sdc_lld_collect_errors>
  if (n > 1U) {
 80030c4:	e030      	b.n	8003128 <sdc_lld_read_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80030c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80030ca:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80030cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80030ce:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80030d2:	d0fb      	beq.n	80030cc <sdc_lld_read_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80030d4:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80030d8:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80030da:	d139      	bne.n	8003150 <sdc_lld_read_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 80030dc:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80030de:	4d28      	ldr	r5, [pc, #160]	; (8003180 <sdc_lld_read_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 80030e0:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80030e2:	401d      	ands	r5, r3
 80030e4:	2d00      	cmp	r5, #0
 80030e6:	d136      	bne.n	8003156 <sdc_lld_read_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 80030e8:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80030ec:	4632      	mov	r2, r6
 80030ee:	4641      	mov	r1, r8
 80030f0:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 80030f2:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80030f4:	f7ff fdcc 	bl	8002c90 <sdc_lld_wait_transaction_end>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2800      	cmp	r0, #0
 80030fc:	d0a5      	beq.n	800304a <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80030fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003100:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003102:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8003104:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8003106:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003108:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800310a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800310c:	f7ff fda0 	bl	8002c50 <sdc_lld_collect_errors>
  if (n > 1U) {
 8003110:	e79b      	b.n	800304a <sdc_lld_read_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 8003112:	4638      	mov	r0, r7
 8003114:	f7ff fd9c 	bl	8002c50 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8003118:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800311a:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 800311c:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 800311e:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003120:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8003122:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003124:	f7ff fd94 	bl	8002c50 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 8003128:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800312a:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 800312e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003130:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003132:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003134:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003138:	d0fb      	beq.n	8003132 <sdc_lld_read_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800313a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800313e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003140:	d116      	bne.n	8003170 <sdc_lld_read_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 8003142:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 8003144:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 8003148:	6033      	str	r3, [r6, #0]
}
 800314a:	4648      	mov	r0, r9
 800314c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003150:	4638      	mov	r0, r7
 8003152:	f7ff fd7d 	bl	8002c50 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8003156:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8003158:	2300      	movs	r3, #0
  return HAL_FAILED;
 800315a:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 800315e:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8003160:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003162:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8003164:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003166:	f7ff fd73 	bl	8002c50 <sdc_lld_collect_errors>
}
 800316a:	4648      	mov	r0, r9
 800316c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8003170:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003172:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8003176:	f7ff fd6b 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 800317a:	e766      	b.n	800304a <sdc_lld_read_aligned+0x3a>
 800317c:	10624dd3 	.word	0x10624dd3
 8003180:	fdffe008 	.word	0xfdffe008
	...

08003190 <sdc_lld_write_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
                           const uint8_t *buf, uint32_t blocks) {
 8003190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003194:	4616      	mov	r6, r2
 8003196:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8003198:	f8df c160 	ldr.w	ip, [pc, #352]	; 80032fc <sdc_lld_write_aligned+0x16c>
                           const uint8_t *buf, uint32_t blocks) {
 800319c:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 800319e:	f242 7110 	movw	r1, #10000	; 0x2710
                           const uint8_t *buf, uint32_t blocks) {
 80031a2:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80031a4:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80031a8:	6853      	ldr	r3, [r2, #4]
 80031aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031ae:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fbb4 f4f3 	udiv	r4, r4, r3
 80031b6:	fbac c404 	umull	ip, r4, ip, r4
 80031ba:	09a4      	lsrs	r4, r4, #6
 80031bc:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_WRITE_TIMEOUT);
 80031c0:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for writing.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 80031c2:	f7fd fedd 	bl	8000f80 <_sdc_wait_for_transfer_state>
 80031c6:	4681      	mov	r9, r0
 80031c8:	b110      	cbz	r0, 80031d0 <sdc_lld_write_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 80031ca:	4648      	mov	r0, r9
 80031cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80031d0:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80031d2:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 80031d4:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 80031d6:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80031d8:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_write(sdcp, startblk, blocks, sdcp->resp) == true)
 80031dc:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 80031de:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 80031e0:	f44f 738d 	mov.w	r3, #282	; 0x11a
 80031e4:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 80031e6:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80031ea:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 80031ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ee:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 80031f0:	bf58      	it	pl
 80031f2:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 80031f4:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 80031f8:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 80031fa:	d924      	bls.n	8003246 <sdc_lld_write_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80031fc:	f241 1319 	movw	r3, #4377	; 0x1119
 8003200:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003202:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8003204:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003208:	d0fb      	beq.n	8003202 <sdc_lld_write_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800320a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800320e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003210:	d13f      	bne.n	8003292 <sdc_lld_write_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 8003212:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003214:	4d3a      	ldr	r5, [pc, #232]	; (8003300 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8003216:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003218:	401d      	ands	r5, r3
 800321a:	2d00      	cmp	r5, #0
 800321c:	d13c      	bne.n	8003298 <sdc_lld_write_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 800321e:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003222:	4632      	mov	r2, r6
 8003224:	4641      	mov	r1, r8
 8003226:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8003228:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800322a:	f7ff fd31 	bl	8002c90 <sdc_lld_wait_transaction_end>
 800322e:	2800      	cmp	r0, #0
 8003230:	d0cb      	beq.n	80031ca <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 8003232:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003234:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 8003236:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 8003238:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 800323a:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 800323c:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800323e:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8003240:	f7ff fd06 	bl	8002c50 <sdc_lld_collect_errors>
  if (n > 1U) {
 8003244:	e030      	b.n	80032a8 <sdc_lld_write_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8003246:	f241 1318 	movw	r3, #4376	; 0x1118
 800324a:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800324c:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800324e:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8003252:	d0fb      	beq.n	800324c <sdc_lld_write_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8003254:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8003258:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800325a:	d139      	bne.n	80032d0 <sdc_lld_write_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 800325c:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 800325e:	4d28      	ldr	r5, [pc, #160]	; (8003300 <sdc_lld_write_aligned+0x170>)
  *resp = sdcp->sdmmc->RESP1;
 8003260:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8003262:	401d      	ands	r5, r3
 8003264:	2d00      	cmp	r5, #0
 8003266:	d136      	bne.n	80032d6 <sdc_lld_write_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8003268:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800326c:	4632      	mov	r2, r6
 800326e:	4641      	mov	r1, r8
 8003270:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8003272:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8003274:	f7ff fd0c 	bl	8002c90 <sdc_lld_wait_transaction_end>
 8003278:	4603      	mov	r3, r0
 800327a:	2800      	cmp	r0, #0
 800327c:	d0a5      	beq.n	80031ca <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800327e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8003280:	4638      	mov	r0, r7
  return HAL_FAILED;
 8003282:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8003284:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8003286:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8003288:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800328a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800328c:	f7ff fce0 	bl	8002c50 <sdc_lld_collect_errors>
  if (n > 1U) {
 8003290:	e79b      	b.n	80031ca <sdc_lld_write_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 8003292:	4638      	mov	r0, r7
 8003294:	f7ff fcdc 	bl	8002c50 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8003298:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800329a:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 800329c:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 800329e:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80032a0:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80032a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80032a4:	f7ff fcd4 	bl	8002c50 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80032a8:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80032aa:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80032ae:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80032b0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80032b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80032b4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80032b8:	d0fb      	beq.n	80032b2 <sdc_lld_write_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80032ba:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80032be:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80032c0:	d116      	bne.n	80032f0 <sdc_lld_write_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 80032c2:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 80032c4:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 80032c8:	6033      	str	r3, [r6, #0]
}
 80032ca:	4648      	mov	r0, r9
 80032cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80032d0:	4638      	mov	r0, r7
 80032d2:	f7ff fcbd 	bl	8002c50 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80032d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80032d8:	2300      	movs	r3, #0
  return HAL_FAILED;
 80032da:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 80032de:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 80032e0:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80032e2:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80032e4:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80032e6:	f7ff fcb3 	bl	8002c50 <sdc_lld_collect_errors>
}
 80032ea:	4648      	mov	r0, r9
 80032ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80032f0:	4638      	mov	r0, r7
  return HAL_FAILED;
 80032f2:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 80032f6:	f7ff fcab 	bl	8002c50 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80032fa:	e766      	b.n	80031ca <sdc_lld_write_aligned+0x3a>
 80032fc:	10624dd3 	.word	0x10624dd3
 8003300:	fdffe008 	.word	0xfdffe008
	...

08003310 <sdc_lld_read>:
 */
bool sdc_lld_read(SDCDriver *sdcp, uint32_t startblk,
                  uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 8003310:	f012 0f03 	tst.w	r2, #3
 8003314:	d022      	beq.n	800335c <sdc_lld_read+0x4c>
                  uint8_t *buf, uint32_t blocks) {
 8003316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800331a:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 800331c:	b1d3      	cbz	r3, 8003354 <sdc_lld_read+0x44>
 800331e:	4606      	mov	r6, r0
 8003320:	4615      	mov	r5, r2
 8003322:	460c      	mov	r4, r1
 8003324:	440f      	add	r7, r1
 8003326:	e004      	b.n	8003332 <sdc_lld_read+0x22>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
        return HAL_FAILED;
      }
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8003328:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 800332a:	f7fd f85f 	bl	80003ec <memcpy>
    for (i = 0U; i < blocks; i++) {
 800332e:	42a7      	cmp	r7, r4
 8003330:	d010      	beq.n	8003354 <sdc_lld_read+0x44>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 8003332:	4621      	mov	r1, r4
 8003334:	2301      	movs	r3, #1
 8003336:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8003338:	4630      	mov	r0, r6
 800333a:	f7ff fe69 	bl	8003010 <sdc_lld_read_aligned>
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 800333e:	f44f 7200 	mov.w	r2, #512	; 0x200
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 8003342:	4603      	mov	r3, r0
      buf += MMCSD_BLOCK_SIZE;
      startblk++;
 8003344:	3401      	adds	r4, #1
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8003346:	4628      	mov	r0, r5
      buf += MMCSD_BLOCK_SIZE;
 8003348:	4415      	add	r5, r2
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 800334a:	2b00      	cmp	r3, #0
 800334c:	d0ec      	beq.n	8003328 <sdc_lld_read+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
}
 800334e:	4618      	mov	r0, r3
 8003350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
 800335c:	f7ff be58 	b.w	8003010 <sdc_lld_read_aligned>

08003360 <sdc_lld_write>:
 */
bool sdc_lld_write(SDCDriver *sdcp, uint32_t startblk,
                   const uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 8003360:	f012 0f03 	tst.w	r2, #3
 8003364:	d01f      	beq.n	80033a6 <sdc_lld_write+0x46>
                   const uint8_t *buf, uint32_t blocks) {
 8003366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800336a:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 800336c:	b1c3      	cbz	r3, 80033a0 <sdc_lld_write+0x40>
 800336e:	4606      	mov	r6, r0
 8003370:	4615      	mov	r5, r2
 8003372:	460c      	mov	r4, r1
 8003374:	440f      	add	r7, r1
 8003376:	e001      	b.n	800337c <sdc_lld_write+0x1c>
 8003378:	42a7      	cmp	r7, r4
 800337a:	d011      	beq.n	80033a0 <sdc_lld_write+0x40>
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 800337c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003380:	4629      	mov	r1, r5
 8003382:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
      buf += MMCSD_BLOCK_SIZE;
 8003384:	4415      	add	r5, r2
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8003386:	f7fd f831 	bl	80003ec <memcpy>
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 800338a:	4621      	mov	r1, r4
 800338c:	2301      	movs	r3, #1
 800338e:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8003390:	4630      	mov	r0, r6
        return HAL_FAILED;
      startblk++;
 8003392:	3401      	adds	r4, #1
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8003394:	f7ff fefc 	bl	8003190 <sdc_lld_write_aligned>
 8003398:	2800      	cmp	r0, #0
 800339a:	d0ed      	beq.n	8003378 <sdc_lld_write+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
}
 800339c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 80033a0:	2000      	movs	r0, #0
}
 80033a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
 80033a6:	f7ff bef3 	b.w	8003190 <sdc_lld_write_aligned>
 80033aa:	bf00      	nop
 80033ac:	0000      	movs	r0, r0
	...

080033b0 <sdc_lld_sync>:
bool sdc_lld_sync(SDCDriver *sdcp) {

  /* CHTODO: Implement.*/
  (void)sdcp;
  return HAL_SUCCESS;
}
 80033b0:	2000      	movs	r0, #0
 80033b2:	4770      	bx	lr
	...

080033c0 <sdc_lld_serve_interrupt>:
 80033c0:	2330      	movs	r3, #48	; 0x30
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 80033c2:	b510      	push	{r4, lr}
 80033c4:	f383 8811 	msr	BASEPRI, r3

  osalSysLockFromISR();

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0U;
 80033c8:	2400      	movs	r4, #0
 80033ca:	6c43      	ldr	r3, [r0, #68]	; 0x44
  chThdResumeI(trp, msg);
 80033cc:	3040      	adds	r0, #64	; 0x40
 80033ce:	4621      	mov	r1, r4
 80033d0:	63dc      	str	r4, [r3, #60]	; 0x3c
 80033d2:	f001 f975 	bl	80046c0 <chThdResumeI>
 80033d6:	f384 8811 	msr	BASEPRI, r4
  osalThreadResumeI(&sdcp->thread, MSG_OK);

  osalSysUnlockFromISR();
}
 80033da:	bd10      	pop	{r4, pc}
 80033dc:	0000      	movs	r0, r0
	...

080033e0 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 80033e0:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80033e2:	4b12      	ldr	r3, [pc, #72]	; (800342c <spi_lld_configure.isra.0+0x4c>)
  spip->spi->CR1  = 0U;
 80033e4:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 80033e6:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80033e8:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 80033ea:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80033ec:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 80033ee:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 80033f0:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 80033f2:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 80033f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 80033f8:	f04f 34ff 	mov.w	r4, #4294967295
 80033fc:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 80033fe:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8003400:	b142      	cbz	r2, 8003414 <spi_lld_configure.isra.0+0x34>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003402:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8003404:	bc10      	pop	{r4}
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8003406:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800340a:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 800340c:	f240 1301 	movw	r3, #257	; 0x101
 8003410:	600b      	str	r3, [r1, #0]
}
 8003412:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8003414:	6982      	ldr	r2, [r0, #24]
 8003416:	4b06      	ldr	r3, [pc, #24]	; (8003430 <spi_lld_configure.isra.0+0x50>)
}
 8003418:	bc10      	pop	{r4}
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800341a:	4013      	ands	r3, r2
 800341c:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8003420:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8003422:	f240 1301 	movw	r3, #257	; 0x101
 8003426:	600b      	str	r3, [r1, #0]
}
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	ffff3e1f 	.word	0xffff3e1f
 8003430:	dfb9ffff 	.word	0xdfb9ffff
	...

08003440 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003440:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8003444:	b410      	push	{r4}
  if (spip->is_bdma)
 8003446:	2b00      	cmp	r3, #0
 8003448:	d034      	beq.n	80034b4 <spi_lld_stop_abort+0x74>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800344a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800344c:	e9d3 4100 	ldrd	r4, r1, [r3]
 8003450:	680a      	ldr	r2, [r1, #0]
 8003452:	f022 020f 	bic.w	r2, r2, #15
 8003456:	600a      	str	r2, [r1, #0]
 8003458:	7a19      	ldrb	r1, [r3, #8]
 800345a:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 800345c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 800345e:	fa03 f101 	lsl.w	r1, r3, r1
 8003462:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8003464:	6854      	ldr	r4, [r2, #4]
 8003466:	6821      	ldr	r1, [r4, #0]
 8003468:	f021 010f 	bic.w	r1, r1, #15
 800346c:	6021      	str	r1, [r4, #0]
 800346e:	7a11      	ldrb	r1, [r2, #8]
 8003470:	6812      	ldr	r2, [r2, #0]
 8003472:	408b      	lsls	r3, r1
 8003474:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8003476:	4b47      	ldr	r3, [pc, #284]	; (8003594 <spi_lld_stop_abort+0x154>)
 8003478:	4298      	cmp	r0, r3
 800347a:	d03a      	beq.n	80034f2 <spi_lld_stop_abort+0xb2>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 800347c:	4b46      	ldr	r3, [pc, #280]	; (8003598 <spi_lld_stop_abort+0x158>)
 800347e:	4298      	cmp	r0, r3
 8003480:	d04b      	beq.n	800351a <spi_lld_stop_abort+0xda>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8003482:	4b46      	ldr	r3, [pc, #280]	; (800359c <spi_lld_stop_abort+0x15c>)
 8003484:	4298      	cmp	r0, r3
 8003486:	d05c      	beq.n	8003542 <spi_lld_stop_abort+0x102>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8003488:	4b45      	ldr	r3, [pc, #276]	; (80035a0 <spi_lld_stop_abort+0x160>)
 800348a:	4298      	cmp	r0, r3
 800348c:	d06d      	beq.n	800356a <spi_lld_stop_abort+0x12a>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 800348e:	4b45      	ldr	r3, [pc, #276]	; (80035a4 <spi_lld_stop_abort+0x164>)
 8003490:	4298      	cmp	r0, r3
 8003492:	d151      	bne.n	8003538 <spi_lld_stop_abort+0xf8>
  RCC->APB4RSTR |= mask;
 8003494:	4b44      	ldr	r3, [pc, #272]	; (80035a8 <spi_lld_stop_abort+0x168>)
 8003496:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800349a:	f042 0220 	orr.w	r2, r2, #32
 800349e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 80034a2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80034a6:	f022 0220 	bic.w	r2, r2, #32
 80034aa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 80034ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 80034b2:	e041      	b.n	8003538 <spi_lld_stop_abort+0xf8>
    dmaStreamDisable(spip->tx.dma);
 80034b4:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80034b6:	6822      	ldr	r2, [r4, #0]
 80034b8:	6813      	ldr	r3, [r2, #0]
 80034ba:	f023 031f 	bic.w	r3, r3, #31
 80034be:	6013      	str	r3, [r2, #0]
 80034c0:	6813      	ldr	r3, [r2, #0]
 80034c2:	07d9      	lsls	r1, r3, #31
 80034c4:	d4fc      	bmi.n	80034c0 <spi_lld_stop_abort+0x80>
 80034c6:	7b22      	ldrb	r2, [r4, #12]
 80034c8:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 80034ca:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 80034cc:	4093      	lsls	r3, r2
 80034ce:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 80034d0:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 80034d2:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 80034d4:	6813      	ldr	r3, [r2, #0]
 80034d6:	f023 031f 	bic.w	r3, r3, #31
 80034da:	6013      	str	r3, [r2, #0]
 80034dc:	6813      	ldr	r3, [r2, #0]
 80034de:	07db      	lsls	r3, r3, #31
 80034e0:	d4fc      	bmi.n	80034dc <spi_lld_stop_abort+0x9c>
 80034e2:	7b0c      	ldrb	r4, [r1, #12]
 80034e4:	233d      	movs	r3, #61	; 0x3d
 80034e6:	684a      	ldr	r2, [r1, #4]
 80034e8:	40a3      	lsls	r3, r4
 80034ea:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 80034ec:	4b29      	ldr	r3, [pc, #164]	; (8003594 <spi_lld_stop_abort+0x154>)
 80034ee:	4298      	cmp	r0, r3
 80034f0:	d1c4      	bne.n	800347c <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 80034f2:	4b2d      	ldr	r3, [pc, #180]	; (80035a8 <spi_lld_stop_abort+0x168>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 80034f4:	69c1      	ldr	r1, [r0, #28]
 80034f6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80034fa:	6840      	ldr	r0, [r0, #4]
 80034fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8003500:	bc10      	pop	{r4}
 8003502:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003506:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800350a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800350e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003512:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8003516:	f7ff bf63 	b.w	80033e0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 800351a:	4b23      	ldr	r3, [pc, #140]	; (80035a8 <spi_lld_stop_abort+0x168>)
 800351c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003520:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003524:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003528:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800352c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003530:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003538:	69c1      	ldr	r1, [r0, #28]
}
 800353a:	bc10      	pop	{r4}
  spi_lld_configure(spip);
 800353c:	6840      	ldr	r0, [r0, #4]
 800353e:	f7ff bf4f 	b.w	80033e0 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8003542:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <spi_lld_stop_abort+0x168>)
 8003544:	69c1      	ldr	r1, [r0, #28]
 8003546:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800354a:	6840      	ldr	r0, [r0, #4]
 800354c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8003550:	bc10      	pop	{r4}
 8003552:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003556:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800355a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800355e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8003566:	f7ff bf3b 	b.w	80033e0 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 800356a:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <spi_lld_stop_abort+0x168>)
 800356c:	69c1      	ldr	r1, [r0, #28]
 800356e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003572:	6840      	ldr	r0, [r0, #4]
 8003574:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
}
 8003578:	bc10      	pop	{r4}
 800357a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800357e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003582:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003586:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800358a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 800358e:	f7ff bf27 	b.w	80033e0 <spi_lld_configure.isra.0>
 8003592:	bf00      	nop
 8003594:	24000204 	.word	0x24000204
 8003598:	24000240 	.word	0x24000240
 800359c:	2400027c 	.word	0x2400027c
 80035a0:	240002b8 	.word	0x240002b8
 80035a4:	240002f4 	.word	0x240002f4
 80035a8:	58024400 	.word	0x58024400
 80035ac:	00000000 	.word	0x00000000

080035b0 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 80035b0:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80035b2:	4c16      	ldr	r4, [pc, #88]	; (800360c <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 80035b4:	4816      	ldr	r0, [pc, #88]	; (8003610 <VectorCC+0x60>)
 80035b6:	f000 fce3 	bl	8003f80 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 80035ba:	69e2      	ldr	r2, [r4, #28]
 80035bc:	6953      	ldr	r3, [r2, #20]
 80035be:	6911      	ldr	r1, [r2, #16]
 80035c0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80035c2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80035c4:	065b      	lsls	r3, r3, #25
 80035c6:	d406      	bmi.n	80035d6 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 80035c8:	4811      	ldr	r0, [pc, #68]	; (8003610 <VectorCC+0x60>)
 80035ca:	f000 fcf1 	bl	8003fb0 <__trace_isr_leave>
}
 80035ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80035d2:	f001 b9fd 	b.w	80049d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80035d6:	4620      	mov	r0, r4
 80035d8:	f7ff ff32 	bl	8003440 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80035dc:	6863      	ldr	r3, [r4, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	b10b      	cbz	r3, 80035e6 <VectorCC+0x36>
 80035e2:	4620      	mov	r0, r4
 80035e4:	4798      	blx	r3
 80035e6:	2330      	movs	r3, #48	; 0x30
 80035e8:	f383 8811 	msr	BASEPRI, r3
 80035ec:	f06f 0112 	mvn.w	r1, #18
 80035f0:	4808      	ldr	r0, [pc, #32]	; (8003614 <VectorCC+0x64>)
 80035f2:	f001 f865 	bl	80046c0 <chThdResumeI>
 80035f6:	2300      	movs	r3, #0
 80035f8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80035fc:	4804      	ldr	r0, [pc, #16]	; (8003610 <VectorCC+0x60>)
 80035fe:	f000 fcd7 	bl	8003fb0 <__trace_isr_leave>
}
 8003602:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003606:	f001 b9e3 	b.w	80049d0 <__port_irq_epilogue>
 800360a:	bf00      	nop
 800360c:	24000204 	.word	0x24000204
 8003610:	08004f68 	.word	0x08004f68
 8003614:	2400020c 	.word	0x2400020c
	...

08003620 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8003620:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003622:	4c16      	ldr	r4, [pc, #88]	; (800367c <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003624:	4816      	ldr	r0, [pc, #88]	; (8003680 <VectorD0+0x60>)
 8003626:	f000 fcab 	bl	8003f80 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800362a:	69e2      	ldr	r2, [r4, #28]
 800362c:	6953      	ldr	r3, [r2, #20]
 800362e:	6911      	ldr	r1, [r2, #16]
 8003630:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003632:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003634:	065b      	lsls	r3, r3, #25
 8003636:	d406      	bmi.n	8003646 <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 8003638:	4811      	ldr	r0, [pc, #68]	; (8003680 <VectorD0+0x60>)
 800363a:	f000 fcb9 	bl	8003fb0 <__trace_isr_leave>
}
 800363e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003642:	f001 b9c5 	b.w	80049d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003646:	4620      	mov	r0, r4
 8003648:	f7ff fefa 	bl	8003440 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800364c:	6863      	ldr	r3, [r4, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	b10b      	cbz	r3, 8003656 <VectorD0+0x36>
 8003652:	4620      	mov	r0, r4
 8003654:	4798      	blx	r3
 8003656:	2330      	movs	r3, #48	; 0x30
 8003658:	f383 8811 	msr	BASEPRI, r3
 800365c:	f06f 0112 	mvn.w	r1, #18
 8003660:	4808      	ldr	r0, [pc, #32]	; (8003684 <VectorD0+0x64>)
 8003662:	f001 f82d 	bl	80046c0 <chThdResumeI>
 8003666:	2300      	movs	r3, #0
 8003668:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800366c:	4804      	ldr	r0, [pc, #16]	; (8003680 <VectorD0+0x60>)
 800366e:	f000 fc9f 	bl	8003fb0 <__trace_isr_leave>
}
 8003672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003676:	f001 b9ab 	b.w	80049d0 <__port_irq_epilogue>
 800367a:	bf00      	nop
 800367c:	24000240 	.word	0x24000240
 8003680:	08004f5c 	.word	0x08004f5c
 8003684:	24000248 	.word	0x24000248
	...

08003690 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8003690:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003692:	4c16      	ldr	r4, [pc, #88]	; (80036ec <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003694:	4816      	ldr	r0, [pc, #88]	; (80036f0 <Vector10C+0x60>)
 8003696:	f000 fc73 	bl	8003f80 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800369a:	69e2      	ldr	r2, [r4, #28]
 800369c:	6953      	ldr	r3, [r2, #20]
 800369e:	6911      	ldr	r1, [r2, #16]
 80036a0:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80036a2:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80036a4:	065b      	lsls	r3, r3, #25
 80036a6:	d406      	bmi.n	80036b6 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 80036a8:	4811      	ldr	r0, [pc, #68]	; (80036f0 <Vector10C+0x60>)
 80036aa:	f000 fc81 	bl	8003fb0 <__trace_isr_leave>
}
 80036ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80036b2:	f001 b98d 	b.w	80049d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80036b6:	4620      	mov	r0, r4
 80036b8:	f7ff fec2 	bl	8003440 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80036bc:	6863      	ldr	r3, [r4, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	b10b      	cbz	r3, 80036c6 <Vector10C+0x36>
 80036c2:	4620      	mov	r0, r4
 80036c4:	4798      	blx	r3
 80036c6:	2330      	movs	r3, #48	; 0x30
 80036c8:	f383 8811 	msr	BASEPRI, r3
 80036cc:	f06f 0112 	mvn.w	r1, #18
 80036d0:	4808      	ldr	r0, [pc, #32]	; (80036f4 <Vector10C+0x64>)
 80036d2:	f000 fff5 	bl	80046c0 <chThdResumeI>
 80036d6:	2300      	movs	r3, #0
 80036d8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80036dc:	4804      	ldr	r0, [pc, #16]	; (80036f0 <Vector10C+0x60>)
 80036de:	f000 fc67 	bl	8003fb0 <__trace_isr_leave>
}
 80036e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80036e6:	f001 b973 	b.w	80049d0 <__port_irq_epilogue>
 80036ea:	bf00      	nop
 80036ec:	2400027c 	.word	0x2400027c
 80036f0:	08004f50 	.word	0x08004f50
 80036f4:	24000284 	.word	0x24000284
	...

08003700 <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8003700:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003702:	4c16      	ldr	r4, [pc, #88]	; (800375c <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003704:	4816      	ldr	r0, [pc, #88]	; (8003760 <Vector194+0x60>)
 8003706:	f000 fc3b 	bl	8003f80 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800370a:	69e2      	ldr	r2, [r4, #28]
 800370c:	6953      	ldr	r3, [r2, #20]
 800370e:	6911      	ldr	r1, [r2, #16]
 8003710:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003712:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003714:	065b      	lsls	r3, r3, #25
 8003716:	d406      	bmi.n	8003726 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8003718:	4811      	ldr	r0, [pc, #68]	; (8003760 <Vector194+0x60>)
 800371a:	f000 fc49 	bl	8003fb0 <__trace_isr_leave>
}
 800371e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003722:	f001 b955 	b.w	80049d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003726:	4620      	mov	r0, r4
 8003728:	f7ff fe8a 	bl	8003440 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800372c:	6863      	ldr	r3, [r4, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	b10b      	cbz	r3, 8003736 <Vector194+0x36>
 8003732:	4620      	mov	r0, r4
 8003734:	4798      	blx	r3
 8003736:	2330      	movs	r3, #48	; 0x30
 8003738:	f383 8811 	msr	BASEPRI, r3
 800373c:	f06f 0112 	mvn.w	r1, #18
 8003740:	4808      	ldr	r0, [pc, #32]	; (8003764 <Vector194+0x64>)
 8003742:	f000 ffbd 	bl	80046c0 <chThdResumeI>
 8003746:	2300      	movs	r3, #0
 8003748:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 800374c:	4804      	ldr	r0, [pc, #16]	; (8003760 <Vector194+0x60>)
 800374e:	f000 fc2f 	bl	8003fb0 <__trace_isr_leave>
}
 8003752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003756:	f001 b93b 	b.w	80049d0 <__port_irq_epilogue>
 800375a:	bf00      	nop
 800375c:	240002b8 	.word	0x240002b8
 8003760:	08004f44 	.word	0x08004f44
 8003764:	240002c0 	.word	0x240002c0
	...

08003770 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8003770:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003772:	4c16      	ldr	r4, [pc, #88]	; (80037cc <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003774:	4816      	ldr	r0, [pc, #88]	; (80037d0 <Vector198+0x60>)
 8003776:	f000 fc03 	bl	8003f80 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800377a:	69e2      	ldr	r2, [r4, #28]
 800377c:	6953      	ldr	r3, [r2, #20]
 800377e:	6911      	ldr	r1, [r2, #16]
 8003780:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003782:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003784:	065b      	lsls	r3, r3, #25
 8003786:	d406      	bmi.n	8003796 <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 8003788:	4811      	ldr	r0, [pc, #68]	; (80037d0 <Vector198+0x60>)
 800378a:	f000 fc11 	bl	8003fb0 <__trace_isr_leave>
}
 800378e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003792:	f001 b91d 	b.w	80049d0 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003796:	4620      	mov	r0, r4
 8003798:	f7ff fe52 	bl	8003440 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800379c:	6863      	ldr	r3, [r4, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	b10b      	cbz	r3, 80037a6 <Vector198+0x36>
 80037a2:	4620      	mov	r0, r4
 80037a4:	4798      	blx	r3
 80037a6:	2330      	movs	r3, #48	; 0x30
 80037a8:	f383 8811 	msr	BASEPRI, r3
 80037ac:	f06f 0112 	mvn.w	r1, #18
 80037b0:	4808      	ldr	r0, [pc, #32]	; (80037d4 <Vector198+0x64>)
 80037b2:	f000 ff85 	bl	80046c0 <chThdResumeI>
 80037b6:	2300      	movs	r3, #0
 80037b8:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80037bc:	4804      	ldr	r0, [pc, #16]	; (80037d0 <Vector198+0x60>)
 80037be:	f000 fbf7 	bl	8003fb0 <__trace_isr_leave>
}
 80037c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80037c6:	f001 b903 	b.w	80049d0 <__port_irq_epilogue>
 80037ca:	bf00      	nop
 80037cc:	240002f4 	.word	0x240002f4
 80037d0:	08004f38 	.word	0x08004f38
 80037d4:	240002fc 	.word	0x240002fc
	...

080037e0 <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 80037e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 80037e4:	4d2d      	ldr	r5, [pc, #180]	; (800389c <spi_lld_init+0xbc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 80037e6:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80037e8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80038a0 <spi_lld_init+0xc0>
  spiObjectInit(&SPID1);
 80037ec:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 80037ee:	4f2d      	ldr	r7, [pc, #180]	; (80038a4 <spi_lld_init+0xc4>)
  spiObjectInit(&SPID1);
 80037f0:	f7fd fc8e 	bl	8001110 <spiObjectInit>
  SPID1.spi       = SPI1;
 80037f4:	4b2c      	ldr	r3, [pc, #176]	; (80038a8 <spi_lld_init+0xc8>)
  SPID1.is_bdma   = false;
 80037f6:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 80037fa:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 80037fc:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 80037fe:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 8003800:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003802:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003804:	4e29      	ldr	r6, [pc, #164]	; (80038ac <spi_lld_init+0xcc>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003806:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 800380a:	4d29      	ldr	r5, [pc, #164]	; (80038b0 <spi_lld_init+0xd0>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 800380c:	f7fd ff60 	bl	80016d0 <nvicEnableVector>
  spiObjectInit(&SPID2);
 8003810:	4628      	mov	r0, r5
 8003812:	f7fd fc7d 	bl	8001110 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003816:	4b27      	ldr	r3, [pc, #156]	; (80038b4 <spi_lld_init+0xd4>)
  SPID2.is_bdma   = false;
 8003818:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800381c:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 800381e:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003820:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 8003822:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003824:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003826:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 800382a:	4d23      	ldr	r5, [pc, #140]	; (80038b8 <spi_lld_init+0xd8>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800382c:	f7fd ff50 	bl	80016d0 <nvicEnableVector>
  spiObjectInit(&SPID3);
 8003830:	4628      	mov	r0, r5
 8003832:	f7fd fc6d 	bl	8001110 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003836:	4b21      	ldr	r3, [pc, #132]	; (80038bc <spi_lld_init+0xdc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003838:	210a      	movs	r1, #10
 800383a:	2033      	movs	r0, #51	; 0x33
  SPID3.spi       = SPI3;
 800383c:	61eb      	str	r3, [r5, #28]
  SPID3.is_bdma   = false;
 800383e:	f885 4020 	strb.w	r4, [r5, #32]
  SPID3.rx.dma    = NULL;
 8003842:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003844:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003846:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 800384a:	f7fd ff41 	bl	80016d0 <nvicEnableVector>
  spiObjectInit(&SPID5);
 800384e:	4630      	mov	r0, r6
 8003850:	f7fd fc5e 	bl	8001110 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8003854:	4d1a      	ldr	r5, [pc, #104]	; (80038c0 <spi_lld_init+0xe0>)
  SPID5.spi       = SPI5;
 8003856:	4b1b      	ldr	r3, [pc, #108]	; (80038c4 <spi_lld_init+0xe4>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8003858:	210a      	movs	r1, #10
 800385a:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 800385c:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 8003860:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 8003862:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003864:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8003866:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 800386a:	f7fd ff31 	bl	80016d0 <nvicEnableVector>
  spiObjectInit(&SPID6);
 800386e:	4628      	mov	r0, r5
 8003870:	f7fd fc4e 	bl	8001110 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8003874:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 8003876:	4914      	ldr	r1, [pc, #80]	; (80038c8 <spi_lld_init+0xe8>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003878:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 800387c:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8003880:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 8003884:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003886:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 8003888:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 800388a:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 800388c:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 800388e:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 8003892:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003896:	f7fd bf1b 	b.w	80016d0 <nvicEnableVector>
 800389a:	bf00      	nop
 800389c:	24000204 	.word	0x24000204
 80038a0:	00010016 	.word	0x00010016
 80038a4:	00010046 	.word	0x00010046
 80038a8:	40013000 	.word	0x40013000
 80038ac:	240002b8 	.word	0x240002b8
 80038b0:	24000240 	.word	0x24000240
 80038b4:	40003800 	.word	0x40003800
 80038b8:	2400027c 	.word	0x2400027c
 80038bc:	40003c00 	.word	0x40003c00
 80038c0:	240002f4 	.word	0x240002f4
 80038c4:	40015000 	.word	0x40015000
 80038c8:	58001400 	.word	0x58001400
 80038cc:	00000000 	.word	0x00000000

080038d0 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 80038d0:	4a12      	ldr	r2, [pc, #72]	; (800391c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80038d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 80038d6:	2100      	movs	r1, #0
 80038d8:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 80038dc:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 80038e0:	b430      	push	{r4, r5}
 80038e2:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80038e6:	f644 651f 	movw	r5, #19999	; 0x4e1f
    RCC_C1->APB1LLPENR |= mask;
 80038ea:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 80038ee:	4c0c      	ldr	r4, [pc, #48]	; (8003920 <st_lld_init+0x50>)
 80038f0:	f040 0001 	orr.w	r0, r0, #1
 80038f4:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80038f8:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 80038fa:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 80038fe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003900:	4302      	orrs	r2, r0
 8003902:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003904:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003908:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800390a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 800390c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800390e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003910:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003912:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003914:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003916:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003918:	bc30      	pop	{r4, r5}
 800391a:	4770      	bx	lr
 800391c:	58024400 	.word	0x58024400
 8003920:	5c001000 	.word	0x5c001000
	...

08003930 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 8003930:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 8003934:	b508      	push	{r3, lr}
  sr  = timp->SR;
 8003936:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 8003938:	68d3      	ldr	r3, [r2, #12]
 800393a:	400b      	ands	r3, r1
 800393c:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 800393e:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8003940:	ea6f 0101 	mvn.w	r1, r1
 8003944:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 8003946:	d400      	bmi.n	800394a <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 8003948:	bd08      	pop	{r3, pc}
 800394a:	2330      	movs	r3, #48	; 0x30
 800394c:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 8003950:	f000 fa8e 	bl	8003e70 <chSysTimerHandlerI>
 8003954:	2300      	movs	r3, #0
 8003956:	f383 8811 	msr	BASEPRI, r3
 800395a:	bd08      	pop	{r3, pc}
 800395c:	0000      	movs	r0, r0
	...

08003960 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003960:	4a02      	ldr	r2, [pc, #8]	; (800396c <notify1+0xc>)
 8003962:	6813      	ldr	r3, [r2, #0]
 8003964:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003968:	6013      	str	r3, [r2, #0]
}
 800396a:	4770      	bx	lr
 800396c:	40011000 	.word	0x40011000

08003970 <notify5>:

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003970:	4a02      	ldr	r2, [pc, #8]	; (800397c <notify5+0xc>)
 8003972:	6813      	ldr	r3, [r2, #0]
 8003974:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003978:	6013      	str	r3, [r2, #0]
}
 800397a:	4770      	bx	lr
 800397c:	40005000 	.word	0x40005000

08003980 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8003980:	b570      	push	{r4, r5, r6, lr}

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8003982:	4d19      	ldr	r5, [pc, #100]	; (80039e8 <sd_lld_init+0x68>)
void sd_lld_init(void) {
 8003984:	b082      	sub	sp, #8
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8003986:	4c19      	ldr	r4, [pc, #100]	; (80039ec <sd_lld_init+0x6c>)
  sdObjectInit(&SD1);
 8003988:	4628      	mov	r0, r5
  SD1.clock = STM32_USART1CLK;
 800398a:	4e19      	ldr	r6, [pc, #100]	; (80039f0 <sd_lld_init+0x70>)
  sdObjectInit(&SD1);
 800398c:	f7fd fb88 	bl	80010a0 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8003990:	f105 000c 	add.w	r0, r5, #12
 8003994:	2300      	movs	r3, #0
 8003996:	2210      	movs	r2, #16
 8003998:	4916      	ldr	r1, [pc, #88]	; (80039f4 <sd_lld_init+0x74>)
 800399a:	9500      	str	r5, [sp, #0]
 800399c:	f7fc ff20 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 80039a0:	2210      	movs	r2, #16
 80039a2:	4915      	ldr	r1, [pc, #84]	; (80039f8 <sd_lld_init+0x78>)
 80039a4:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80039a8:	4b14      	ldr	r3, [pc, #80]	; (80039fc <sd_lld_init+0x7c>)
 80039aa:	9500      	str	r5, [sp, #0]
 80039ac:	f7fc ffb0 	bl	8000910 <oqObjectInit>
  SD1.usart = USART1;
 80039b0:	4b13      	ldr	r3, [pc, #76]	; (8003a00 <sd_lld_init+0x80>)
  sdObjectInit(&SD5);
 80039b2:	4620      	mov	r0, r4
  SD1.clock = STM32_USART1CLK;
 80039b4:	e9c5 3615 	strd	r3, r6, [r5, #84]	; 0x54
  sdObjectInit(&SD5);
 80039b8:	f7fd fb72 	bl	80010a0 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 80039bc:	f104 000c 	add.w	r0, r4, #12
 80039c0:	2300      	movs	r3, #0
 80039c2:	2210      	movs	r2, #16
 80039c4:	490f      	ldr	r1, [pc, #60]	; (8003a04 <sd_lld_init+0x84>)
 80039c6:	9400      	str	r4, [sp, #0]
 80039c8:	f7fc ff0a 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 80039cc:	4b0e      	ldr	r3, [pc, #56]	; (8003a08 <sd_lld_init+0x88>)
 80039ce:	2210      	movs	r2, #16
 80039d0:	490e      	ldr	r1, [pc, #56]	; (8003a0c <sd_lld_init+0x8c>)
 80039d2:	f104 0030 	add.w	r0, r4, #48	; 0x30
 80039d6:	9400      	str	r4, [sp, #0]
 80039d8:	f7fc ff9a 	bl	8000910 <oqObjectInit>
  SD5.usart = UART5;
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <sd_lld_init+0x90>)
 80039de:	e9c4 3615 	strd	r3, r6, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 80039e2:	b002      	add	sp, #8
 80039e4:	bd70      	pop	{r4, r5, r6, pc}
 80039e6:	bf00      	nop
 80039e8:	24000330 	.word	0x24000330
 80039ec:	24000390 	.word	0x24000390
 80039f0:	05f5e100 	.word	0x05f5e100
 80039f4:	240003f0 	.word	0x240003f0
 80039f8:	24000410 	.word	0x24000410
 80039fc:	08003961 	.word	0x08003961
 8003a00:	40011000 	.word	0x40011000
 8003a04:	24000400 	.word	0x24000400
 8003a08:	08003971 	.word	0x08003971
 8003a0c:	24000420 	.word	0x24000420
 8003a10:	40005000 	.word	0x40005000
	...

08003a20 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8003a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 8003a24:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8003a26:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 8003a28:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8003a2a:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 8003a2c:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 8003a2e:	d156      	bne.n	8003ade <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8003a30:	05e2      	lsls	r2, r4, #23
 8003a32:	d448      	bmi.n	8003ac6 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8003a34:	06a0      	lsls	r0, r4, #26
 8003a36:	d510      	bpl.n	8003a5a <sd_lld_serve_interrupt+0x3a>
 8003a38:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003a3c:	2700      	movs	r7, #0
 8003a3e:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 8003a42:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a44:	4630      	mov	r0, r6
 8003a46:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 8003a4a:	4019      	ands	r1, r3
 8003a4c:	f7fd fb38 	bl	80010c0 <sdIncomingDataI>
 8003a50:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 8003a54:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 8003a56:	06a3      	lsls	r3, r4, #26
 8003a58:	d4f1      	bmi.n	8003a3e <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 8003a5a:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 8003a5e:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8003a62:	d01d      	beq.n	8003aa0 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 8003a64:	0621      	lsls	r1, r4, #24
 8003a66:	d51b      	bpl.n	8003aa0 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 8003a68:	f106 0830 	add.w	r8, r6, #48	; 0x30
 8003a6c:	2730      	movs	r7, #48	; 0x30
 8003a6e:	f04f 0900 	mov.w	r9, #0
 8003a72:	e005      	b.n	8003a80 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8003a74:	62a8      	str	r0, [r5, #40]	; 0x28
 8003a76:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 8003a7a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 8003a7c:	0622      	lsls	r2, r4, #24
 8003a7e:	d50f      	bpl.n	8003aa0 <sd_lld_serve_interrupt+0x80>
 8003a80:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8003a84:	4640      	mov	r0, r8
 8003a86:	f7fc ff83 	bl	8000990 <oqGetI>
      if (b < MSG_OK) {
 8003a8a:	2800      	cmp	r0, #0
 8003a8c:	daf2      	bge.n	8003a74 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 8003a8e:	2108      	movs	r1, #8
 8003a90:	1d30      	adds	r0, r6, #4
 8003a92:	f000 fe95 	bl	80047c0 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8003a96:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8003aa0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003aa4:	d00b      	beq.n	8003abe <sd_lld_serve_interrupt+0x9e>
 8003aa6:	0663      	lsls	r3, r4, #25
 8003aa8:	d509      	bpl.n	8003abe <sd_lld_serve_interrupt+0x9e>
 8003aaa:	2330      	movs	r3, #48	; 0x30
 8003aac:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003ab0:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d02d      	beq.n	8003b14 <sd_lld_serve_interrupt+0xf4>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8003abe:	f8c5 a000 	str.w	sl, [r5]
}
 8003ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ac6:	2330      	movs	r3, #48	; 0x30
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ad0:	1d30      	adds	r0, r6, #4
 8003ad2:	f000 fe75 	bl	80047c0 <chEvtBroadcastFlagsI>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f383 8811 	msr	BASEPRI, r3
}
 8003adc:	e7aa      	b.n	8003a34 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 8003ade:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8003ae2:	07e3      	lsls	r3, r4, #31
 8003ae4:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8003ae8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 8003aec:	bf48      	it	mi
 8003aee:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 8003af2:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 8003af4:	bf48      	it	mi
 8003af6:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 8003afa:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 8003afc:	bf48      	it	mi
 8003afe:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8003b02:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8003b06:	1d30      	adds	r0, r6, #4
 8003b08:	f000 fe5a 	bl	80047c0 <chEvtBroadcastFlagsI>
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	f383 8811 	msr	BASEPRI, r3
}
 8003b12:	e78d      	b.n	8003a30 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003b14:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0ce      	beq.n	8003ab8 <sd_lld_serve_interrupt+0x98>
 8003b1a:	2110      	movs	r1, #16
 8003b1c:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 8003b1e:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 8003b22:	f000 fe4d 	bl	80047c0 <chEvtBroadcastFlagsI>
 8003b26:	e7c7      	b.n	8003ab8 <sd_lld_serve_interrupt+0x98>
	...

08003b30 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8003b30:	4a6a      	ldr	r2, [pc, #424]	; (8003cdc <__early_init+0x1ac>)
 8003b32:	f240 70ff 	movw	r0, #2047	; 0x7ff
  sdram_wait_ready();
}

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003b36:	2300      	movs	r3, #0
 8003b38:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8003b3c:	4301      	orrs	r1, r0
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8003b3e:	b430      	push	{r4, r5}
 8003b40:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003b44:	4c66      	ldr	r4, [pc, #408]	; (8003ce0 <__early_init+0x1b0>)
 8003b46:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
  gpiop->OSPEEDR = config->ospeedr;
 8003b4a:	4d66      	ldr	r5, [pc, #408]	; (8003ce4 <__early_init+0x1b4>)
 8003b4c:	400c      	ands	r4, r1
  gpiop->OTYPER  = config->otyper;
 8003b4e:	4966      	ldr	r1, [pc, #408]	; (8003ce8 <__early_init+0x1b8>)
 8003b50:	f8c2 4088 	str.w	r4, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003b54:	f8d2 4088 	ldr.w	r4, [r2, #136]	; 0x88
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8003b58:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8003b5c:	4304      	orrs	r4, r0
 8003b5e:	f8c2 40e0 	str.w	r4, [r2, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 8003b62:	f8d2 4108 	ldr.w	r4, [r2, #264]	; 0x108
 8003b66:	4304      	orrs	r4, r0
 8003b68:	4860      	ldr	r0, [pc, #384]	; (8003cec <__early_init+0x1bc>)
 8003b6a:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 8003b6e:	2480      	movs	r4, #128	; 0x80
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 8003b70:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8003b74:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
  gpiop->OTYPER  = config->otyper;
 8003b78:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b7a:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 8003b7c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003b7e:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003b80:	220a      	movs	r2, #10
 8003b82:	4d5b      	ldr	r5, [pc, #364]	; (8003cf0 <__early_init+0x1c0>)
 8003b84:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003b86:	4a5b      	ldr	r2, [pc, #364]	; (8003cf4 <__early_init+0x1c4>)
 8003b88:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b8a:	4a5b      	ldr	r2, [pc, #364]	; (8003cf8 <__early_init+0x1c8>)
 8003b8c:	600a      	str	r2, [r1, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003b8e:	4a5b      	ldr	r2, [pc, #364]	; (8003cfc <__early_init+0x1cc>)
  gpiop->OTYPER  = config->otyper;
 8003b90:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b92:	6082      	str	r2, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003b94:	4a5a      	ldr	r2, [pc, #360]	; (8003d00 <__early_init+0x1d0>)
  gpiop->PUPDR   = config->pupdr;
 8003b96:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 8003b98:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003b9a:	6202      	str	r2, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8003b9c:	4a59      	ldr	r2, [pc, #356]	; (8003d04 <__early_init+0x1d4>)
 8003b9e:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003ba0:	4a59      	ldr	r2, [pc, #356]	; (8003d08 <__early_init+0x1d8>)
 8003ba2:	6002      	str	r2, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003ba4:	4859      	ldr	r0, [pc, #356]	; (8003d0c <__early_init+0x1dc>)
  gpiop->OTYPER  = config->otyper;
 8003ba6:	f8c1 3804 	str.w	r3, [r1, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003baa:	f8c1 0808 	str.w	r0, [r1, #2056]	; 0x808
  gpiop->AFRH    = config->afrh;
 8003bae:	4858      	ldr	r0, [pc, #352]	; (8003d10 <__early_init+0x1e0>)
  gpiop->PUPDR   = config->pupdr;
 8003bb0:	f8c1 380c 	str.w	r3, [r1, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003bb4:	f8c1 3814 	str.w	r3, [r1, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8003bb8:	f8c1 3820 	str.w	r3, [r1, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003bbc:	f8c1 0824 	str.w	r0, [r1, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003bc0:	4854      	ldr	r0, [pc, #336]	; (8003d14 <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 8003bc2:	4a55      	ldr	r2, [pc, #340]	; (8003d18 <__early_init+0x1e8>)
  gpiop->MODER   = config->moder;
 8003bc4:	f8c1 0800 	str.w	r0, [r1, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 8003bc8:	2040      	movs	r0, #64	; 0x40
  gpiop->OSPEEDR = config->ospeedr;
 8003bca:	4954      	ldr	r1, [pc, #336]	; (8003d1c <__early_init+0x1ec>)
  gpiop->OTYPER  = config->otyper;
 8003bcc:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003bce:	6091      	str	r1, [r2, #8]
  gpiop->AFRL    = config->afrl;
 8003bd0:	4953      	ldr	r1, [pc, #332]	; (8003d20 <__early_init+0x1f0>)
  gpiop->PUPDR   = config->pupdr;
 8003bd2:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003bd4:	6150      	str	r0, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003bd6:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003bd8:	f101 41f8 	add.w	r1, r1, #2080374784	; 0x7c000000
 8003bdc:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003bde:	4951      	ldr	r1, [pc, #324]	; (8003d24 <__early_init+0x1f4>)
 8003be0:	6011      	str	r1, [r2, #0]
  gpiop->OTYPER  = config->otyper;
 8003be2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  gpiop->OSPEEDR = config->ospeedr;
 8003be6:	4950      	ldr	r1, [pc, #320]	; (8003d28 <__early_init+0x1f8>)
  gpiop->OTYPER  = config->otyper;
 8003be8:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003bea:	6091      	str	r1, [r2, #8]
  gpiop->ODR     = config->odr;
 8003bec:	2104      	movs	r1, #4
  gpiop->PUPDR   = config->pupdr;
 8003bee:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003bf0:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003bf2:	494e      	ldr	r1, [pc, #312]	; (8003d2c <__early_init+0x1fc>)
 8003bf4:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003bf6:	f04f 31cc 	mov.w	r1, #3435973836	; 0xcccccccc
 8003bfa:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003bfc:	f101 415e 	add.w	r1, r1, #3724541952	; 0xde000000
 8003c00:	f5a1 1108 	sub.w	r1, r1, #2228224	; 0x220000
 8003c04:	f6a1 41f2 	subw	r1, r1, #3314	; 0xcf2
 8003c08:	6011      	str	r1, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003c0a:	4949      	ldr	r1, [pc, #292]	; (8003d30 <__early_init+0x200>)
  gpiop->OTYPER  = config->otyper;
 8003c0c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 8003c10:	f8c2 1408 	str.w	r1, [r2, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 8003c14:	f8c2 340c 	str.w	r3, [r2, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 8003c18:	f8c2 0414 	str.w	r0, [r2, #1044]	; 0x414
  gpiop->AFRH    = config->afrh;
 8003c1c:	4845      	ldr	r0, [pc, #276]	; (8003d34 <__early_init+0x204>)
  gpiop->AFRL    = config->afrl;
 8003c1e:	f8c2 5420 	str.w	r5, [r2, #1056]	; 0x420
  gpiop->MODER   = config->moder;
 8003c22:	f46f 75d5 	mvn.w	r5, #426	; 0x1aa
  gpiop->AFRH    = config->afrh;
 8003c26:	f8c2 0424 	str.w	r0, [r2, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 8003c2a:	f1a0 5009 	sub.w	r0, r0, #574619648	; 0x22400000
  gpiop->OTYPER  = config->otyper;
 8003c2e:	4942      	ldr	r1, [pc, #264]	; (8003d38 <__early_init+0x208>)
  gpiop->MODER   = config->moder;
 8003c30:	f5a0 3009 	sub.w	r0, r0, #140288	; 0x22400
 8003c34:	4428      	add	r0, r5
  gpiop->OSPEEDR = config->ospeedr;
 8003c36:	f644 45f0 	movw	r5, #19696	; 0x4cf0
  gpiop->MODER   = config->moder;
 8003c3a:	f8c2 0400 	str.w	r0, [r2, #1024]	; 0x400
  gpiop->OTYPER  = config->otyper;
 8003c3e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
  gpiop->OSPEEDR = config->ospeedr;
 8003c42:	483e      	ldr	r0, [pc, #248]	; (8003d3c <__early_init+0x20c>)
  gpiop->OTYPER  = config->otyper;
 8003c44:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003c46:	6088      	str	r0, [r1, #8]
  gpiop->ODR     = config->odr;
 8003c48:	f44f 6080 	mov.w	r0, #1024	; 0x400
  gpiop->PUPDR   = config->pupdr;
 8003c4c:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003c4e:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003c50:	483b      	ldr	r0, [pc, #236]	; (8003d40 <__early_init+0x210>)
 8003c52:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003c54:	483b      	ldr	r0, [pc, #236]	; (8003d44 <__early_init+0x214>)
 8003c56:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c58:	f1a0 50d5 	sub.w	r0, r0, #446693376	; 0x1aa00000
 8003c5c:	f5a0 10d4 	sub.w	r0, r0, #1736704	; 0x1a8000
 8003c60:	f2a0 5072 	subw	r0, r0, #1394	; 0x572
 8003c64:	6008      	str	r0, [r1, #0]
  gpiop->OTYPER  = config->otyper;
 8003c66:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003c68:	6095      	str	r5, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003c6a:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003c6c:	6154      	str	r4, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003c6e:	4c36      	ldr	r4, [pc, #216]	; (8003d48 <__early_init+0x218>)
  gpiop->OTYPER  = config->otyper;
 8003c70:	4836      	ldr	r0, [pc, #216]	; (8003d4c <__early_init+0x21c>)
  gpiop->AFRL    = config->afrl;
 8003c72:	6214      	str	r4, [r2, #32]
  gpiop->OSPEEDR = config->ospeedr;
 8003c74:	4d36      	ldr	r5, [pc, #216]	; (8003d50 <__early_init+0x220>)
  gpiop->MODER   = config->moder;
 8003c76:	4c37      	ldr	r4, [pc, #220]	; (8003d54 <__early_init+0x224>)
  gpiop->AFRH    = config->afrh;
 8003c78:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c7a:	6014      	str	r4, [r2, #0]
 8003c7c:	f04f 34ff 	mov.w	r4, #4294967295
  gpiop->OTYPER  = config->otyper;
 8003c80:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003c82:	6085      	str	r5, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003c84:	f1a5 45ab 	sub.w	r5, r5, #1434451968	; 0x55800000
  gpiop->PUPDR   = config->pupdr;
 8003c88:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 8003c8a:	f5a5 15dd 	sub.w	r5, r5, #1810432	; 0x1ba000
  gpiop->ODR     = config->odr;
 8003c8e:	6143      	str	r3, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003c90:	f6a5 757c 	subw	r5, r5, #3964	; 0xf7c
 8003c94:	6205      	str	r5, [r0, #32]
  gpiop->MODER   = config->moder;
 8003c96:	4d30      	ldr	r5, [pc, #192]	; (8003d58 <__early_init+0x228>)
  gpiop->AFRH    = config->afrh;
 8003c98:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c9a:	6005      	str	r5, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8003c9c:	f8c1 3c04 	str.w	r3, [r1, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8003ca0:	f8c1 3c08 	str.w	r3, [r1, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 8003ca4:	f8c1 3c0c 	str.w	r3, [r1, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 8003ca8:	f8c1 3c14 	str.w	r3, [r1, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 8003cac:	f8c1 3c20 	str.w	r3, [r1, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8003cb0:	f8c1 3c24 	str.w	r3, [r1, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 8003cb4:	f8c1 4c00 	str.w	r4, [r1, #3072]	; 0xc00
  gpiop->OTYPER  = config->otyper;
 8003cb8:	f8c2 3c04 	str.w	r3, [r2, #3076]	; 0xc04
  gpiop->OSPEEDR = config->ospeedr;
 8003cbc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
  gpiop->PUPDR   = config->pupdr;
 8003cc0:	f8c2 3c0c 	str.w	r3, [r2, #3084]	; 0xc0c
  gpiop->ODR     = config->odr;
 8003cc4:	f8c2 3c14 	str.w	r3, [r2, #3092]	; 0xc14
  gpiop->AFRL    = config->afrl;
 8003cc8:	f8c2 3c20 	str.w	r3, [r2, #3104]	; 0xc20
  gpiop->AFRH    = config->afrh;
 8003ccc:	f8c2 3c24 	str.w	r3, [r2, #3108]	; 0xc24
  gpiop->MODER   = config->moder;
 8003cd0:	f8c2 4c00 	str.w	r4, [r2, #3072]	; 0xc00

  stm32_gpio_init();
  stm32_clock_init();
}
 8003cd4:	bc30      	pop	{r4, r5}
  stm32_clock_init();
 8003cd6:	f7fd bdfb 	b.w	80018d0 <stm32_clock_init>
 8003cda:	bf00      	nop
 8003cdc:	58024400 	.word	0x58024400
 8003ce0:	fffff800 	.word	0xfffff800
 8003ce4:	3ffd1417 	.word	0x3ffd1417
 8003ce8:	58020000 	.word	0x58020000
 8003cec:	58020400 	.word	0x58020400
 8003cf0:	50cccccc 	.word	0x50cccccc
 8003cf4:	000aa770 	.word	0x000aa770
 8003cf8:	eaa8d7d6 	.word	0xeaa8d7d6
 8003cfc:	ff004fc0 	.word	0xff004fc0
 8003d00:	00666000 	.word	0x00666000
 8003d04:	cc880000 	.word	0xcc880000
 8003d08:	aaff7abf 	.word	0xaaff7abf
 8003d0c:	07ff0000 	.word	0x07ff0000
 8003d10:	000ccccc 	.word	0x000ccccc
 8003d14:	f2aaffff 	.word	0xf2aaffff
 8003d18:	58020c00 	.word	0x58020c00
 8003d1c:	f07fd03f 	.word	0xf07fd03f
 8003d20:	50000ccc 	.word	0x50000ccc
 8003d24:	af6a9fea 	.word	0xaf6a9fea
 8003d28:	ffffc01f 	.word	0xffffc01f
 8003d2c:	c00000cc 	.word	0xc00000cc
 8003d30:	ffdfdfff 	.word	0xffdfdfff
 8003d34:	ccccc055 	.word	0xccccc055
 8003d38:	58021800 	.word	0x58021800
 8003d3c:	ffdf1f3f 	.word	0xffdf1f3f
 8003d40:	00cc0ccc 	.word	0x00cc0ccc
 8003d44:	c555505c 	.word	0xc555505c
 8003d48:	00c0cc00 	.word	0x00c0cc00
 8003d4c:	58022000 	.word	0x58022000
 8003d50:	0045ffcc 	.word	0x0045ffcc
 8003d54:	ffff7baf 	.word	0xffff7baf
 8003d58:	ff71aabb 	.word	0xff71aabb
 8003d5c:	00000000 	.word	0x00000000

08003d60 <sdc_lld_is_card_inserted>:
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return true;
}
 8003d60:	2001      	movs	r0, #1
 8003d62:	4770      	bx	lr
	...

08003d70 <sdc_lld_is_write_protected>:
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return false;
}
 8003d70:	2000      	movs	r0, #0
 8003d72:	4770      	bx	lr
	...

08003d80 <boardInit>:
  RCC_C1->AHB3ENR |= mask;
 8003d80:	4b1c      	ldr	r3, [pc, #112]	; (8003df4 <boardInit+0x74>)
  uint64_t refresh_cycles = ((uint64_t)sdram_clk_hz * 64U) / 1000U / 8192U;
  uint32_t refresh_count = (refresh_cycles > 20U) ? (uint32_t)(refresh_cycles - 20U) : 1U;

  rccEnableFSMC(true);

  FMC_Bank5_6_R->SDCR[0] = FMC_SDCRx_NC_0 |
 8003d82:	f242 50d9 	movw	r0, #9689	; 0x25d9
                           FMC_SDCRx_NB |
                           FMC_SDCRx_CAS_0 | FMC_SDCRx_CAS_1 |
                           FMC_SDCRx_SDCLK_0 |
                           FMC_SDCRx_RPIPE_0;

  FMC_Bank5_6_R->SDTR[0] = ((t_mrd - 1U) << FMC_SDTRx_TMRD_Pos) |
 8003d86:	491c      	ldr	r1, [pc, #112]	; (8003df8 <boardInit+0x78>)
 8003d88:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8003d8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
void boardInit(void) {
 8003d90:	b510      	push	{r4, lr}
 8003d92:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    RCC_C1->AHB3LPENR |= mask;
 8003d96:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
  FMC_Bank5_6_R->SDCR[0] = FMC_SDCRx_NC_0 |
 8003d9a:	4c18      	ldr	r4, [pc, #96]	; (8003dfc <boardInit+0x7c>)
 8003d9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003da0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003da4:	2211      	movs	r2, #17
  (void)RCC_C1->AHB3LPENR;
 8003da6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
  FMC_Bank5_6_R->SDCR[0] = FMC_SDCRx_NC_0 |
 8003daa:	6420      	str	r0, [r4, #64]	; 0x40
  FMC_Bank5_6_R->SDTR[0] = ((t_mrd - 1U) << FMC_SDTRx_TMRD_Pos) |
 8003dac:	64a1      	str	r1, [r4, #72]	; 0x48
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dae:	6522      	str	r2, [r4, #80]	; 0x50
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003db0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003db2:	f013 0f06 	tst.w	r3, #6
 8003db6:	d1fb      	bne.n	8003db0 <boardInit+0x30>
  chSysPolledDelayX(cycles);
 8003db8:	f649 4040 	movw	r0, #40000	; 0x9c40
 8003dbc:	f000 f860 	bl	8003e80 <chSysPolledDelayX>
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dc0:	2312      	movs	r3, #18
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003dc2:	4a0e      	ldr	r2, [pc, #56]	; (8003dfc <boardInit+0x7c>)
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dc4:	6523      	str	r3, [r4, #80]	; 0x50
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003dc6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003dc8:	f013 0f06 	tst.w	r3, #6
 8003dcc:	d1fb      	bne.n	8003dc6 <boardInit+0x46>
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dce:	f240 1313 	movw	r3, #275	; 0x113
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003dd2:	490a      	ldr	r1, [pc, #40]	; (8003dfc <boardInit+0x7c>)
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dd4:	6513      	str	r3, [r2, #80]	; 0x50
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003dd6:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8003dd8:	f013 0f06 	tst.w	r3, #6
 8003ddc:	d1fb      	bne.n	8003dd6 <boardInit+0x56>
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <boardInit+0x80>)
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003de0:	4a06      	ldr	r2, [pc, #24]	; (8003dfc <boardInit+0x7c>)
  FMC_Bank5_6_R->SDCMR = ((mode << FMC_SDCMR_MODE_Pos) & FMC_SDCMR_MODE) |
 8003de2:	650b      	str	r3, [r1, #80]	; 0x50
  while (FMC_Bank5_6_R->SDSR & FMC_SDSR_MODES1) {
 8003de4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003de6:	f013 0f06 	tst.w	r3, #6
 8003dea:	d1fb      	bne.n	8003de4 <boardInit+0x64>

  sdram_send_command(3U, 8U, 0U);

  sdram_send_command(4U, 0U, sdram_mode);

  FMC_Bank5_6_R->SDRTR = (refresh_count << FMC_SDRTR_COUNT_Pos);
 8003dec:	f240 53f2 	movw	r3, #1522	; 0x5f2
 8003df0:	6553      	str	r3, [r2, #84]	; 0x54
}
 8003df2:	bd10      	pop	{r4, pc}
 8003df4:	58024400 	.word	0x58024400
 8003df8:	01115471 	.word	0x01115471
 8003dfc:	52004100 	.word	0x52004100
 8003e00:	00046014 	.word	0x00046014
	...

08003e10 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8003e10:	b530      	push	{r4, r5, lr}
 8003e12:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8003e14:	4d11      	ldr	r5, [pc, #68]	; (8003e5c <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8003e16:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8003e18:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 8003e1a:	4668      	mov	r0, sp
 8003e1c:	2404      	movs	r4, #4
 8003e1e:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 8003e20:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 8003e24:	f000 fc84 	bl	8004730 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8003e28:	4668      	mov	r0, sp
 8003e2a:	f000 fc91 	bl	8004750 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8003e2e:	4668      	mov	r0, sp
 8003e30:	f000 fc96 	bl	8004760 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8003e34:	3c01      	subs	r4, #1
 8003e36:	d1f7      	bne.n	8003e28 <chSysInit+0x18>
  tcp->offset = tm.best;
 8003e38:	9b00      	ldr	r3, [sp, #0]
 8003e3a:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8003e3c:	f000 fcf0 	bl	8004820 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8003e40:	f000 fd36 	bl	80048b0 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8003e44:	f000 fd54 	bl	80048f0 <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8003e48:	4905      	ldr	r1, [pc, #20]	; (8003e60 <chSysInit+0x50>)
 8003e4a:	4806      	ldr	r0, [pc, #24]	; (8003e64 <chSysInit+0x54>)
 8003e4c:	f000 fb28 	bl	80044a0 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8003e50:	2302      	movs	r3, #2
 8003e52:	702b      	strb	r3, [r5, #0]
 8003e54:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 8003e58:	b007      	add	sp, #28
 8003e5a:	bd30      	pop	{r4, r5, pc}
 8003e5c:	24000df0 	.word	0x24000df0
 8003e60:	08004f78 	.word	0x08004f78
 8003e64:	24000430 	.word	0x24000430
	...

08003e70 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8003e70:	f000 b996 	b.w	80041a0 <chVTDoTickI>
	...

08003e80 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8003e80:	4a03      	ldr	r2, [pc, #12]	; (8003e90 <chSysPolledDelayX+0x10>)
 8003e82:	6851      	ldr	r1, [r2, #4]
 8003e84:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8003e86:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8003e88:	4298      	cmp	r0, r3
 8003e8a:	d8fb      	bhi.n	8003e84 <chSysPolledDelayX+0x4>
  }
}
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	e0001000 	.word	0xe0001000
	...

08003ea0 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8003ea0:	4a02      	ldr	r2, [pc, #8]	; (8003eac <chRFCUCollectFaultsI+0xc>)
 8003ea2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8003ea4:	4303      	orrs	r3, r0
 8003ea6:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	24000430 	.word	0x24000430

08003eb0 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8003eb0:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003eb2:	4c0c      	ldr	r4, [pc, #48]	; (8003ee4 <trace_next.constprop.0+0x34>)
 8003eb4:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8003eb8:	f7fc fc0a 	bl	80006d0 <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8003ebc:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8003ec0:	f504 6109 	add.w	r1, r4, #2192	; 0x890
 8003ec4:	4a08      	ldr	r2, [pc, #32]	; (8003ee8 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003ec6:	6068      	str	r0, [r5, #4]
 8003ec8:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	f360 221f 	bfi	r2, r0, #8, #24
 8003ed0:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8003ed4:	f104 0290 	add.w	r2, r4, #144	; 0x90
 8003ed8:	428b      	cmp	r3, r1
 8003eda:	bf28      	it	cs
 8003edc:	4613      	movcs	r3, r2
 8003ede:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  }
}
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	24000430 	.word	0x24000430
 8003ee8:	e0001000 	.word	0xe0001000
 8003eec:	00000000 	.word	0x00000000

08003ef0 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	4907      	ldr	r1, [pc, #28]	; (8003f10 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003ef4:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003ef6:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 8003efa:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003efc:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003f00:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003f02:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003f04:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003f06:	f36f 0102 	bfc	r1, #0, #3
 8003f0a:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003f0c:	d1f6      	bne.n	8003efc <__trace_object_init+0xc>
  }
}
 8003f0e:	4770      	bx	lr
 8003f10:	0080ffff 	.word	0x0080ffff
	...

08003f20 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8003f20:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <__trace_ready+0x28>)
 8003f22:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003f26:	07d2      	lsls	r2, r2, #31
 8003f28:	d500      	bpl.n	8003f2c <__trace_ready+0xc>
 8003f2a:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003f2c:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
void __trace_ready(thread_t *tp, msg_t msg) {
 8003f30:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003f32:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8003f36:	00d3      	lsls	r3, r2, #3
 8003f38:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8003f3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003f40:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003f42:	bc10      	pop	{r4}
    trace_next(oip);
 8003f44:	f7ff bfb4 	b.w	8003eb0 <trace_next.constprop.0>
 8003f48:	24000430 	.word	0x24000430
 8003f4c:	00000000 	.word	0x00000000

08003f50 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8003f50:	4b0a      	ldr	r3, [pc, #40]	; (8003f7c <__trace_switch+0x2c>)
 8003f52:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003f56:	0792      	lsls	r2, r2, #30
 8003f58:	d500      	bpl.n	8003f5c <__trace_switch+0xc>
 8003f5a:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8003f5c:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003f5e:	f891 2024 	ldrb.w	r2, [r1, #36]	; 0x24
 8003f62:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8003f66:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8003f68:	6a89      	ldr	r1, [r1, #40]	; 0x28
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003f6a:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8003f6e:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003f72:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003f74:	bc10      	pop	{r4}
    trace_next(oip);
 8003f76:	f7ff bf9b 	b.w	8003eb0 <trace_next.constprop.0>
 8003f7a:	bf00      	nop
 8003f7c:	24000430 	.word	0x24000430

08003f80 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003f80:	4a0a      	ldr	r2, [pc, #40]	; (8003fac <__trace_isr_enter+0x2c>)
 8003f82:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_enter(const char *isr) {
 8003f86:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003f88:	f013 0404 	ands.w	r4, r3, #4
 8003f8c:	d000      	beq.n	8003f90 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8003f8e:	bd10      	pop	{r4, pc}
 8003f90:	2330      	movs	r3, #48	; 0x30
 8003f92:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8003f96:	2103      	movs	r1, #3
 8003f98:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003f9c:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8003f9e:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003fa0:	f7ff ff86 	bl	8003eb0 <trace_next.constprop.0>
 8003fa4:	f384 8811 	msr	BASEPRI, r4
}
 8003fa8:	bd10      	pop	{r4, pc}
 8003faa:	bf00      	nop
 8003fac:	24000430 	.word	0x24000430

08003fb0 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003fb0:	4a0a      	ldr	r2, [pc, #40]	; (8003fdc <__trace_isr_leave+0x2c>)
 8003fb2:	f8b2 3088 	ldrh.w	r3, [r2, #136]	; 0x88
void __trace_isr_leave(const char *isr) {
 8003fb6:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003fb8:	f013 0404 	ands.w	r4, r3, #4
 8003fbc:	d000      	beq.n	8003fc0 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8003fbe:	bd10      	pop	{r4, pc}
 8003fc0:	2330      	movs	r3, #48	; 0x30
 8003fc2:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8003fc6:	2104      	movs	r1, #4
 8003fc8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8003fcc:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8003fce:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003fd0:	f7ff ff6e 	bl	8003eb0 <trace_next.constprop.0>
 8003fd4:	f384 8811 	msr	BASEPRI, r4
}
 8003fd8:	bd10      	pop	{r4, pc}
 8003fda:	bf00      	nop
 8003fdc:	24000430 	.word	0x24000430

08003fe0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fe2:	4614      	mov	r4, r2
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8003fe4:	4d14      	ldr	r5, [pc, #80]	; (8004038 <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	460e      	mov	r6, r1
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 8003fea:	f105 0210 	add.w	r2, r5, #16
 8003fee:	2c02      	cmp	r4, #2
  vtlp->lasttime = now;
 8003ff0:	61e9      	str	r1, [r5, #28]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8003ff2:	f04f 0702 	mov.w	r7, #2
  dlp->delta      = delta;
 8003ff6:	6084      	str	r4, [r0, #8]
  dlp->prev       = dlhp;
 8003ff8:	bf38      	it	cc
 8003ffa:	2402      	movcc	r4, #2
 8003ffc:	6042      	str	r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 8003ffe:	692a      	ldr	r2, [r5, #16]
 8004000:	6002      	str	r2, [r0, #0]
  dlp->next->prev = dlp;
 8004002:	6050      	str	r0, [r2, #4]
  stStartAlarm(time);
 8004004:	1908      	adds	r0, r1, r4
  dlhp->next      = dlp;
 8004006:	612b      	str	r3, [r5, #16]
 8004008:	f7fc fb6a 	bl	80006e0 <stStartAlarm>
  return stGetCounter();
 800400c:	f7fc fb60 	bl	80006d0 <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8004010:	1b82      	subs	r2, r0, r6
 8004012:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8004014:	42a2      	cmp	r2, r4
 8004016:	d207      	bcs.n	8004028 <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004018:	2f02      	cmp	r7, #2
 800401a:	d800      	bhi.n	800401e <vt_insert_first.constprop.0+0x3e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800401c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800401e:	2001      	movs	r0, #1
}
 8004020:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004024:	f7ff bf3c 	b.w	8003ea0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004028:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 800402a:	1930      	adds	r0, r6, r4
 800402c:	4627      	mov	r7, r4
    now = newnow;
 800402e:	461e      	mov	r6, r3
 8004030:	f7fc fb66 	bl	8000700 <stSetAlarm>
  while (true) {
 8004034:	e7ea      	b.n	800400c <vt_insert_first.constprop.0+0x2c>
 8004036:	bf00      	nop
 8004038:	24000430 	.word	0x24000430
 800403c:	00000000 	.word	0x00000000

08004040 <vt_enqueue.constprop.0>:
#endif /* CH_CFG_ST_TIMEDELTA > 0 */

/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8004040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8004044:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80040e4 <vt_enqueue.constprop.0+0xa4>
 8004048:	4607      	mov	r7, r0
 800404a:	460e      	mov	r6, r1
  return stGetCounter();
 800404c:	f7fc fb40 	bl	80006d0 <stGetCounter>
 8004050:	464b      	mov	r3, r9
 8004052:	4680      	mov	r8, r0
 8004054:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8004058:	429d      	cmp	r5, r3
 800405a:	d037      	beq.n	80040cc <vt_enqueue.constprop.0+0x8c>
 800405c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8004060:	68ab      	ldr	r3, [r5, #8]
 8004062:	1b04      	subs	r4, r0, r4
      delta = delay;
 8004064:	1934      	adds	r4, r6, r4
 8004066:	bf28      	it	cs
 8004068:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 800406a:	42a3      	cmp	r3, r4
 800406c:	d815      	bhi.n	800409a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 800406e:	429c      	cmp	r4, r3
 8004070:	d904      	bls.n	800407c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8004072:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8004074:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8004076:	68ab      	ldr	r3, [r5, #8]
 8004078:	42a3      	cmp	r3, r4
 800407a:	d3fa      	bcc.n	8004072 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 800407c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800407e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8004082:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8004084:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8004088:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 800408a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 800408c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 800408e:	1b1b      	subs	r3, r3, r4
 8004090:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8004092:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8004096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (delay < currdelta) {
 800409a:	2e02      	cmp	r6, #2
    if (delta < vtlp->dlist.next->delta) {
 800409c:	f04f 0502 	mov.w	r5, #2
 80040a0:	bf38      	it	cc
 80040a2:	2602      	movcc	r6, #2
  stSetAlarm(time);
 80040a4:	eb08 0006 	add.w	r0, r8, r6
 80040a8:	f7fc fb2a 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 80040ac:	f7fc fb10 	bl	80006d0 <stGetCounter>
 80040b0:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 80040b4:	4546      	cmp	r6, r8
 80040b6:	d910      	bls.n	80040da <vt_enqueue.constprop.0+0x9a>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 80040b8:	2d02      	cmp	r5, #2
 80040ba:	d803      	bhi.n	80040c4 <vt_enqueue.constprop.0+0x84>
  dlp = dlhp->next;
 80040bc:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 80040c0:	68ab      	ldr	r3, [r5, #8]
 80040c2:	e7d4      	b.n	800406e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80040c4:	2001      	movs	r0, #1
 80040c6:	f7ff feeb 	bl	8003ea0 <chRFCUCollectFaultsI>
 80040ca:	e7f7      	b.n	80040bc <vt_enqueue.constprop.0+0x7c>
      vt_insert_first(vtlp, vtp, now, delay);
 80040cc:	4632      	mov	r2, r6
 80040ce:	4601      	mov	r1, r0
 80040d0:	4638      	mov	r0, r7
}
 80040d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 80040d6:	f7ff bf83 	b.w	8003fe0 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 80040da:	3501      	adds	r5, #1
    now = newnow;
 80040dc:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 80040de:	462e      	mov	r6, r5
  while (true) {
 80040e0:	e7e0      	b.n	80040a4 <vt_enqueue.constprop.0+0x64>
 80040e2:	bf00      	nop
 80040e4:	24000430 	.word	0x24000430
	...

080040f0 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 80040f0:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 80040f2:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 80040f4:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 80040f6:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 80040f8:	f7ff bfa2 	b.w	8004040 <vt_enqueue.constprop.0>
 80040fc:	0000      	movs	r0, r0
	...

08004100 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8004100:	b570      	push	{r4, r5, r6, lr}
  return (bool)(dlhp->next == dlp);
 8004102:	4c23      	ldr	r4, [pc, #140]	; (8004190 <chVTDoResetI+0x90>)
 8004104:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8004106:	4298      	cmp	r0, r3
 8004108:	d00d      	beq.n	8004126 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 800410a:	6803      	ldr	r3, [r0, #0]
 800410c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8004110:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8004112:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8004118:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 800411a:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 800411c:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8004120:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8004122:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004124:	bd70      	pop	{r4, r5, r6, pc}
  dlhp->next       = dlp->next;
 8004126:	6802      	ldr	r2, [r0, #0]
 8004128:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 800412a:	2100      	movs	r1, #0
 800412c:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 8004130:	6053      	str	r3, [r2, #4]
 8004132:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8004134:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004136:	429a      	cmp	r2, r3
 8004138:	d021      	beq.n	800417e <chVTDoResetI+0x7e>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 800413a:	6893      	ldr	r3, [r2, #8]
 800413c:	6881      	ldr	r1, [r0, #8]
 800413e:	440b      	add	r3, r1
 8004140:	6093      	str	r3, [r2, #8]
 8004142:	f7fc fac5 	bl	80006d0 <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8004146:	69e5      	ldr	r5, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8004148:	6923      	ldr	r3, [r4, #16]
 800414a:	4604      	mov	r4, r0
 800414c:	1b42      	subs	r2, r0, r5
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	4293      	cmp	r3, r2
 8004152:	d9e7      	bls.n	8004124 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8004154:	441d      	add	r5, r3
 8004156:	2602      	movs	r6, #2
 8004158:	1a2d      	subs	r5, r5, r0
 800415a:	42b5      	cmp	r5, r6
 800415c:	bf38      	it	cc
 800415e:	4635      	movcc	r5, r6
  stSetAlarm(time);
 8004160:	1960      	adds	r0, r4, r5
 8004162:	f7fc facd 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8004166:	f7fc fab3 	bl	80006d0 <stGetCounter>
 800416a:	1b04      	subs	r4, r0, r4
    if (likely(nowdelta < delay)) {
 800416c:	42a5      	cmp	r5, r4
 800416e:	d90a      	bls.n	8004186 <chVTDoResetI+0x86>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8004170:	2e02      	cmp	r6, #2
 8004172:	d9d7      	bls.n	8004124 <chVTDoResetI+0x24>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004174:	2001      	movs	r0, #1
}
 8004176:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800417a:	f7ff be91 	b.w	8003ea0 <chRFCUCollectFaultsI>
}
 800417e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  stStopAlarm();
 8004182:	f7fc bab5 	b.w	80006f0 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8004186:	3601      	adds	r6, #1
    now = newnow;
 8004188:	4604      	mov	r4, r0
    currdelta += (sysinterval_t)1;
 800418a:	4635      	mov	r5, r6
  while (true) {
 800418c:	e7e8      	b.n	8004160 <chVTDoResetI+0x60>
 800418e:	bf00      	nop
 8004190:	24000430 	.word	0x24000430
	...

080041a0 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 80041a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a4:	4e3c      	ldr	r6, [pc, #240]	; (8004298 <chVTDoTickI+0xf8>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 80041a6:	2700      	movs	r7, #0
 80041a8:	f04f 0930 	mov.w	r9, #48	; 0x30
 80041ac:	f106 0810 	add.w	r8, r6, #16
 80041b0:	e009      	b.n	80041c6 <chVTDoTickI+0x26>
 80041b2:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80041b6:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 80041ba:	4620      	mov	r0, r4
 80041bc:	4798      	blx	r3
 80041be:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80041c2:	6963      	ldr	r3, [r4, #20]
 80041c4:	b9ab      	cbnz	r3, 80041f2 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 80041c6:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 80041c8:	f7fc fa82 	bl	80006d0 <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80041cc:	69f3      	ldr	r3, [r6, #28]
 80041ce:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 80041d0:	68a2      	ldr	r2, [r4, #8]
 80041d2:	1ac1      	subs	r1, r0, r3
 80041d4:	428a      	cmp	r2, r1
 80041d6:	d82c      	bhi.n	8004232 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 80041d8:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 80041da:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80041de:	61f5      	str	r5, [r6, #28]
 80041e0:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80041e2:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80041e4:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80041e6:	6933      	ldr	r3, [r6, #16]
 80041e8:	4543      	cmp	r3, r8
 80041ea:	d1e2      	bne.n	80041b2 <chVTDoTickI+0x12>
  stStopAlarm();
 80041ec:	f7fc fa80 	bl	80006f0 <stStopAlarm>
}
 80041f0:	e7df      	b.n	80041b2 <chVTDoTickI+0x12>
  return stGetCounter();
 80041f2:	f7fc fa6d 	bl	80006d0 <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80041f6:	6963      	ldr	r3, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 80041f8:	eba0 0b05 	sub.w	fp, r0, r5
 80041fc:	4682      	mov	sl, r0
 80041fe:	455b      	cmp	r3, fp
 8004200:	d32f      	bcc.n	8004262 <chVTDoTickI+0xc2>
  return (bool)(dlhp == dlhp->next);
 8004202:	6931      	ldr	r1, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004204:	4541      	cmp	r1, r8
 8004206:	d03d      	beq.n	8004284 <chVTDoTickI+0xe4>
  while (likely(dlp->delta < delta)) {
 8004208:	688a      	ldr	r2, [r1, #8]
 800420a:	4293      	cmp	r3, r2
 800420c:	d904      	bls.n	8004218 <chVTDoTickI+0x78>
    dlp = dlp->next;
 800420e:	6809      	ldr	r1, [r1, #0]
    delta -= dlp->delta;
 8004210:	1a9b      	subs	r3, r3, r2
  while (likely(dlp->delta < delta)) {
 8004212:	688a      	ldr	r2, [r1, #8]
 8004214:	429a      	cmp	r2, r3
 8004216:	d3fa      	bcc.n	800420e <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 8004218:	684a      	ldr	r2, [r1, #4]
  dlp->delta      = delta;
 800421a:	60a3      	str	r3, [r4, #8]
  dlp->prev       = dlp->next->prev;
 800421c:	e9c4 1200 	strd	r1, r2, [r4]
  dlp->prev->next = dlp;
 8004220:	6014      	str	r4, [r2, #0]
  dlp->delta -= delta;
 8004222:	688a      	ldr	r2, [r1, #8]
  dlhp->prev      = dlp;
 8004224:	604c      	str	r4, [r1, #4]
  dlp->delta -= delta;
 8004226:	1ad2      	subs	r2, r2, r3
  dlhp->delta = (sysinterval_t)-1;
 8004228:	f04f 33ff 	mov.w	r3, #4294967295
  dlp->delta -= delta;
 800422c:	608a      	str	r2, [r1, #8]
  dlhp->delta = (sysinterval_t)-1;
 800422e:	61b3      	str	r3, [r6, #24]
}
 8004230:	e7c9      	b.n	80041c6 <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004232:	6931      	ldr	r1, [r6, #16]
 8004234:	4541      	cmp	r1, r8
 8004236:	d012      	beq.n	800425e <chVTDoTickI+0xbe>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8004238:	4413      	add	r3, r2
 800423a:	2702      	movs	r7, #2
  vtlp->lasttime += nowdelta;
 800423c:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 800423e:	1a1b      	subs	r3, r3, r0
 8004240:	42bb      	cmp	r3, r7
 8004242:	461e      	mov	r6, r3
 8004244:	60a3      	str	r3, [r4, #8]
 8004246:	bf38      	it	cc
 8004248:	463e      	movcc	r6, r7
  stSetAlarm(time);
 800424a:	19a8      	adds	r0, r5, r6
 800424c:	f7fc fa58 	bl	8000700 <stSetAlarm>
  return stGetCounter();
 8004250:	f7fc fa3e 	bl	80006d0 <stGetCounter>
 8004254:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8004256:	42ae      	cmp	r6, r5
 8004258:	d910      	bls.n	800427c <chVTDoTickI+0xdc>
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800425a:	2f02      	cmp	r7, #2
 800425c:	d809      	bhi.n	8004272 <chVTDoTickI+0xd2>

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800425e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8004262:	2002      	movs	r0, #2
 8004264:	f7ff fe1c 	bl	8003ea0 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 8004268:	6931      	ldr	r1, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 800426a:	4541      	cmp	r1, r8
 800426c:	d012      	beq.n	8004294 <chVTDoTickI+0xf4>
 800426e:	465b      	mov	r3, fp
 8004270:	e7ca      	b.n	8004208 <chVTDoTickI+0x68>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004272:	2001      	movs	r0, #1
}
 8004274:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004278:	f7ff be12 	b.w	8003ea0 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 800427c:	3701      	adds	r7, #1
    now = newnow;
 800427e:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8004280:	463e      	mov	r6, r7
  while (true) {
 8004282:	e7e2      	b.n	800424a <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 8004284:	442b      	add	r3, r5
 8004286:	1a1a      	subs	r2, r3, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8004288:	4651      	mov	r1, sl
 800428a:	4620      	mov	r0, r4
}
 800428c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8004290:	f7ff bea6 	b.w	8003fe0 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 8004294:	2200      	movs	r2, #0
 8004296:	e7f7      	b.n	8004288 <chVTDoTickI+0xe8>
 8004298:	24000430 	.word	0x24000430
 800429c:	00000000 	.word	0x00000000

080042a0 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 80042a0:	b510      	push	{r4, lr}
 80042a2:	2330      	movs	r3, #48	; 0x30
 80042a4:	460c      	mov	r4, r1
 80042a6:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 80042aa:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 80042ae:	2b0c      	cmp	r3, #12
 80042b0:	d810      	bhi.n	80042d4 <__sch_wakeup+0x34>
 80042b2:	e8df f003 	tbb	[pc, r3]
 80042b6:	0f2b      	.short	0x0f2b
 80042b8:	070b270f 	.word	0x070b270f
 80042bc:	0f0f0b0f 	.word	0x0f0f0b0f
 80042c0:	0f0f      	.short	0x0f0f
 80042c2:	0b          	.byte	0x0b
 80042c3:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 80042c4:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 80042c6:	6893      	ldr	r3, [r2, #8]
 80042c8:	3301      	adds	r3, #1
 80042ca:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 80042cc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80042d0:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80042d2:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 80042d4:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 80042d8:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 80042da:	62a1      	str	r1, [r4, #40]	; 0x28
  __trace_ready(tp, tp->u.rdymsg);
 80042dc:	f7ff fe20 	bl	8003f20 <__trace_ready>
  tp->state = CH_STATE_READY;
 80042e0:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80042e2:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 80042e4:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80042e6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 80042ea:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80042ec:	689a      	ldr	r2, [r3, #8]
 80042ee:	428a      	cmp	r2, r1
 80042f0:	d2fb      	bcs.n	80042ea <__sch_wakeup+0x4a>
  p->prev       = pqp->prev;
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	2100      	movs	r1, #0
  p->next       = pqp;
 80042f6:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80042f8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80042fa:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80042fc:	605c      	str	r4, [r3, #4]
 80042fe:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8004302:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8004304:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]
    break;
 800430a:	e7e3      	b.n	80042d4 <__sch_wakeup+0x34>
 800430c:	2300      	movs	r3, #0
 800430e:	f383 8811 	msr	BASEPRI, r3
}
 8004312:	bd10      	pop	{r4, pc}
	...

08004320 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 8004320:	b510      	push	{r4, lr}
 8004322:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 8004324:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004326:	f7ff fdfb 	bl	8003f20 <__trace_ready>
  tp->state = CH_STATE_READY;
 800432a:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 800432c:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio >= p->prio));
 800432e:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004330:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004334:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	428a      	cmp	r2, r1
 800433a:	d2fb      	bcs.n	8004334 <chSchReadyI+0x14>
  p->prev       = pqp->prev;
 800433c:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 800433e:	4620      	mov	r0, r4
  p->next       = pqp;
 8004340:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004342:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004344:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004346:	605c      	str	r4, [r3, #4]
 8004348:	bd10      	pop	{r4, pc}
 800434a:	bf00      	nop
 800434c:	0000      	movs	r0, r0
	...

08004350 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 8004350:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004352:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <chSchGoSleepS+0x30>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004354:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004356:	681c      	ldr	r4, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004358:	68dd      	ldr	r5, [r3, #12]
  otp->state = newstate;
 800435a:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800435e:	4620      	mov	r0, r4
  pqp->next       = p->next;
 8004360:	6822      	ldr	r2, [r4, #0]
  pqp->next->prev = pqp;
 8004362:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004364:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004366:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  chSysSwitch(ntp, otp);
 800436a:	4629      	mov	r1, r5
  __instance_set_currthread(oip, ntp);
 800436c:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 800436e:	f7ff fdef 	bl	8003f50 <__trace_switch>
 8004372:	4629      	mov	r1, r5
 8004374:	4620      	mov	r0, r4
}
 8004376:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 800437a:	f7fc b821 	b.w	80003c0 <__port_switch>
 800437e:	bf00      	nop
 8004380:	24000430 	.word	0x24000430
	...

08004390 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8004390:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8004392:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8004394:	4c1c      	ldr	r4, [pc, #112]	; (8004408 <chSchGoSleepTimeoutS+0x78>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8004396:	b087      	sub	sp, #28
 8004398:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 800439a:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 800439c:	d01f      	beq.n	80043de <chSchGoSleepTimeoutS+0x4e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 800439e:	4633      	mov	r3, r6
 80043a0:	4a1a      	ldr	r2, [pc, #104]	; (800440c <chSchGoSleepTimeoutS+0x7c>)
 80043a2:	4668      	mov	r0, sp
 80043a4:	f7ff fea4 	bl	80040f0 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 80043a8:	68e7      	ldr	r7, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 80043aa:	2201      	movs	r2, #1
  otp->state = newstate;
 80043ac:	f887 5024 	strb.w	r5, [r7, #36]	; 0x24
  chSysSwitch(ntp, otp);
 80043b0:	4639      	mov	r1, r7
  ch_priority_queue_t *p = pqp->next;
 80043b2:	6825      	ldr	r5, [r4, #0]
  pqp->next       = p->next;
 80043b4:	682b      	ldr	r3, [r5, #0]
 80043b6:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 80043b8:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 80043ba:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
  pqp->next       = p->next;
 80043be:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 80043c0:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 80043c2:	f7ff fdc5 	bl	8003f50 <__trace_switch>
 80043c6:	4639      	mov	r1, r7
 80043c8:	4628      	mov	r0, r5
 80043ca:	f7fb fff9 	bl	80003c0 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 80043ce:	9b00      	ldr	r3, [sp, #0]
 80043d0:	b113      	cbz	r3, 80043d8 <chSchGoSleepTimeoutS+0x48>
      chVTDoResetI(&vt);
 80043d2:	4668      	mov	r0, sp
 80043d4:	f7ff fe94 	bl	8004100 <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 80043d8:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 80043da:	b007      	add	sp, #28
 80043dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 80043de:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 80043e0:	2201      	movs	r2, #1
  otp->state = newstate;
 80043e2:	f886 0024 	strb.w	r0, [r6, #36]	; 0x24
  chSysSwitch(ntp, otp);
 80043e6:	4631      	mov	r1, r6
  pqp->next       = p->next;
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 80043ec:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 80043ee:	f887 2024 	strb.w	r2, [r7, #36]	; 0x24
  pqp->next       = p->next;
 80043f2:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 80043f4:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 80043f6:	f7ff fdab 	bl	8003f50 <__trace_switch>
 80043fa:	4638      	mov	r0, r7
 80043fc:	4631      	mov	r1, r6
 80043fe:	f7fb ffdf 	bl	80003c0 <__port_switch>
}
 8004402:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004404:	b007      	add	sp, #28
 8004406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004408:	24000430 	.word	0x24000430
 800440c:	080042a1 	.word	0x080042a1

08004410 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004410:	4b04      	ldr	r3, [pc, #16]	; (8004424 <chSchIsPreemptionRequired+0x14>)
 8004412:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004414:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8004416:	6890      	ldr	r0, [r2, #8]
 8004418:	689b      	ldr	r3, [r3, #8]
#endif
}
 800441a:	4298      	cmp	r0, r3
 800441c:	bf94      	ite	ls
 800441e:	2000      	movls	r0, #0
 8004420:	2001      	movhi	r0, #1
 8004422:	4770      	bx	lr
 8004424:	24000430 	.word	0x24000430
	...

08004430 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8004430:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 8004432:	4b13      	ldr	r3, [pc, #76]	; (8004480 <chSchDoPreemption+0x50>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 8004434:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 8004436:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004438:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 800443a:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 800443c:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 800443e:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004440:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004442:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
  __trace_ready(tp, tp->u.rdymsg);
 8004446:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  __instance_set_currthread(oip, ntp);
 8004448:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 800444a:	f7ff fd69 	bl	8003f20 <__trace_ready>
  tp->state = CH_STATE_READY;
 800444e:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8004450:	69a3      	ldr	r3, [r4, #24]
  } while (unlikely(pqp->prio > p->prio));
 8004452:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 8004454:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    pqp = pqp->next;
 8004458:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	428a      	cmp	r2, r1
 800445e:	d8fb      	bhi.n	8004458 <chSchDoPreemption+0x28>
  p->prev       = pqp->prev;
 8004460:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8004462:	4621      	mov	r1, r4
  p->next       = pqp;
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 8004468:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 800446a:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 800446c:	605c      	str	r4, [r3, #4]
 800446e:	f7ff fd6f 	bl	8003f50 <__trace_switch>
 8004472:	4621      	mov	r1, r4
 8004474:	4628      	mov	r0, r5
}
 8004476:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 800447a:	f7fb bfa1 	b.w	80003c0 <__port_switch>
 800447e:	bf00      	nop
 8004480:	24000430 	.word	0x24000430
	...

08004490 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8004490:	e7fe      	b.n	8004490 <__idle_thread>
 8004492:	bf00      	nop
	...

080044a0 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 80044a0:	b570      	push	{r4, r5, r6, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <chInstanceObjectInit+0x88>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 80044a4:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 80044a6:	4604      	mov	r4, r0
 80044a8:	b086      	sub	sp, #24

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80044aa:	6381      	str	r1, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 80044ac:	460e      	mov	r6, r1
  oip->core_id = core_id;
 80044ae:	6305      	str	r5, [r0, #48]	; 0x30
  ch_system.instances[core_id] = oip;
 80044b0:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 80044b2:	f000 fa5d 	bl	8004970 <port_init>
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {

  ch_dlist_init(&vtlp->dlist);
 80044b6:	f104 0310 	add.w	r3, r4, #16
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 80044ba:	f104 0228 	add.w	r2, r4, #40	; 0x28
  pqp->prio = (tprio_t)0;
 80044be:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 80044c0:	6365      	str	r5, [r4, #52]	; 0x34
  dlhp->prev  = dlhp;
 80044c2:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 80044c6:	f04f 33ff 	mov.w	r3, #4294967295
  qp->prev = qp;
 80044ca:	e9c4 220a 	strd	r2, r2, [r4, #40]	; 0x28
  dlhp->delta = (sysinterval_t)-1;
 80044ce:	e9c4 3506 	strd	r3, r5, [r4, #24]
  pqp->prev = pqp;
 80044d2:	e9c4 4400 	strd	r4, r4, [r4]
 80044d6:	f7fc f8fb 	bl	80006d0 <stGetCounter>
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80044da:	462b      	mov	r3, r5
 80044dc:	4602      	mov	r2, r0
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 80044de:	f104 0088 	add.w	r0, r4, #136	; 0x88
 80044e2:	e9c4 2308 	strd	r2, r3, [r4, #32]
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 80044e6:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
 80044ea:	f7ff fd01 	bl	8003ef0 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80044ee:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 80044f2:	2380      	movs	r3, #128	; 0x80
 80044f4:	4a0d      	ldr	r2, [pc, #52]	; (800452c <chInstanceObjectInit+0x8c>)
 80044f6:	4620      	mov	r0, r4
 80044f8:	f000 f822 	bl	8004540 <__thd_object_init>
#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80044fc:	2201      	movs	r2, #1
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 80044fe:	4603      	mov	r3, r0
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004500:	6871      	ldr	r1, [r6, #4]
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 8004502:	9203      	str	r2, [sp, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 8004504:	4668      	mov	r0, sp
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004506:	60e3      	str	r3, [r4, #12]
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    thread_descriptor_t idle_descriptor = {
 800450c:	4a08      	ldr	r2, [pc, #32]	; (8004530 <chInstanceObjectInit+0x90>)
  oip->rlist.current->wabase = oicp->mainthread_base;
 800450e:	6219      	str	r1, [r3, #32]
    thread_descriptor_t idle_descriptor = {
 8004510:	9200      	str	r2, [sp, #0]
 8004512:	4b08      	ldr	r3, [pc, #32]	; (8004534 <chInstanceObjectInit+0x94>)
 8004514:	9505      	str	r5, [sp, #20]
 8004516:	9304      	str	r3, [sp, #16]
 8004518:	e9d6 1203 	ldrd	r1, r2, [r6, #12]
 800451c:	e9cd 1201 	strd	r1, r2, [sp, #4]
    (void) chThdCreateI(&idle_descriptor);
 8004520:	f000 f876 	bl	8004610 <chThdCreateI>
  }
#endif
}
 8004524:	b006      	add	sp, #24
 8004526:	bd70      	pop	{r4, r5, r6, pc}
 8004528:	24000df0 	.word	0x24000df0
 800452c:	08004f94 	.word	0x08004f94
 8004530:	08004f8c 	.word	0x08004f8c
 8004534:	08004491 	.word	0x08004491
	...

08004540 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8004540:	b410      	push	{r4}
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
  tp->mtxlist           = NULL;
 8004542:	2400      	movs	r4, #0
  tp->hdr.pqueue.prio   = prio;
 8004544:	608b      	str	r3, [r1, #8]
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
  tp->name              = name;
 8004546:	61ca      	str	r2, [r1, #28]
  REG_INSERT(oip, tp);
 8004548:	f101 0210 	add.w	r2, r1, #16
  tp->epending          = (eventmask_t)0;
 800454c:	638c      	str	r4, [r1, #56]	; 0x38
  tp->owner             = oip;
 800454e:	6188      	str	r0, [r1, #24]
  tp->mtxlist           = NULL;
 8004550:	e9c1 430f 	strd	r4, r3, [r1, #60]	; 0x3c
  tp->state             = CH_STATE_WTSTART;
 8004554:	2402      	movs	r4, #2
  tp->refs              = (trefs_t)1;
 8004556:	2301      	movs	r3, #1
  tp->state             = CH_STATE_WTSTART;
 8004558:	848c      	strh	r4, [r1, #36]	; 0x24
  REG_INSERT(oip, tp);
 800455a:	f100 0428 	add.w	r4, r0, #40	; 0x28
  tp->refs              = (trefs_t)1;
 800455e:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
  p->prev       = qp->prev;
 8004562:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004564:	e9c1 4304 	strd	r4, r3, [r1, #16]
  p->prev->next = p;
 8004568:	601a      	str	r2, [r3, #0]
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 800456a:	f101 042c 	add.w	r4, r1, #44	; 0x2c
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 800456e:	f101 0330 	add.w	r3, r1, #48	; 0x30
  qp->prev      = p;
 8004572:	62c2      	str	r2, [r0, #44]	; 0x2c
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
}
 8004574:	4608      	mov	r0, r1
  qp->prev = qp;
 8004576:	634b      	str	r3, [r1, #52]	; 0x34
  qp->next = qp;
 8004578:	e9c1 430b 	strd	r4, r3, [r1, #44]	; 0x2c
 800457c:	bc10      	pop	{r4}
 800457e:	4770      	bx	lr

08004580 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8004580:	b570      	push	{r4, r5, r6, lr}
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8004582:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
  tp->wabase = tdp->wbase;
 8004586:	6845      	ldr	r5, [r0, #4]
  tp->flags             = CH_FLAG_MODE_STATIC;
 8004588:	2100      	movs	r1, #0
  tp->owner             = oip;
 800458a:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <chThdCreateSuspendedI+0x80>)
  tp->state             = CH_STATE_WTSTART;
 800458c:	f04f 0e02 	mov.w	lr, #2
  tp->wabase = tdp->wbase;
 8004590:	f843 5c28 	str.w	r5, [r3, #-40]
  tp->refs              = (trefs_t)1;
 8004594:	f04f 0c01 	mov.w	ip, #1
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004598:	6905      	ldr	r5, [r0, #16]
 800459a:	4e1a      	ldr	r6, [pc, #104]	; (8004604 <chThdCreateSuspendedI+0x84>)
 800459c:	f843 5c6c 	str.w	r5, [r3, #-108]
 80045a0:	6945      	ldr	r5, [r0, #20]
 80045a2:	f843 6c4c 	str.w	r6, [r3, #-76]
 80045a6:	f843 5c68 	str.w	r5, [r3, #-104]
  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 80045aa:	6805      	ldr	r5, [r0, #0]
  REG_INSERT(oip, tp);
 80045ac:	f1a3 0038 	sub.w	r0, r3, #56	; 0x38
  tp->flags             = CH_FLAG_MODE_STATIC;
 80045b0:	f803 1c23 	strb.w	r1, [r3, #-35]
  tp->state             = CH_STATE_WTSTART;
 80045b4:	f803 ec24 	strb.w	lr, [r3, #-36]
  tp->refs              = (trefs_t)1;
 80045b8:	f803 cc22 	strb.w	ip, [r3, #-34]
  tp->hdr.pqueue.prio   = prio;
 80045bc:	f843 4c40 	str.w	r4, [r3, #-64]
  tp->realprio          = prio;
 80045c0:	f843 4c08 	str.w	r4, [r3, #-8]
  p->prev       = qp->prev;
 80045c4:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  tp->name              = name;
 80045c6:	f843 5c2c 	str.w	r5, [r3, #-44]
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 80045ca:	f1a3 056c 	sub.w	r5, r3, #108	; 0x6c
 80045ce:	f843 4c34 	str.w	r4, [r3, #-52]
 80045d2:	f843 5c3c 	str.w	r5, [r3, #-60]
  p->next       = qp;
 80045d6:	f102 0528 	add.w	r5, r2, #40	; 0x28
  tp->owner             = oip;
 80045da:	f843 2c30 	str.w	r2, [r3, #-48]
 80045de:	f843 5c38 	str.w	r5, [r3, #-56]
  tp->epending          = (eventmask_t)0;
 80045e2:	e943 1104 	strd	r1, r1, [r3, #-16]
  p->prev->next = p;
 80045e6:	6020      	str	r0, [r4, #0]
  ch_queue_init(&tp->msgqueue);
 80045e8:	f1a3 0118 	sub.w	r1, r3, #24
  ch_list_init(&tp->waiting);
 80045ec:	f1a3 041c 	sub.w	r4, r3, #28
  qp->prev      = p;
 80045f0:	62d0      	str	r0, [r2, #44]	; 0x2c
}
 80045f2:	f1a3 0048 	sub.w	r0, r3, #72	; 0x48
  qp->prev = qp;
 80045f6:	f843 1c14 	str.w	r1, [r3, #-20]
  lp->next = lp;
 80045fa:	e943 4107 	strd	r4, r1, [r3, #-28]
 80045fe:	bd70      	pop	{r4, r5, r6, pc}
 8004600:	24000430 	.word	0x24000430
 8004604:	080003d1 	.word	0x080003d1
	...

08004610 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8004610:	b508      	push	{r3, lr}

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004612:	f7ff ffb5 	bl	8004580 <chThdCreateSuspendedI>
}
 8004616:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 800461a:	f7ff be81 	b.w	8004320 <chSchReadyI>
 800461e:	bf00      	nop

08004620 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8004620:	b538      	push	{r3, r4, r5, lr}
 8004622:	2330      	movs	r3, #48	; 0x30
 8004624:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 8004628:	4b12      	ldr	r3, [pc, #72]	; (8004674 <chThdExit+0x54>)
 800462a:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 800462c:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  return (bool)(lp->next != lp);
 8004630:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  currtp->u.exitcode = msg;
 8004632:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004634:	429d      	cmp	r5, r3
 8004636:	d107      	bne.n	8004648 <chThdExit+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004638:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800463c:	b183      	cbz	r3, 8004660 <chThdExit+0x40>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 800463e:	200f      	movs	r0, #15
}
 8004640:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 8004644:	f7ff be84 	b.w	8004350 <chSchGoSleepS>
  lp->next = p->next;
 8004648:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 800464a:	4618      	mov	r0, r3
 800464c:	62e2      	str	r2, [r4, #44]	; 0x2c
 800464e:	f7ff fe67 	bl	8004320 <chSchReadyI>
  return (bool)(lp->next != lp);
 8004652:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8004654:	42ab      	cmp	r3, r5
 8004656:	d1f7      	bne.n	8004648 <chThdExit+0x28>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8004658:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1ee      	bne.n	800463e <chThdExit+0x1e>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8004660:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004664:	079b      	lsls	r3, r3, #30
 8004666:	d1ea      	bne.n	800463e <chThdExit+0x1e>
  p->prev->next = p->next;
 8004668:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800466c:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800466e:	605a      	str	r2, [r3, #4]
  return p;
 8004670:	e7e5      	b.n	800463e <chThdExit+0x1e>
 8004672:	bf00      	nop
 8004674:	24000430 	.word	0x24000430
	...

08004680 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004680:	b508      	push	{r3, lr}
 8004682:	4601      	mov	r1, r0
 8004684:	2330      	movs	r3, #48	; 0x30
 8004686:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 800468a:	2008      	movs	r0, #8
 800468c:	f7ff fe80 	bl	8004390 <chSchGoSleepTimeoutS>
 8004690:	2300      	movs	r3, #0
 8004692:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 8004696:	bd08      	pop	{r3, pc}
	...

080046a0 <chThdSuspendTimeoutS>:
  return __sch_get_currthread();
 80046a0:	4a05      	ldr	r2, [pc, #20]	; (80046b8 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 80046a2:	4603      	mov	r3, r0
 80046a4:	68d2      	ldr	r2, [r2, #12]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80046a6:	b121      	cbz	r1, 80046b2 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 80046a8:	6002      	str	r2, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80046aa:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 80046ac:	6293      	str	r3, [r2, #40]	; 0x28
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 80046ae:	f7ff be6f 	b.w	8004390 <chSchGoSleepTimeoutS>
}
 80046b2:	f04f 30ff 	mov.w	r0, #4294967295
 80046b6:	4770      	bx	lr
 80046b8:	24000430 	.word	0x24000430
 80046bc:	00000000 	.word	0x00000000

080046c0 <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 80046c0:	4603      	mov	r3, r0

  if (*trp != NULL) {
 80046c2:	6800      	ldr	r0, [r0, #0]
 80046c4:	b120      	cbz	r0, 80046d0 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 80046c6:	2200      	movs	r2, #0
 80046c8:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 80046ca:	6281      	str	r1, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 80046cc:	f7ff be28 	b.w	8004320 <chSchReadyI>
  }
}
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
	...

080046e0 <chThdEnqueueTimeoutS>:
 80046e0:	4a08      	ldr	r2, [pc, #32]	; (8004704 <chThdEnqueueTimeoutS+0x24>)
 80046e2:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80046e4:	b151      	cbz	r1, 80046fc <chThdEnqueueTimeoutS+0x1c>
 80046e6:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 80046e8:	b410      	push	{r4}
  p->prev       = qp->prev;
 80046ea:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 80046ec:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80046ee:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 80046f0:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 80046f2:	6022      	str	r2, [r4, #0]
}
 80046f4:	bc10      	pop	{r4}
  qp->prev      = p;
 80046f6:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80046f8:	f7ff be4a 	b.w	8004390 <chSchGoSleepTimeoutS>
}
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	24000430 	.word	0x24000430
	...

08004710 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004710:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004712:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004714:	4283      	cmp	r3, r0
 8004716:	d005      	beq.n	8004724 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004718:	6802      	ldr	r2, [r0, #0]
 800471a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 800471c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800471e:	6281      	str	r1, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8004720:	f7ff bdfe 	b.w	8004320 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
	...

08004730 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8004730:	b430      	push	{r4, r5}

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 8004732:	2300      	movs	r3, #0
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 8004734:	2400      	movs	r4, #0
 8004736:	2500      	movs	r5, #0
  tmp->best       = (rtcnt_t)-1;
 8004738:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->cumulative = (rttime_t)0;
 800473c:	e9c0 4504 	strd	r4, r5, [r0, #16]
  tmp->worst      = (rtcnt_t)0;
 8004740:	e9c0 2300 	strd	r2, r3, [r0]
}
 8004744:	bc30      	pop	{r4, r5}
  tmp->n          = (ucnt_t)0;
 8004746:	e9c0 3302 	strd	r3, r3, [r0, #8]
}
 800474a:	4770      	bx	lr
 800474c:	0000      	movs	r0, r0
	...

08004750 <chTMStartMeasurementX>:
 8004750:	4b01      	ldr	r3, [pc, #4]	; (8004758 <chTMStartMeasurementX+0x8>)
 8004752:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8004754:	6083      	str	r3, [r0, #8]
}
 8004756:	4770      	bx	lr
 8004758:	e0001000 	.word	0xe0001000
 800475c:	00000000 	.word	0x00000000

08004760 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8004760:	4a0e      	ldr	r2, [pc, #56]	; (800479c <chTMStopMeasurementX+0x3c>)
 8004762:	4b0f      	ldr	r3, [pc, #60]	; (80047a0 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8004764:	6881      	ldr	r1, [r0, #8]
 8004766:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8004768:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 800476a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800476c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 800476e:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 8004770:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 8004772:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8004774:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 8004776:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 8004778:	18d2      	adds	r2, r2, r3
 800477a:	6102      	str	r2, [r0, #16]
 800477c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8004780:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 8004782:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 8004784:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8004786:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8004788:	bf88      	it	hi
 800478a:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 800478c:	4293      	cmp	r3, r2
  tmp->n++;
 800478e:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004792:	bf38      	it	cc
 8004794:	6003      	strcc	r3, [r0, #0]
}
 8004796:	bc10      	pop	{r4}
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	24000df0 	.word	0x24000df0
 80047a0:	e0001000 	.word	0xe0001000
	...

080047b0 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 80047b0:	2300      	movs	r3, #0
  qp->prev = qp;
 80047b2:	e9c0 0000 	strd	r0, r0, [r0]
 80047b6:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	0000      	movs	r0, r0
	...

080047c0 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 80047c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 80047c2:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 80047c4:	42a0      	cmp	r0, r4
 80047c6:	d021      	beq.n	800480c <chEvtBroadcastFlagsI+0x4c>
 80047c8:	4607      	mov	r7, r0
 80047ca:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 80047cc:	2600      	movs	r6, #0
 80047ce:	e004      	b.n	80047da <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80047d0:	2a0b      	cmp	r2, #11
 80047d2:	d01c      	beq.n	800480e <chEvtBroadcastFlagsI+0x4e>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 80047d4:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 80047d6:	42a7      	cmp	r7, r4
 80047d8:	d018      	beq.n	800480c <chEvtBroadcastFlagsI+0x4c>
    elp->flags |= flags;
 80047da:	68e3      	ldr	r3, [r4, #12]
 80047dc:	432b      	orrs	r3, r5
 80047de:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 80047e0:	b115      	cbz	r5, 80047e8 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 80047e2:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 80047e4:	421d      	tst	r5, r3
 80047e6:	d0f5      	beq.n	80047d4 <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 80047e8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
 80047ec:	6b81      	ldr	r1, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 80047ee:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
  tp->epending |= events;
 80047f2:	430b      	orrs	r3, r1
  if (((tp->state == CH_STATE_WTOREVT) &&
 80047f4:	2a0a      	cmp	r2, #10
  tp->epending |= events;
 80047f6:	6383      	str	r3, [r0, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 80047f8:	d1ea      	bne.n	80047d0 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 80047fa:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (((tp->state == CH_STATE_WTOREVT) &&
 80047fc:	4213      	tst	r3, r2
 80047fe:	d0e9      	beq.n	80047d4 <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004800:	6286      	str	r6, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 8004802:	f7ff fd8d 	bl	8004320 <chSchReadyI>
    elp = elp->next;
 8004806:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 8004808:	42a7      	cmp	r7, r4
 800480a:	d1e6      	bne.n	80047da <chEvtBroadcastFlagsI+0x1a>
  }
}
 800480c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 800480e:	6a82      	ldr	r2, [r0, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004810:	439a      	bics	r2, r3
 8004812:	d1df      	bne.n	80047d4 <chEvtBroadcastFlagsI+0x14>
 8004814:	e7f4      	b.n	8004800 <chEvtBroadcastFlagsI+0x40>
 8004816:	bf00      	nop
	...

08004820 <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8004820:	4b02      	ldr	r3, [pc, #8]	; (800482c <__core_init+0xc>)
 8004822:	4903      	ldr	r1, [pc, #12]	; (8004830 <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004824:	4a03      	ldr	r2, [pc, #12]	; (8004834 <__core_init+0x14>)
 8004826:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 800482a:	4770      	bx	lr
 800482c:	24000dfc 	.word	0x24000dfc
 8004830:	24000e68 	.word	0x24000e68
 8004834:	24080000 	.word	0x24080000
	...

08004840 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004840:	4b08      	ldr	r3, [pc, #32]	; (8004864 <chCoreAllocFromTopI+0x24>)
 8004842:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8004844:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004846:	685c      	ldr	r4, [r3, #4]
 8004848:	1a20      	subs	r0, r4, r0
 800484a:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800484c:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 800484e:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004850:	428a      	cmp	r2, r1
 8004852:	d304      	bcc.n	800485e <chCoreAllocFromTopI+0x1e>
 8004854:	42a2      	cmp	r2, r4
 8004856:	d802      	bhi.n	800485e <chCoreAllocFromTopI+0x1e>
  }

  ch_memcore.topmem = prev;

  return p;
}
 8004858:	bc10      	pop	{r4}
  ch_memcore.topmem = prev;
 800485a:	605a      	str	r2, [r3, #4]
}
 800485c:	4770      	bx	lr
    return NULL;
 800485e:	2000      	movs	r0, #0
}
 8004860:	bc10      	pop	{r4}
 8004862:	4770      	bx	lr
 8004864:	24000dfc 	.word	0x24000dfc
	...

08004870 <chCoreAllocFromTop>:
 8004870:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8004872:	b410      	push	{r4}
 8004874:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004878:	4b0b      	ldr	r3, [pc, #44]	; (80048a8 <chCoreAllocFromTop+0x38>)
 800487a:	4249      	negs	r1, r1
 800487c:	685c      	ldr	r4, [r3, #4]
 800487e:	1a20      	subs	r0, r4, r0
 8004880:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004882:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 8004884:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8004886:	428a      	cmp	r2, r1
 8004888:	d307      	bcc.n	800489a <chCoreAllocFromTop+0x2a>
 800488a:	4294      	cmp	r4, r2
 800488c:	d305      	bcc.n	800489a <chCoreAllocFromTop+0x2a>
  ch_memcore.topmem = prev;
 800488e:	605a      	str	r2, [r3, #4]
 8004890:	2300      	movs	r3, #0
 8004892:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8004896:	bc10      	pop	{r4}
 8004898:	4770      	bx	lr
    return NULL;
 800489a:	2000      	movs	r0, #0
 800489c:	2300      	movs	r3, #0
 800489e:	f383 8811 	msr	BASEPRI, r3
}
 80048a2:	bc10      	pop	{r4}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	24000dfc 	.word	0x24000dfc
 80048ac:	00000000 	.word	0x00000000

080048b0 <__heap_init>:
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 80048b0:	4b04      	ldr	r3, [pc, #16]	; (80048c4 <__heap_init+0x14>)
  H_NEXT(&default_heap.header) = NULL;
 80048b2:	2200      	movs	r2, #0
  default_heap.provider = chCoreAllocAlignedWithOffset;
 80048b4:	4904      	ldr	r1, [pc, #16]	; (80048c8 <__heap_init+0x18>)
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80048b6:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 80048ba:	609a      	str	r2, [r3, #8]
  default_heap.provider = chCoreAllocAlignedWithOffset;
 80048bc:	e9c3 1200 	strd	r1, r2, [r3]
  chMtxObjectInit(&default_heap.mtx);
 80048c0:	f7ff bf76 	b.w	80047b0 <chMtxObjectInit>
 80048c4:	24000e04 	.word	0x24000e04
 80048c8:	08004871 	.word	0x08004871
 80048cc:	00000000 	.word	0x00000000

080048d0 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80048d0:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80048d2:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 80048d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 80048d8:	e9c0 4100 	strd	r4, r1, [r0]
}
 80048dc:	bc10      	pop	{r4}
 80048de:	4770      	bx	lr

080048e0 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 80048e0:	2200      	movs	r2, #0
 80048e2:	f7ff bfad 	b.w	8004840 <chCoreAllocFromTopI>
 80048e6:	bf00      	nop
	...

080048f0 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 80048f0:	b538      	push	{r3, r4, r5, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 80048f2:	4c12      	ldr	r4, [pc, #72]	; (800493c <__factory_init+0x4c>)
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 80048f4:	4d12      	ldr	r5, [pc, #72]	; (8004940 <__factory_init+0x50>)
 80048f6:	4620      	mov	r0, r4
 80048f8:	f7ff ff5a 	bl	80047b0 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 80048fc:	f104 0110 	add.w	r1, r4, #16
 8004900:	462b      	mov	r3, r5
 8004902:	2204      	movs	r2, #4
 8004904:	6121      	str	r1, [r4, #16]
 8004906:	2114      	movs	r1, #20
 8004908:	1860      	adds	r0, r4, r1
 800490a:	f7ff ffe1 	bl	80048d0 <chPoolObjectInitAligned>
 800490e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004912:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004916:	462b      	mov	r3, r5
 8004918:	2204      	movs	r2, #4
 800491a:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 800491e:	211c      	movs	r1, #28
 8004920:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 8004924:	f7ff ffd4 	bl	80048d0 <chPoolObjectInitAligned>
 8004928:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 800492c:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8004930:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004934:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 8004938:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 800493a:	bd38      	pop	{r3, r4, r5, pc}
 800493c:	24000e20 	.word	0x24000e20
 8004940:	080048e1 	.word	0x080048e1
	...

08004950 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004950:	f3ef 8309 	mrs	r3, PSP
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8004954:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004956:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800495a:	2300      	movs	r3, #0
 800495c:	f383 8811 	msr	BASEPRI, r3
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
	...

08004970 <port_init>:
 8004970:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 8004974:	b500      	push	{lr}
 8004976:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 800497a:	b662      	cpsie	i
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800497c:	4b0e      	ldr	r3, [pc, #56]	; (80049b8 <port_init+0x48>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800497e:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 8004982:	490e      	ldr	r1, [pc, #56]	; (80049bc <port_init+0x4c>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004984:	68d8      	ldr	r0, [r3, #12]
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 8004986:	4a0e      	ldr	r2, [pc, #56]	; (80049c0 <port_init+0x50>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004988:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 800498c:	4301      	orrs	r1, r0
 800498e:	480d      	ldr	r0, [pc, #52]	; (80049c4 <port_init+0x54>)
  SCB->AIRCR =  reg_value;
 8004990:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8004992:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8004996:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800499a:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800499e:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049a2:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80049a4:	6811      	ldr	r1, [r2, #0]
 80049a6:	f041 0101 	orr.w	r1, r1, #1
 80049aa:	6011      	str	r1, [r2, #0]
 80049ac:	77d8      	strb	r0, [r3, #31]
 80049ae:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 80049b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80049b6:	bf00      	nop
 80049b8:	e000ed00 	.word	0xe000ed00
 80049bc:	05fa0300 	.word	0x05fa0300
 80049c0:	e0001000 	.word	0xe0001000
 80049c4:	c5acce55 	.word	0xc5acce55
	...

080049d0 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80049d0:	2330      	movs	r3, #48	; 0x30
 80049d2:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 80049d6:	4b0d      	ldr	r3, [pc, #52]	; (8004a0c <__port_irq_epilogue+0x3c>)
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80049de:	d102      	bne.n	80049e6 <__port_irq_epilogue+0x16>
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	4770      	bx	lr
void __port_irq_epilogue(void) {
 80049e6:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80049e8:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 80049ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    s_psp -= sizeof (struct port_extctx);
 80049f0:	3c20      	subs	r4, #32
    ectxp->xpsr = 0x01000000U;
 80049f2:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80049f4:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 80049f8:	f7ff fd0a 	bl	8004410 <chSchIsPreemptionRequired>
 80049fc:	b110      	cbz	r0, 8004a04 <__port_irq_epilogue+0x34>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 80049fe:	4b04      	ldr	r3, [pc, #16]	; (8004a10 <__port_irq_epilogue+0x40>)
 8004a00:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8004a02:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004a04:	4b03      	ldr	r3, [pc, #12]	; (8004a14 <__port_irq_epilogue+0x44>)
 8004a06:	61a3      	str	r3, [r4, #24]
}
 8004a08:	bd10      	pop	{r4, pc}
 8004a0a:	bf00      	nop
 8004a0c:	e000ed00 	.word	0xe000ed00
 8004a10:	080003e3 	.word	0x080003e3
 8004a14:	080003e6 	.word	0x080003e6
	...

08004a20 <main>:
int main(void) {

  halInit();
  chSysInit();

  RCC->AHB4ENR |= RCC_AHB4ENR_GPIOHEN;
 8004a20:	4c15      	ldr	r4, [pc, #84]	; (8004a78 <main+0x58>)
int main(void) {
 8004a22:	b500      	push	{lr}
 8004a24:	b083      	sub	sp, #12
  halInit();
 8004a26:	f7fb fe33 	bl	8000690 <halInit>
  chSysInit();
 8004a2a:	f7ff f9f1 	bl	8003e10 <chSysInit>
  RCC->AHB4ENR |= RCC_AHB4ENR_GPIOHEN;
 8004a2e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0

  GPIOH->MODER &= ~(3U << (7*2));
 8004a32:	4a12      	ldr	r2, [pc, #72]	; (8004a7c <main+0x5c>)
  GPIOH->MODER |=  (1U << (7*2));   // output
  GPIOH->OTYPER &= ~(1U << 7);

  while (1) {
    GPIOH->ODR ^= (1U << 7);
    for (volatile uint32_t i = 0; i < 1000000; i++);
 8004a34:	2000      	movs	r0, #0
  RCC->AHB4ENR |= RCC_AHB4ENR_GPIOHEN;
 8004a36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    for (volatile uint32_t i = 0; i < 1000000; i++);
 8004a3a:	4911      	ldr	r1, [pc, #68]	; (8004a80 <main+0x60>)
  RCC->AHB4ENR |= RCC_AHB4ENR_GPIOHEN;
 8004a3c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
  GPIOH->MODER &= ~(3U << (7*2));
 8004a40:	6813      	ldr	r3, [r2, #0]
 8004a42:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004a46:	6013      	str	r3, [r2, #0]
  GPIOH->MODER |=  (1U << (7*2));   // output
 8004a48:	6813      	ldr	r3, [r2, #0]
 8004a4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a4e:	6013      	str	r3, [r2, #0]
  GPIOH->OTYPER &= ~(1U << 7);
 8004a50:	6853      	ldr	r3, [r2, #4]
 8004a52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a56:	6053      	str	r3, [r2, #4]
    GPIOH->ODR ^= (1U << 7);
 8004a58:	6953      	ldr	r3, [r2, #20]
 8004a5a:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8004a5e:	6153      	str	r3, [r2, #20]
    for (volatile uint32_t i = 0; i < 1000000; i++);
 8004a60:	9001      	str	r0, [sp, #4]
 8004a62:	9b01      	ldr	r3, [sp, #4]
 8004a64:	428b      	cmp	r3, r1
 8004a66:	d8f7      	bhi.n	8004a58 <main+0x38>
 8004a68:	9b01      	ldr	r3, [sp, #4]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	9301      	str	r3, [sp, #4]
 8004a6e:	9b01      	ldr	r3, [sp, #4]
 8004a70:	428b      	cmp	r3, r1
 8004a72:	d9f9      	bls.n	8004a68 <main+0x48>
 8004a74:	e7f0      	b.n	8004a58 <main+0x38>
 8004a76:	bf00      	nop
 8004a78:	58024400 	.word	0x58024400
 8004a7c:	58021c00 	.word	0x58021c00
 8004a80:	000f423f 	.word	0x000f423f

08004a84 <memset>:
 8004a84:	0783      	lsls	r3, r0, #30
 8004a86:	b530      	push	{r4, r5, lr}
 8004a88:	d048      	beq.n	8004b1c <memset+0x98>
 8004a8a:	1e54      	subs	r4, r2, #1
 8004a8c:	2a00      	cmp	r2, #0
 8004a8e:	d03f      	beq.n	8004b10 <memset+0x8c>
 8004a90:	b2ca      	uxtb	r2, r1
 8004a92:	4603      	mov	r3, r0
 8004a94:	e001      	b.n	8004a9a <memset+0x16>
 8004a96:	3c01      	subs	r4, #1
 8004a98:	d33a      	bcc.n	8004b10 <memset+0x8c>
 8004a9a:	f803 2b01 	strb.w	r2, [r3], #1
 8004a9e:	079d      	lsls	r5, r3, #30
 8004aa0:	d1f9      	bne.n	8004a96 <memset+0x12>
 8004aa2:	2c03      	cmp	r4, #3
 8004aa4:	d92d      	bls.n	8004b02 <memset+0x7e>
 8004aa6:	b2cd      	uxtb	r5, r1
 8004aa8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004aac:	2c0f      	cmp	r4, #15
 8004aae:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004ab2:	d936      	bls.n	8004b22 <memset+0x9e>
 8004ab4:	f1a4 0210 	sub.w	r2, r4, #16
 8004ab8:	f022 0c0f 	bic.w	ip, r2, #15
 8004abc:	f103 0e20 	add.w	lr, r3, #32
 8004ac0:	44e6      	add	lr, ip
 8004ac2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8004ac6:	f103 0210 	add.w	r2, r3, #16
 8004aca:	e942 5504 	strd	r5, r5, [r2, #-16]
 8004ace:	e942 5502 	strd	r5, r5, [r2, #-8]
 8004ad2:	3210      	adds	r2, #16
 8004ad4:	4572      	cmp	r2, lr
 8004ad6:	d1f8      	bne.n	8004aca <memset+0x46>
 8004ad8:	f10c 0201 	add.w	r2, ip, #1
 8004adc:	f014 0f0c 	tst.w	r4, #12
 8004ae0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8004ae4:	f004 0c0f 	and.w	ip, r4, #15
 8004ae8:	d013      	beq.n	8004b12 <memset+0x8e>
 8004aea:	f1ac 0304 	sub.w	r3, ip, #4
 8004aee:	f023 0303 	bic.w	r3, r3, #3
 8004af2:	3304      	adds	r3, #4
 8004af4:	4413      	add	r3, r2
 8004af6:	f842 5b04 	str.w	r5, [r2], #4
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d1fb      	bne.n	8004af6 <memset+0x72>
 8004afe:	f00c 0403 	and.w	r4, ip, #3
 8004b02:	b12c      	cbz	r4, 8004b10 <memset+0x8c>
 8004b04:	b2c9      	uxtb	r1, r1
 8004b06:	441c      	add	r4, r3
 8004b08:	f803 1b01 	strb.w	r1, [r3], #1
 8004b0c:	429c      	cmp	r4, r3
 8004b0e:	d1fb      	bne.n	8004b08 <memset+0x84>
 8004b10:	bd30      	pop	{r4, r5, pc}
 8004b12:	4664      	mov	r4, ip
 8004b14:	4613      	mov	r3, r2
 8004b16:	2c00      	cmp	r4, #0
 8004b18:	d1f4      	bne.n	8004b04 <memset+0x80>
 8004b1a:	e7f9      	b.n	8004b10 <memset+0x8c>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	4614      	mov	r4, r2
 8004b20:	e7bf      	b.n	8004aa2 <memset+0x1e>
 8004b22:	461a      	mov	r2, r3
 8004b24:	46a4      	mov	ip, r4
 8004b26:	e7e0      	b.n	8004aea <memset+0x66>
