/**
 * Copyright (c) 2022 - 2025, XinChip
 *
 * All rights reserved.
 *
 * Author :sean cheng
 *
 */

#ifndef XINCX_IRQS_XINC620610_H__
#define XINCX_IRQS_XINC620610_H__

#ifdef __cplusplus
extern "C" {
#endif


#if 0


#define xincx_spim_0_irq_handler     
#define xincx_spis_0_irq_handler     
#define xincx_twim_0_irq_handler     
#define xincx_twis_0_irq_handler     
#define xincx_spi_0_irq_handler      
#define xincx_twi_0_irq_handler    



#define xincx_spim_1_irq_handler     SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define xincx_spis_1_irq_handler     SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define xincx_twim_1_irq_handler     SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define xincx_twis_1_irq_handler     SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define xincx_spi_1_irq_handler      SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
#define xincx_twi_1_irq_handler      SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler




// RTC0_IRQn
#define xincx_rtc_0_irq_handler      RTC0_IRQHandler



// WDT_IRQn
#define xincx_wdt_irq_handler        WDT_IRQHandler

// GPIOTE_IRQn
#define xincx_gpiote_irq_handler     GPIOTE_IRQHandler

// SAADC_IRQn
#define xincx_saadc_irq_handler      

// TIMER0_IRQn
#define xincx_timer_0_irq_handler    TIMER0_IRQHandler

// TIMER1_IRQn
#define xincx_timer_1_irq_handler    TIMER1_IRQHandler

// TIMER2_IRQn
#define xincx_timer_2_irq_handler    TIMER2_IRQHandler



// TIMER3_IRQn
#define xincx_timer_3_irq_handler    TIMER3_IRQHandler

// TIMER4_IRQn
#define xincx_timer_4_irq_handler    TIMER4_IRQHandler

// PWM0_IRQn
#define xincx_pwm_0_irq_handler      PWM0_IRQHandler

// PWM1_IRQn
#define xincx_pwm_1_irq_handler      PWM1_IRQHandler

// PWM2_IRQn
#define xincx_pwm_2_irq_handler      PWM2_IRQHandler

#endif

#ifdef __cplusplus
}
#endif

#endif // XINCX_IRQS_XINC52840_H__
