<stg><name>findLargestResidual</name>


<trans_list>

<trans id="606" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
<literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="7" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="12" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
<literal name="tmp_136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="27" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="32" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="34" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:0  %LinearRegression_lay = alloca i32

]]></Node>
<StgValue><ssdm name="LinearRegression_lay"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:1  %LinearRegression_stu = alloca i32

]]></Node>
<StgValue><ssdm name="LinearRegression_stu"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32">
<![CDATA[
:2  %LinearRegression_lar_9 = alloca i1

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:3  %LinearRegression_lar_8 = alloca float

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:4  %LinearRegression_lar_7 = alloca i32

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:5  %LinearRegression_lar_6 = alloca float

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:6  %LinearRegression_lar = alloca i32

]]></Node>
<StgValue><ssdm name="LinearRegression_lar"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %LinearRegression_res = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_residuals_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_res"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %LinearRegression_lay_22 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_layerPopulation_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %LinearRegression_stu_404 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_404"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %LinearRegression_stu_405 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LinearRegression_stubs_size_read)

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_405"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:11  %b_data_settings_ch = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:12  %b_data_settings_ch_131 = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_131"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
:13  %b_data_settings_mi = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
:14  %b_data_settings_mi_131 = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_131"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:15  %b_data_r_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:16  %b_data_phi_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:17  %b_data_z_assign = alloca [10 x float], align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64">
<![CDATA[
:18  %b_data_layerId_ass = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="64">
<![CDATA[
:19  %b_data_psModule_as = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
:20  %b_data_barrel_assi = alloca [10 x i1], align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_122 = icmp ugt i32 %LinearRegression_stu_405, 4

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %b_data_settings_ch_132 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_132"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %b_data_settings_ch_133 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_133"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %b_data_settings_mi_132 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_132"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %b_data_settings_mi_133 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_133"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %b_data_r_assign_ad = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %b_data_phi_assign_s = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %b_data_z_assign_ad = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %b_data_layerId_ass_65 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_65"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %b_data_psModule_as_65 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_65"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %b_data_barrel_assi_65 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_65"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %b_data_settings_ch_134 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_134"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %b_data_settings_ch_135 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_135"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %b_data_settings_mi_134 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_134"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %b_data_settings_mi_135 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_135"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %b_data_r_assign_ad_21 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_21"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %b_data_phi_assign_62 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_62"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %b_data_z_assign_ad_21 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_21"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %b_data_layerId_ass_66 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_66"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %b_data_psModule_as_66 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_66"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %b_data_barrel_assi_66 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_66"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %b_data_settings_ch_136 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_136"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %b_data_settings_ch_137 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_137"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %b_data_settings_mi_136 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_136"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %b_data_settings_mi_137 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_137"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %b_data_r_assign_ad_22 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_22"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %b_data_phi_assign_63 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_63"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %b_data_z_assign_ad_22 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_22"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %b_data_layerId_ass_67 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_67"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %b_data_psModule_as_67 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_67"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %b_data_barrel_assi_67 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_67"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %b_data_settings_ch_138 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_138"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %b_data_settings_ch_139 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_139"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %b_data_settings_mi_138 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_138"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %b_data_settings_mi_139 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_139"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %b_data_r_assign_ad_23 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_23"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %b_data_phi_assign_64 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_64"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %b_data_z_assign_ad_23 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_23"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %b_data_layerId_ass_68 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_68"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %b_data_psModule_as_68 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_68"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %b_data_barrel_assi_68 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_68"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %b_data_settings_ch_140 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_140"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %b_data_settings_ch_141 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_141"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %b_data_settings_mi_140 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_140"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %b_data_settings_mi_141 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_141"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %b_data_r_assign_ad_24 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_24"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %b_data_phi_assign_65 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_65"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %b_data_z_assign_ad_24 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_24"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %b_data_layerId_ass_69 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_69"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %b_data_psModule_as_69 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_69"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %b_data_barrel_assi_69 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_69"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %b_data_settings_ch_142 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_142"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %b_data_settings_ch_143 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_143"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %b_data_settings_mi_142 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_142"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %b_data_settings_mi_143 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_143"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %b_data_r_assign_ad_25 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_25"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %b_data_phi_assign_66 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_66"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %b_data_z_assign_ad_25 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_25"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %b_data_layerId_ass_70 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_70"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %b_data_psModule_as_70 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_70"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %b_data_barrel_assi_70 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_70"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %b_data_settings_ch_144 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_144"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %b_data_settings_ch_145 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_145"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %b_data_settings_mi_144 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_144"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %b_data_settings_mi_145 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_145"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %b_data_r_assign_ad_26 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_26"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %b_data_phi_assign_67 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_67"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %b_data_z_assign_ad_26 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_26"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %b_data_layerId_ass_71 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_71"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %b_data_psModule_as_71 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_71"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %b_data_barrel_assi_71 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_71"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %b_data_settings_ch_146 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_146"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %b_data_settings_ch_147 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_147"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %b_data_settings_mi_146 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_146"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %b_data_settings_mi_147 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_147"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %b_data_r_assign_ad_27 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_27"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %b_data_phi_assign_68 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_68"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %b_data_z_assign_ad_27 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_27"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %b_data_layerId_ass_72 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_72"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %b_data_psModule_as_72 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_72"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %b_data_barrel_assi_72 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_72"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %b_data_settings_ch_148 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_148"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %b_data_settings_ch_149 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_149"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %b_data_settings_mi_148 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_148"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %b_data_settings_mi_149 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_149"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %b_data_r_assign_ad_28 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_28"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %b_data_phi_assign_69 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_69"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %b_data_z_assign_ad_28 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_28"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %b_data_layerId_ass_73 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_73"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %b_data_psModule_as_73 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_73"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %b_data_barrel_assi_73 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_73"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %b_data_settings_ch_150 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_150"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %b_data_settings_ch_151 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_151"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %b_data_settings_mi_150 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_150"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %b_data_settings_mi_151 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_151"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %b_data_r_assign_ad_29 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_29"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %b_data_phi_assign_70 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_70"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %b_data_z_assign_ad_29 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_29"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %b_data_layerId_ass_74 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_74"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %b_data_psModule_as_74 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_74"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %b_data_barrel_assi_74 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_74"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  store i32 0, i32* %LinearRegression_lar

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  store float -1.000000e+00, float* %LinearRegression_lar_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  store i32 0, i32* %LinearRegression_lar_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  store float -1.000000e+00, float* %LinearRegression_lar_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:126  store i1 false, i1* %LinearRegression_lar_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  store i32 %LinearRegression_stu_404, i32* %LinearRegression_stu

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128  store i32 %LinearRegression_lay_22, i32* %LinearRegression_lay

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:129  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %p_begin_0_rec = phi i32 [ 0, %0 ], [ %p_rec1, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="32">
<![CDATA[
.loopexit:2  %tmp_168 = trunc i32 %p_begin_0_rec to i7

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.loopexit:3  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_168, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="32">
<![CDATA[
.loopexit:4  %tmp_169 = trunc i32 %p_begin_0_rec to i9

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.loopexit:5  %p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_169, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:6  %tmp_145 = add i10 %p_shl_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:7  %LinearRegression_res_1 = getelementptr [30 x i32]* %LinearRegression_residuals_data_first, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_1"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:8  %tmp_s = icmp eq i32 %p_begin_0_rec, %LinearRegression_res

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:9  %p_rec1 = add i32 1, %p_begin_0_rec

]]></Node>
<StgValue><ssdm name="p_rec1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:10  br i1 %tmp_s, label %12, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %LinearRegression_res_2 = getelementptr [30 x i32]* %LinearRegression_residuals_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_2"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
:1  %LinearRegression_res_3 = load i32* %LinearRegression_res_2, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_3"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
:2  %tmp_123 = call fastcc i32 @countStubLayers(i32 %LinearRegression_stu_405, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
:0  %LinearRegression_lay_32 = load i32* %LinearRegression_lay

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_32"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
:1  %LinearRegression_stu_416 = load i32* %LinearRegression_stu

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_416"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1">
<![CDATA[
:2  %LinearRegression_lar_3 = load i1* %LinearRegression_lar_9

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_3"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
:3  %LinearRegression_lar_4 = load float* %LinearRegression_lar_8

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_4"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
:4  %LinearRegression_lar_5 = load i32* %LinearRegression_lar_7

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_5"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:5  %LinearRegression_lar_10 = load float* %LinearRegression_lar_6

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_10"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
:6  %LinearRegression_lar_11 = load i32* %LinearRegression_lar

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_11"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:7  %mrv_1 = insertvalue { float, float, i32, i32, i1, i32, i32 } undef, float %LinearRegression_lar_4, 0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:8  %mrv_s = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_1, float %LinearRegression_lar_10, 1

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:9  %mrv_8 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_s, i32 %LinearRegression_lar_11, 2

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:10  %mrv_9 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_8, i32 %LinearRegression_lar_5, 3

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="193" op_0_bw="193" op_1_bw="1">
<![CDATA[
:11  %mrv_2 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_9, i1 %LinearRegression_lar_3, 4

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:12  %mrv_5 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_2, i32 %LinearRegression_stu_416, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:13  %mrv_6 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_5, i32 %LinearRegression_lay_32, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="193">
<![CDATA[
:14  ret { float, float, i32, i32, i1, i32, i32 } %mrv_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
:1  %LinearRegression_res_3 = load i32* %LinearRegression_res_2, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_3"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
:2  %tmp_123 = call fastcc i32 @countStubLayers(i32 %LinearRegression_stu_405, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %notPurged = icmp eq i32 %tmp_123, %LinearRegression_stu_405

]]></Node>
<StgValue><ssdm name="notPurged"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %single_0_not = icmp ne i32 %LinearRegression_res_3, 1

]]></Node>
<StgValue><ssdm name="single_0_not"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %layerCritical_0_not = icmp ne i32 %tmp_123, 4

]]></Node>
<StgValue><ssdm name="layerCritical_0_not"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp2 = or i1 %notPurged, %layerCritical_0_not

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %brmerge2 = or i1 %tmp2, %single_0_not

]]></Node>
<StgValue><ssdm name="brmerge2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
:4  %tmp_124 = call fastcc i32 @countStubLayers(i32 %LinearRegression_stu_405, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="202" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
:4  %tmp_124 = call fastcc i32 @countStubLayers(i32 %LinearRegression_stu_405, [10 x i32]* %LinearRegression_stubs_data_layerId_s, [10 x i1]* %LinearRegression_stubs_data_psModule_s, [10 x i1]* %LinearRegression_stubs_data_barrel_s, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %brmerge2, label %2, label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %psCritical_0_not_not = icmp eq i32 %tmp_124, 2

]]></Node>
<StgValue><ssdm name="psCritical_0_not_not"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp3 = and i1 %psCritical_0_not_not, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:0  %p_begin2_0_rec = phi i32 [ 0, %2 ], [ %p_rec, %._crit_edge5.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin2_0_rec"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge5:1  %temp_6 = load i32* %LinearRegression_lay

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge5:2  %temp = load i32* %LinearRegression_stu

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge5:3  %tmp_170 = trunc i32 %p_begin2_0_rec to i10

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5:4  %tmp_146 = add i10 %tmp_145, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge5:5  %tmp_146_cast = zext i10 %tmp_146 to i64

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:6  %LinearRegression_res_4 = getelementptr [300 x float]* %LinearRegression_residuals_data_second_data_phi, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_4"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:7  %LinearRegression_res_5 = getelementptr [300 x float]* %LinearRegression_residuals_data_second_data_z, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_5"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:8  %LinearRegression_res_6 = getelementptr [300 x i32]* %LinearRegression_residuals_data_second_data_layerId, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_6"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:9  %LinearRegression_res_7 = getelementptr [300 x i32]* %LinearRegression_residuals_data_second_data_stubId, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_7"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:10  %LinearRegression_res_8 = getelementptr [300 x i1]* %LinearRegression_residuals_data_second_data_ps, i64 0, i64 %tmp_146_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_res_8"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:11  %tmp_125 = icmp eq i32 %p_begin2_0_rec, %LinearRegression_res_3

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:12  %p_rec = add i32 1, %p_begin2_0_rec

]]></Node>
<StgValue><ssdm name="p_rec"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:13  br i1 %tmp_125, label %.loopexit.backedge.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
<literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="9">
<![CDATA[
:0  %LinearRegression_res_9 = load i1* %LinearRegression_res_8, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_res_9"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge2" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp><and_exp><literal name="brmerge2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="9">
<![CDATA[
:0  %LinearRegression_res_9 = load i1* %LinearRegression_res_8, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_res_9"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_cond = and i1 %tmp3, %LinearRegression_res_9

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_cond, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
:0  %LinearRegression_res_10 = load i32* %LinearRegression_res_1, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
:0  %LinearRegression_res_10 = load i32* %LinearRegression_res_1, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_10"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i32 [ 0, %4 ], [ %i_7, %6 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i = icmp ult i32 %i_i, %temp

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_7 = add i32 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %6, label %.loopexit.i.loopexit780

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i_39 = zext i32 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_39"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_stu_406 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_first, i64 0, i64 %tmp_i_39

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_406"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_407 = load i32* %LinearRegression_stu_406, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_407"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit780:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_407 = load i32* %LinearRegression_stu_406, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_407"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i = icmp eq i32 %LinearRegression_stu_407, %LinearRegression_res_10

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_5_i, label %.preheader.i.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_0_i = phi i32 [ %i, %7 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:1  %tmp_126 = icmp ult i32 %i_0_i, %temp

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %tmp_126, label %7, label %.loopexit.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_127 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_stu_408 = getelementptr [30 x i32]* %LinearRegression_stubMap_data_first, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_408"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_409 = load i32* %LinearRegression_stu_408, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_409"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="251" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_stu_409 = load i32* %LinearRegression_stu_408, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_409"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_128 = icmp eq i32 %LinearRegression_stu_409, %LinearRegression_res_10

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_128, label %"operator[].exit.loopexit", label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:0  %tmp_129 = phi i4 [ 0, %.loopexit.i ], [ %tmp_130, %arrayctor.loop.i.i.i ]

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:1  %tmp_130 = add i4 %tmp_129, 1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:2  %tmp_131 = zext i4 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:3  %b_data_settings_ch_152 = getelementptr [10 x float]* %b_data_settings_ch, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_152"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:4  store float 0.000000e+00, float* %b_data_settings_ch_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:5  %b_data_settings_ch_153 = getelementptr [10 x float]* %b_data_settings_ch_131, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_153"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:6  store float 0.000000e+00, float* %b_data_settings_ch_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:7  %b_data_settings_mi_152 = getelementptr [10 x i1]* %b_data_settings_mi, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_152"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:8  store i1 false, i1* %b_data_settings_mi_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:9  %b_data_settings_mi_153 = getelementptr [10 x i1]* %b_data_settings_mi_131, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_153"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:10  store i1 false, i1* %b_data_settings_mi_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:11  %b_data_r_assign_ad_30 = getelementptr [10 x float]* %b_data_r_assign, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_r_assign_ad_30"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:12  store float 0.000000e+00, float* %b_data_r_assign_ad_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:13  %b_data_phi_assign_71 = getelementptr [10 x float]* %b_data_phi_assign, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_71"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:14  store float 0.000000e+00, float* %b_data_phi_assign_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:15  %b_data_z_assign_ad_30 = getelementptr [10 x float]* %b_data_z_assign, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_z_assign_ad_30"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:16  store float 0.000000e+00, float* %b_data_z_assign_ad_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:17  %b_data_layerId_ass_75 = getelementptr [10 x i1]* %b_data_layerId_ass, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_75"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:18  store i1 false, i1* %b_data_layerId_ass_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:19  %b_data_psModule_as_75 = getelementptr [10 x i1]* %b_data_psModule_as, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_75"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:20  store i1 false, i1* %b_data_psModule_as_75, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:21  %b_data_barrel_assi_75 = getelementptr [10 x i1]* %b_data_barrel_assi, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_75"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:22  store i1 false, i1* %b_data_barrel_assi_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.i.i:23  %tmp_132 = icmp eq i4 %tmp_129, -7

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i.i.i:24  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop.i.i.i:25  br i1 %tmp_132, label %arrayHLS.exit.i, label %arrayctor.loop.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:0  %b_data_settings_ch_154 = load float* %b_data_settings_ch_132, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_154"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_settings_ch_155 = load float* %b_data_settings_ch_133, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_155"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:2  %b_data_settings_mi_154 = load i1* %b_data_settings_mi_132, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_154"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_settings_mi_155 = load i1* %b_data_settings_mi_133, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_155"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:4  %b_data_r_assign_lo = load float* %b_data_r_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_phi_assign_72 = load float* %b_data_phi_assign_s, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_72"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:6  %b_data_z_assign_lo = load float* %b_data_z_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_layerId_ass_76 = load i1* %b_data_layerId_ass_65, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_76"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:8  %b_data_psModule_as_76 = load i1* %b_data_psModule_as_65, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_76"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_barrel_assi_76 = load i1* %b_data_barrel_assi_65, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_76"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:10  %b_data_settings_ch_156 = load float* %b_data_settings_ch_134, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_156"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_settings_ch_157 = load float* %b_data_settings_ch_135, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_157"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:12  %b_data_settings_mi_156 = load i1* %b_data_settings_mi_134, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_156"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_settings_mi_157 = load i1* %b_data_settings_mi_135, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_157"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:14  %b_data_r_assign_lo_19 = load float* %b_data_r_assign_ad_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_19"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_phi_assign_73 = load float* %b_data_phi_assign_62, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_73"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:16  %b_data_z_assign_lo_19 = load float* %b_data_z_assign_ad_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_19"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_layerId_ass_77 = load i1* %b_data_layerId_ass_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_77"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:18  %b_data_psModule_as_77 = load i1* %b_data_psModule_as_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_77"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_barrel_assi_77 = load i1* %b_data_barrel_assi_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_77"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="301" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:0  %b_data_settings_ch_154 = load float* %b_data_settings_ch_132, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_154"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:1  %b_data_settings_ch_155 = load float* %b_data_settings_ch_133, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_155"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:2  %b_data_settings_mi_154 = load i1* %b_data_settings_mi_132, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_154"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:3  %b_data_settings_mi_155 = load i1* %b_data_settings_mi_133, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_155"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:4  %b_data_r_assign_lo = load float* %b_data_r_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:5  %b_data_phi_assign_72 = load float* %b_data_phi_assign_s, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_72"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:6  %b_data_z_assign_lo = load float* %b_data_z_assign_ad, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:7  %b_data_layerId_ass_76 = load i1* %b_data_layerId_ass_65, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_76"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:8  %b_data_psModule_as_76 = load i1* %b_data_psModule_as_65, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_76"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:9  %b_data_barrel_assi_76 = load i1* %b_data_barrel_assi_65, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_76"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:10  %b_data_settings_ch_156 = load float* %b_data_settings_ch_134, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_156"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:11  %b_data_settings_ch_157 = load float* %b_data_settings_ch_135, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_157"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:12  %b_data_settings_mi_156 = load i1* %b_data_settings_mi_134, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_156"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:13  %b_data_settings_mi_157 = load i1* %b_data_settings_mi_135, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_157"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:14  %b_data_r_assign_lo_19 = load float* %b_data_r_assign_ad_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_19"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:15  %b_data_phi_assign_73 = load float* %b_data_phi_assign_62, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_73"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:16  %b_data_z_assign_lo_19 = load float* %b_data_z_assign_ad_21, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_19"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:17  %b_data_layerId_ass_77 = load i1* %b_data_layerId_ass_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_77"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:18  %b_data_psModule_as_77 = load i1* %b_data_psModule_as_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_77"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:19  %b_data_barrel_assi_77 = load i1* %b_data_barrel_assi_66, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_77"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:20  %b_data_settings_ch_158 = load float* %b_data_settings_ch_136, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_158"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_settings_ch_159 = load float* %b_data_settings_ch_137, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_159"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:22  %b_data_settings_mi_158 = load i1* %b_data_settings_mi_136, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_158"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_settings_mi_159 = load i1* %b_data_settings_mi_137, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_159"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:24  %b_data_r_assign_lo_20 = load float* %b_data_r_assign_ad_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_20"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_phi_assign_74 = load float* %b_data_phi_assign_63, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_74"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:26  %b_data_z_assign_lo_20 = load float* %b_data_z_assign_ad_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_20"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_layerId_ass_78 = load i1* %b_data_layerId_ass_67, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_78"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:28  %b_data_psModule_as_78 = load i1* %b_data_psModule_as_67, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_78"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_barrel_assi_78 = load i1* %b_data_barrel_assi_67, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_78"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:30  %b_data_settings_ch_160 = load float* %b_data_settings_ch_138, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_160"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_settings_ch_161 = load float* %b_data_settings_ch_139, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_161"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:32  %b_data_settings_mi_160 = load i1* %b_data_settings_mi_138, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_160"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_settings_mi_161 = load i1* %b_data_settings_mi_139, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_161"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:34  %b_data_r_assign_lo_21 = load float* %b_data_r_assign_ad_23, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_21"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_phi_assign_75 = load float* %b_data_phi_assign_64, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_75"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:36  %b_data_z_assign_lo_21 = load float* %b_data_z_assign_ad_23, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_21"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_layerId_ass_79 = load i1* %b_data_layerId_ass_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_79"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:38  %b_data_psModule_as_79 = load i1* %b_data_psModule_as_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_79"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_barrel_assi_79 = load i1* %b_data_barrel_assi_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_79"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="341" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:20  %b_data_settings_ch_158 = load float* %b_data_settings_ch_136, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_158"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:21  %b_data_settings_ch_159 = load float* %b_data_settings_ch_137, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_159"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:22  %b_data_settings_mi_158 = load i1* %b_data_settings_mi_136, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_158"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:23  %b_data_settings_mi_159 = load i1* %b_data_settings_mi_137, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_159"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:24  %b_data_r_assign_lo_20 = load float* %b_data_r_assign_ad_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_20"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:25  %b_data_phi_assign_74 = load float* %b_data_phi_assign_63, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_74"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:26  %b_data_z_assign_lo_20 = load float* %b_data_z_assign_ad_22, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_20"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:27  %b_data_layerId_ass_78 = load i1* %b_data_layerId_ass_67, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_78"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:28  %b_data_psModule_as_78 = load i1* %b_data_psModule_as_67, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_78"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:29  %b_data_barrel_assi_78 = load i1* %b_data_barrel_assi_67, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_78"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:30  %b_data_settings_ch_160 = load float* %b_data_settings_ch_138, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_160"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:31  %b_data_settings_ch_161 = load float* %b_data_settings_ch_139, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_161"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:32  %b_data_settings_mi_160 = load i1* %b_data_settings_mi_138, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_160"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:33  %b_data_settings_mi_161 = load i1* %b_data_settings_mi_139, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_161"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:34  %b_data_r_assign_lo_21 = load float* %b_data_r_assign_ad_23, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_21"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:35  %b_data_phi_assign_75 = load float* %b_data_phi_assign_64, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_75"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:36  %b_data_z_assign_lo_21 = load float* %b_data_z_assign_ad_23, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_21"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:37  %b_data_layerId_ass_79 = load i1* %b_data_layerId_ass_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_79"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:38  %b_data_psModule_as_79 = load i1* %b_data_psModule_as_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_79"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:39  %b_data_barrel_assi_79 = load i1* %b_data_barrel_assi_68, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_79"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:40  %b_data_settings_ch_162 = load float* %b_data_settings_ch_140, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_162"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_settings_ch_163 = load float* %b_data_settings_ch_141, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_163"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:42  %b_data_settings_mi_162 = load i1* %b_data_settings_mi_140, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_162"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_settings_mi_163 = load i1* %b_data_settings_mi_141, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_163"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:44  %b_data_r_assign_lo_22 = load float* %b_data_r_assign_ad_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_22"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_phi_assign_76 = load float* %b_data_phi_assign_65, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_76"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:46  %b_data_z_assign_lo_22 = load float* %b_data_z_assign_ad_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_22"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_layerId_ass_80 = load i1* %b_data_layerId_ass_69, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_80"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:48  %b_data_psModule_as_80 = load i1* %b_data_psModule_as_69, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_80"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_barrel_assi_80 = load i1* %b_data_barrel_assi_69, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_80"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:50  %b_data_settings_ch_164 = load float* %b_data_settings_ch_142, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_164"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:51  %b_data_settings_ch_165 = load float* %b_data_settings_ch_143, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_165"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:52  %b_data_settings_mi_164 = load i1* %b_data_settings_mi_142, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_164"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:53  %b_data_settings_mi_165 = load i1* %b_data_settings_mi_143, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_165"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:54  %b_data_r_assign_lo_23 = load float* %b_data_r_assign_ad_25, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_23"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:55  %b_data_phi_assign_77 = load float* %b_data_phi_assign_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_77"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:56  %b_data_z_assign_lo_23 = load float* %b_data_z_assign_ad_25, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_23"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:57  %b_data_layerId_ass_81 = load i1* %b_data_layerId_ass_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_81"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:58  %b_data_psModule_as_81 = load i1* %b_data_psModule_as_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_81"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:59  %b_data_barrel_assi_81 = load i1* %b_data_barrel_assi_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_81"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="381" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:40  %b_data_settings_ch_162 = load float* %b_data_settings_ch_140, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_162"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:41  %b_data_settings_ch_163 = load float* %b_data_settings_ch_141, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_163"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:42  %b_data_settings_mi_162 = load i1* %b_data_settings_mi_140, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_162"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:43  %b_data_settings_mi_163 = load i1* %b_data_settings_mi_141, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_163"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:44  %b_data_r_assign_lo_22 = load float* %b_data_r_assign_ad_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_22"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:45  %b_data_phi_assign_76 = load float* %b_data_phi_assign_65, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_76"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:46  %b_data_z_assign_lo_22 = load float* %b_data_z_assign_ad_24, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_22"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:47  %b_data_layerId_ass_80 = load i1* %b_data_layerId_ass_69, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_80"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:48  %b_data_psModule_as_80 = load i1* %b_data_psModule_as_69, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_80"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:49  %b_data_barrel_assi_80 = load i1* %b_data_barrel_assi_69, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_80"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:50  %b_data_settings_ch_164 = load float* %b_data_settings_ch_142, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_164"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:51  %b_data_settings_ch_165 = load float* %b_data_settings_ch_143, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_165"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:52  %b_data_settings_mi_164 = load i1* %b_data_settings_mi_142, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_164"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:53  %b_data_settings_mi_165 = load i1* %b_data_settings_mi_143, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_165"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:54  %b_data_r_assign_lo_23 = load float* %b_data_r_assign_ad_25, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_23"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:55  %b_data_phi_assign_77 = load float* %b_data_phi_assign_66, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_77"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:56  %b_data_z_assign_lo_23 = load float* %b_data_z_assign_ad_25, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_23"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:57  %b_data_layerId_ass_81 = load i1* %b_data_layerId_ass_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_81"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:58  %b_data_psModule_as_81 = load i1* %b_data_psModule_as_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_81"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:59  %b_data_barrel_assi_81 = load i1* %b_data_barrel_assi_70, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_81"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:60  %b_data_settings_ch_166 = load float* %b_data_settings_ch_144, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_166"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:61  %b_data_settings_ch_167 = load float* %b_data_settings_ch_145, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_167"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:62  %b_data_settings_mi_166 = load i1* %b_data_settings_mi_144, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_166"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:63  %b_data_settings_mi_167 = load i1* %b_data_settings_mi_145, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_167"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:64  %b_data_r_assign_lo_24 = load float* %b_data_r_assign_ad_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_24"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:65  %b_data_phi_assign_78 = load float* %b_data_phi_assign_67, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_78"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:66  %b_data_z_assign_lo_24 = load float* %b_data_z_assign_ad_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_24"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:67  %b_data_layerId_ass_82 = load i1* %b_data_layerId_ass_71, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_82"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:68  %b_data_psModule_as_82 = load i1* %b_data_psModule_as_71, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_82"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:69  %b_data_barrel_assi_82 = load i1* %b_data_barrel_assi_71, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_82"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:70  %b_data_settings_ch_168 = load float* %b_data_settings_ch_146, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_168"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:71  %b_data_settings_ch_169 = load float* %b_data_settings_ch_147, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_169"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:72  %b_data_settings_mi_168 = load i1* %b_data_settings_mi_146, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_168"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:73  %b_data_settings_mi_169 = load i1* %b_data_settings_mi_147, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_169"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:74  %b_data_r_assign_lo_25 = load float* %b_data_r_assign_ad_27, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_25"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:75  %b_data_phi_assign_79 = load float* %b_data_phi_assign_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_79"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:76  %b_data_z_assign_lo_25 = load float* %b_data_z_assign_ad_27, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_25"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:77  %b_data_layerId_ass_83 = load i1* %b_data_layerId_ass_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_83"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:78  %b_data_psModule_as_83 = load i1* %b_data_psModule_as_72, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_83"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:79  %b_data_barrel_assi_83 = load i1* %b_data_barrel_assi_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_83"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="421" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:60  %b_data_settings_ch_166 = load float* %b_data_settings_ch_144, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_166"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:61  %b_data_settings_ch_167 = load float* %b_data_settings_ch_145, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_167"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:62  %b_data_settings_mi_166 = load i1* %b_data_settings_mi_144, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_166"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:63  %b_data_settings_mi_167 = load i1* %b_data_settings_mi_145, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_167"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:64  %b_data_r_assign_lo_24 = load float* %b_data_r_assign_ad_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_24"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:65  %b_data_phi_assign_78 = load float* %b_data_phi_assign_67, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_78"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:66  %b_data_z_assign_lo_24 = load float* %b_data_z_assign_ad_26, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_24"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:67  %b_data_layerId_ass_82 = load i1* %b_data_layerId_ass_71, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_82"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:68  %b_data_psModule_as_82 = load i1* %b_data_psModule_as_71, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_82"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:69  %b_data_barrel_assi_82 = load i1* %b_data_barrel_assi_71, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_82"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:70  %b_data_settings_ch_168 = load float* %b_data_settings_ch_146, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_168"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:71  %b_data_settings_ch_169 = load float* %b_data_settings_ch_147, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_169"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:72  %b_data_settings_mi_168 = load i1* %b_data_settings_mi_146, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_168"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:73  %b_data_settings_mi_169 = load i1* %b_data_settings_mi_147, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_169"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:74  %b_data_r_assign_lo_25 = load float* %b_data_r_assign_ad_27, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_25"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:75  %b_data_phi_assign_79 = load float* %b_data_phi_assign_68, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_79"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:76  %b_data_z_assign_lo_25 = load float* %b_data_z_assign_ad_27, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_25"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:77  %b_data_layerId_ass_83 = load i1* %b_data_layerId_ass_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_83"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:78  %b_data_psModule_as_83 = load i1* %b_data_psModule_as_72, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_83"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:79  %b_data_barrel_assi_83 = load i1* %b_data_barrel_assi_72, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_83"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:80  %b_data_settings_ch_170 = load float* %b_data_settings_ch_148, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_170"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:81  %b_data_settings_ch_171 = load float* %b_data_settings_ch_149, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_171"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:82  %b_data_settings_mi_170 = load i1* %b_data_settings_mi_148, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_170"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:83  %b_data_settings_mi_171 = load i1* %b_data_settings_mi_149, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_171"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:84  %b_data_r_assign_lo_26 = load float* %b_data_r_assign_ad_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_26"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:85  %b_data_phi_assign_80 = load float* %b_data_phi_assign_69, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_80"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:86  %b_data_z_assign_lo_26 = load float* %b_data_z_assign_ad_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_26"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:87  %b_data_layerId_ass_84 = load i1* %b_data_layerId_ass_73, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_84"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:88  %b_data_psModule_as_84 = load i1* %b_data_psModule_as_73, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_84"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:89  %b_data_barrel_assi_84 = load i1* %b_data_barrel_assi_73, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_84"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:90  %b_data_settings_ch_172 = load float* %b_data_settings_ch_150, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_172"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:91  %b_data_settings_ch_173 = load float* %b_data_settings_ch_151, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_173"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:92  %b_data_settings_mi_172 = load i1* %b_data_settings_mi_150, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_172"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:93  %b_data_settings_mi_173 = load i1* %b_data_settings_mi_151, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_173"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:94  %b_data_r_assign_lo_27 = load float* %b_data_r_assign_ad_29, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_27"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:95  %b_data_phi_assign_81 = load float* %b_data_phi_assign_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_81"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:96  %b_data_z_assign_lo_27 = load float* %b_data_z_assign_ad_29, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_27"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:97  %b_data_layerId_ass_85 = load i1* %b_data_layerId_ass_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_85"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:98  %b_data_psModule_as_85 = load i1* %b_data_psModule_as_74, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_85"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:99  %b_data_barrel_assi_85 = load i1* %b_data_barrel_assi_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_85"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="461" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:80  %b_data_settings_ch_170 = load float* %b_data_settings_ch_148, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_170"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:81  %b_data_settings_ch_171 = load float* %b_data_settings_ch_149, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_171"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:82  %b_data_settings_mi_170 = load i1* %b_data_settings_mi_148, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_170"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:83  %b_data_settings_mi_171 = load i1* %b_data_settings_mi_149, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_171"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:84  %b_data_r_assign_lo_26 = load float* %b_data_r_assign_ad_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_26"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:85  %b_data_phi_assign_80 = load float* %b_data_phi_assign_69, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_80"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:86  %b_data_z_assign_lo_26 = load float* %b_data_z_assign_ad_28, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_26"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:87  %b_data_layerId_ass_84 = load i1* %b_data_layerId_ass_73, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_84"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:88  %b_data_psModule_as_84 = load i1* %b_data_psModule_as_73, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_84"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:89  %b_data_barrel_assi_84 = load i1* %b_data_barrel_assi_73, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_84"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:90  %b_data_settings_ch_172 = load float* %b_data_settings_ch_150, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_172"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:91  %b_data_settings_ch_173 = load float* %b_data_settings_ch_151, align 4

]]></Node>
<StgValue><ssdm name="b_data_settings_ch_173"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:92  %b_data_settings_mi_172 = load i1* %b_data_settings_mi_150, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_172"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:93  %b_data_settings_mi_173 = load i1* %b_data_settings_mi_151, align 1

]]></Node>
<StgValue><ssdm name="b_data_settings_mi_173"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:94  %b_data_r_assign_lo_27 = load float* %b_data_r_assign_ad_29, align 4

]]></Node>
<StgValue><ssdm name="b_data_r_assign_lo_27"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:95  %b_data_phi_assign_81 = load float* %b_data_phi_assign_70, align 4

]]></Node>
<StgValue><ssdm name="b_data_phi_assign_81"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:96  %b_data_z_assign_lo_27 = load float* %b_data_z_assign_ad_29, align 4

]]></Node>
<StgValue><ssdm name="b_data_z_assign_lo_27"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:97  %b_data_layerId_ass_85 = load i1* %b_data_layerId_ass_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_layerId_ass_85"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:98  %b_data_psModule_as_85 = load i1* %b_data_psModule_as_74, align 4

]]></Node>
<StgValue><ssdm name="b_data_psModule_as_85"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="4">
<![CDATA[
arrayHLS.exit.i:99  %b_data_barrel_assi_85 = load i1* %b_data_barrel_assi_74, align 1

]]></Node>
<StgValue><ssdm name="b_data_barrel_assi_85"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i:100  %call_ret = call fastcc i32 @push_back.1(i32 %temp, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_res_10, float %b_data_settings_ch_154, float %b_data_settings_ch_156, float %b_data_settings_ch_158, float %b_data_settings_ch_160, float %b_data_settings_ch_162, float %b_data_settings_ch_164, float %b_data_settings_ch_166, float %b_data_settings_ch_168, float %b_data_settings_ch_170, float %b_data_settings_ch_172, float %b_data_settings_ch_155, float %b_data_settings_ch_157, float %b_data_settings_ch_159, float %b_data_settings_ch_161, float %b_data_settings_ch_163, float %b_data_settings_ch_165, float %b_data_settings_ch_167, float %b_data_settings_ch_169, float %b_data_settings_ch_171, float %b_data_settings_ch_173, i1 %b_data_settings_mi_154, i1 %b_data_settings_mi_156, i1 %b_data_settings_mi_158, i1 %b_data_settings_mi_160, i1 %b_data_settings_mi_162, i1 %b_data_settings_mi_164, i1 %b_data_settings_mi_166, i1 %b_data_settings_mi_168, i1 %b_data_settings_mi_170, i1 %b_data_settings_mi_172, i1 %b_data_settings_mi_155, i1 %b_data_settings_mi_157, i1 %b_data_settings_mi_159, i1 %b_data_settings_mi_161, i1 %b_data_settings_mi_163, i1 %b_data_settings_mi_165, i1 %b_data_settings_mi_167, i1 %b_data_settings_mi_169, i1 %b_data_settings_mi_171, i1 %b_data_settings_mi_173, float %b_data_r_assign_lo, float %b_data_r_assign_lo_19, float %b_data_r_assign_lo_20, float %b_data_r_assign_lo_21, float %b_data_r_assign_lo_22, float %b_data_r_assign_lo_23, float %b_data_r_assign_lo_24, float %b_data_r_assign_lo_25, float %b_data_r_assign_lo_26, float %b_data_r_assign_lo_27, float %b_data_phi_assign_72, float %b_data_phi_assign_73, float %b_data_phi_assign_74, float %b_data_phi_assign_75, float %b_data_phi_assign_76, float %b_data_phi_assign_77, float %b_data_phi_assign_78, float %b_data_phi_assign_79, float %b_data_phi_assign_80, float %b_data_phi_assign_81, float %b_data_z_assign_lo, float %b_data_z_assign_lo_19, float %b_data_z_assign_lo_20, float %b_data_z_assign_lo_21, float %b_data_z_assign_lo_22, float %b_data_z_assign_lo_23, float %b_data_z_assign_lo_24, float %b_data_z_assign_lo_25, float %b_data_z_assign_lo_26, float %b_data_z_assign_lo_27, i1 %b_data_layerId_ass_76, i1 %b_data_layerId_ass_77, i1 %b_data_layerId_ass_78, i1 %b_data_layerId_ass_79, i1 %b_data_layerId_ass_80, i1 %b_data_layerId_ass_81, i1 %b_data_layerId_ass_82, i1 %b_data_layerId_ass_83, i1 %b_data_layerId_ass_84, i1 %b_data_layerId_ass_85, i1 %b_data_psModule_as_76, i1 %b_data_psModule_as_77, i1 %b_data_psModule_as_78, i1 %b_data_psModule_as_79, i1 %b_data_psModule_as_80, i1 %b_data_psModule_as_81, i1 %b_data_psModule_as_82, i1 %b_data_psModule_as_83, i1 %b_data_psModule_as_84, i1 %b_data_psModule_as_85, i1 %b_data_barrel_assi_76, i1 %b_data_barrel_assi_77, i1 %b_data_barrel_assi_78, i1 %b_data_barrel_assi_79, i1 %b_data_barrel_assi_80, i1 %b_data_barrel_assi_81, i1 %b_data_barrel_assi_82, i1 %b_data_barrel_assi_83, i1 %b_data_barrel_assi_84, i1 %b_data_barrel_assi_85)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="482" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="1" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="1" op_86_bw="1" op_87_bw="1" op_88_bw="1" op_89_bw="1" op_90_bw="1" op_91_bw="1" op_92_bw="1" op_93_bw="1" op_94_bw="1" op_95_bw="1" op_96_bw="1" op_97_bw="1" op_98_bw="1" op_99_bw="1" op_100_bw="1" op_101_bw="1" op_102_bw="1" op_103_bw="1" op_104_bw="1" op_105_bw="1" op_106_bw="1" op_107_bw="1" op_108_bw="1" op_109_bw="1" op_110_bw="1" op_111_bw="1" op_112_bw="1" op_113_bw="1" op_114_bw="1">
<![CDATA[
arrayHLS.exit.i:100  %call_ret = call fastcc i32 @push_back.1(i32 %temp, [30 x i32]* %LinearRegression_stubMap_data_first, [30 x i32]* %LinearRegression_stubMap_data_second_size_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofPhi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_settings_chosenRofZ_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minNumMatchLayers_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_settings_minPSLayers_s, [300 x float]* %LinearRegression_stubMap_data_second_data_r_s, [300 x float]* %LinearRegression_stubMap_data_second_data_phi_s, [300 x float]* %LinearRegression_stubMap_data_second_data_z_s, [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i32 %LinearRegression_res_10, float %b_data_settings_ch_154, float %b_data_settings_ch_156, float %b_data_settings_ch_158, float %b_data_settings_ch_160, float %b_data_settings_ch_162, float %b_data_settings_ch_164, float %b_data_settings_ch_166, float %b_data_settings_ch_168, float %b_data_settings_ch_170, float %b_data_settings_ch_172, float %b_data_settings_ch_155, float %b_data_settings_ch_157, float %b_data_settings_ch_159, float %b_data_settings_ch_161, float %b_data_settings_ch_163, float %b_data_settings_ch_165, float %b_data_settings_ch_167, float %b_data_settings_ch_169, float %b_data_settings_ch_171, float %b_data_settings_ch_173, i1 %b_data_settings_mi_154, i1 %b_data_settings_mi_156, i1 %b_data_settings_mi_158, i1 %b_data_settings_mi_160, i1 %b_data_settings_mi_162, i1 %b_data_settings_mi_164, i1 %b_data_settings_mi_166, i1 %b_data_settings_mi_168, i1 %b_data_settings_mi_170, i1 %b_data_settings_mi_172, i1 %b_data_settings_mi_155, i1 %b_data_settings_mi_157, i1 %b_data_settings_mi_159, i1 %b_data_settings_mi_161, i1 %b_data_settings_mi_163, i1 %b_data_settings_mi_165, i1 %b_data_settings_mi_167, i1 %b_data_settings_mi_169, i1 %b_data_settings_mi_171, i1 %b_data_settings_mi_173, float %b_data_r_assign_lo, float %b_data_r_assign_lo_19, float %b_data_r_assign_lo_20, float %b_data_r_assign_lo_21, float %b_data_r_assign_lo_22, float %b_data_r_assign_lo_23, float %b_data_r_assign_lo_24, float %b_data_r_assign_lo_25, float %b_data_r_assign_lo_26, float %b_data_r_assign_lo_27, float %b_data_phi_assign_72, float %b_data_phi_assign_73, float %b_data_phi_assign_74, float %b_data_phi_assign_75, float %b_data_phi_assign_76, float %b_data_phi_assign_77, float %b_data_phi_assign_78, float %b_data_phi_assign_79, float %b_data_phi_assign_80, float %b_data_phi_assign_81, float %b_data_z_assign_lo, float %b_data_z_assign_lo_19, float %b_data_z_assign_lo_20, float %b_data_z_assign_lo_21, float %b_data_z_assign_lo_22, float %b_data_z_assign_lo_23, float %b_data_z_assign_lo_24, float %b_data_z_assign_lo_25, float %b_data_z_assign_lo_26, float %b_data_z_assign_lo_27, i1 %b_data_layerId_ass_76, i1 %b_data_layerId_ass_77, i1 %b_data_layerId_ass_78, i1 %b_data_layerId_ass_79, i1 %b_data_layerId_ass_80, i1 %b_data_layerId_ass_81, i1 %b_data_layerId_ass_82, i1 %b_data_layerId_ass_83, i1 %b_data_layerId_ass_84, i1 %b_data_layerId_ass_85, i1 %b_data_psModule_as_76, i1 %b_data_psModule_as_77, i1 %b_data_psModule_as_78, i1 %b_data_psModule_as_79, i1 %b_data_psModule_as_80, i1 %b_data_psModule_as_81, i1 %b_data_psModule_as_82, i1 %b_data_psModule_as_83, i1 %b_data_psModule_as_84, i1 %b_data_psModule_as_85, i1 %b_data_barrel_assi_76, i1 %b_data_barrel_assi_77, i1 %b_data_barrel_assi_78, i1 %b_data_barrel_assi_79, i1 %b_data_barrel_assi_80, i1 %b_data_barrel_assi_81, i1 %b_data_barrel_assi_82, i1 %b_data_barrel_assi_83, i1 %b_data_barrel_assi_84, i1 %b_data_barrel_assi_85)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayHLS.exit.i:101  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:7  %LinearRegression_res_11 = load i32* %LinearRegression_res_7, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="485" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit:1  %p_pn_in_i = phi i32 [ %temp, %arrayHLS.exit.i ], [ %i_0_i, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="32">
<![CDATA[
operator[].exit:2  %tmp_171 = trunc i32 %p_pn_in_i to i7

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
operator[].exit:3  %p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_171, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="32">
<![CDATA[
operator[].exit:4  %tmp_172 = trunc i32 %p_pn_in_i to i9

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
operator[].exit:5  %p_shl6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_172, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:6  %tmp_149 = add i10 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:7  %LinearRegression_res_11 = load i32* %LinearRegression_res_7, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_11"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit:8  %tmp_173 = trunc i32 %LinearRegression_res_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:9  %tmp_150 = add i10 %tmp_173, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit:10  %tmp_150_cast = zext i10 %tmp_150 to i64

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:11  %LinearRegression_stu_411 = getelementptr [300 x i32]* %LinearRegression_stubMap_data_second_data_layerId_s, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_411"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:12  %LinearRegression_stu_412 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_psModule_s, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_412"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:13  %LinearRegression_stu_413 = getelementptr [300 x i1]* %LinearRegression_stubMap_data_second_data_barrel_s, i64 0, i64 %tmp_150_cast

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_413"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:14  %layerId = load i32* %LinearRegression_stu_411, align 4

]]></Node>
<StgValue><ssdm name="layerId"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit:15  %LinearRegression_stu_414 = load i1* %LinearRegression_stu_412, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_414"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit:16  %LinearRegression_stu_415 = load i1* %LinearRegression_stu_413, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_415"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="501" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit:0  %LinearRegression_stu_410 = phi i32 [ %call_ret, %arrayHLS.exit.i ], [ %temp, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_410"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:14  %layerId = load i32* %LinearRegression_stu_411, align 4

]]></Node>
<StgValue><ssdm name="layerId"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit:15  %LinearRegression_stu_414 = load i1* %LinearRegression_stu_412, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_414"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="9">
<![CDATA[
operator[].exit:16  %LinearRegression_stu_415 = load i1* %LinearRegression_stu_413, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_415"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:17  %tmp_not_i = icmp ugt i32 %layerId, 19

]]></Node>
<StgValue><ssdm name="tmp_not_i"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:18  %brmerge_i = or i1 %LinearRegression_stu_414, %tmp_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:19  %tmp_111_not_i = icmp ult i32 %layerId, 21

]]></Node>
<StgValue><ssdm name="tmp_111_not_i"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:20  %stub_psModule_read_s = xor i1 %LinearRegression_stu_414, true

]]></Node>
<StgValue><ssdm name="stub_psModule_read_s"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:21  %brmerge3_i = or i1 %tmp_111_not_i, %stub_psModule_read_s

]]></Node>
<StgValue><ssdm name="brmerge3_i"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:22  %tmp_i1 = add i32 10, %layerId

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit:23  %tmp_93_i = add i32 -10, %layerId

]]></Node>
<StgValue><ssdm name="tmp_93_i"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:24  %sel_tmp_i = and i1 %brmerge_i, %brmerge3_i

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:25  %sel_tmp1_i = or i1 %LinearRegression_stu_415, %sel_tmp_i

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator[].exit:26  %sel_tmp2_i = select i1 %sel_tmp1_i, i32 %layerId, i32 %tmp_93_i

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="515" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
operator[].exit:27  %sel_tmp5_demorgan_i = or i1 %LinearRegression_stu_415, %brmerge_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_demorgan_i"/></StgValue>
</operation>

<operation id="516" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator[].exit:28  %idx_read_assign_4 = select i1 %sel_tmp5_demorgan_i, i32 %sel_tmp2_i, i32 %tmp_i1

]]></Node>
<StgValue><ssdm name="idx_read_assign_4"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:29  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="518" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i2 = phi i32 [ 0, %"operator[].exit" ], [ %i_8, %9 ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i3 = icmp ult i32 %i_i2, %temp_6

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_8 = add i32 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i3, label %9, label %.loopexit.i12.loopexit779

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i4 = zext i32 %i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_lay_23 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_first, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_23"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_24 = load i32* %LinearRegression_lay_23, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_24"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i12.loopexit779:0  br label %.loopexit.i12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="526" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_24 = load i32* %LinearRegression_lay_23, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_24"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_3_i = icmp eq i32 %LinearRegression_lay_24, %idx_read_assign_4

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_3_i, label %.preheader.i10.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i10.preheader:0  br label %.preheader.i10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i10:0  %i_0_i9 = phi i32 [ %i_9, %10 ], [ 0, %.preheader.i10.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i9"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i10:1  %tmp_134 = icmp ult i32 %i_0_i9, %temp_6

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i10:2  %i_9 = add i32 %i_0_i9, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i10:3  br i1 %tmp_134, label %10, label %.loopexit.i12.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_135 = zext i32 %i_0_i9 to i64

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LinearRegression_lay_25 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_first, i64 0, i64 %tmp_135

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_25"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_26 = load i32* %LinearRegression_lay_25, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_26"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i12.loopexit:0  br label %.loopexit.i12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="32">
<![CDATA[
.loopexit.i12:0  %tmp_i6 = zext i32 %temp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i12:1  %LinearRegression_lay_27 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_first, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_27"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.loopexit.i12:2  store i32 %idx_read_assign_4, i32* %LinearRegression_lay_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit.i12:3  %LinearRegression_lay_28 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_second, i64 0, i64 %tmp_i6

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_28"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.loopexit.i12:4  store i32 0, i32* %LinearRegression_lay_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.i12:5  %mapHLS_size_write_a = add i32 %temp_6, 1

]]></Node>
<StgValue><ssdm name="mapHLS_size_write_a"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i12:6  br label %"operator[].exit3"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="545" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="5">
<![CDATA[
:2  %LinearRegression_lay_26 = load i32* %LinearRegression_lay_25, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_26"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_136 = icmp eq i32 %LinearRegression_lay_26, %idx_read_assign_4

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_136, label %"operator[].exit3.loopexit", label %.preheader.i10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i3" val="1"/>
<literal name="tmp_134" val="1"/>
<literal name="tmp_136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit3.loopexit:0  br label %"operator[].exit3"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit3:1  %p_pn_in_i3 = phi i32 [ %temp_6, %.loopexit.i12 ], [ %i_0_i9, %"operator[].exit3.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i3"/></StgValue>
</operation>

<operation id="550" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit3:2  %p_pn_i3 = zext i32 %p_pn_in_i3 to i64

]]></Node>
<StgValue><ssdm name="p_pn_i3"/></StgValue>
</operation>

<operation id="551" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit3:3  %LinearRegression_lay_30 = getelementptr [30 x i32]* %LinearRegression_layerPopulation_data_second, i64 0, i64 %p_pn_i3

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_30"/></StgValue>
</operation>

<operation id="552" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_136" val="1"/>
</and_exp><and_exp><literal name="tmp_134" val="0"/>
</and_exp><and_exp><literal name="tmp_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit3:4  %LinearRegression_lay_31 = load i32* %LinearRegression_lay_30, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_31"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator[].exit3:0  %LinearRegression_lay_29 = phi i32 [ %mapHLS_size_write_a, %.loopexit.i12 ], [ %temp_6, %"operator[].exit3.loopexit" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_29"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="5">
<![CDATA[
operator[].exit3:4  %LinearRegression_lay_31 = load i32* %LinearRegression_lay_30, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_31"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit3:5  %tmp_137 = icmp eq i32 %LinearRegression_lay_31, 1

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator[].exit3:6  br i1 %tmp_137, label %._crit_edge5.backedge, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:4  %LinearRegression_res_12 = load float* %LinearRegression_res_4, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_12"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_137" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:5  %LinearRegression_res_13 = load float* %LinearRegression_res_5, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:2  %LinearRegression_lar_1 = load float* %LinearRegression_lar_8

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_1"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:3  %LinearRegression_lar_2 = load float* %LinearRegression_lar_6

]]></Node>
<StgValue><ssdm name="LinearRegression_lar_2"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:4  %LinearRegression_res_12 = load float* %LinearRegression_res_4, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_12"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:5  %LinearRegression_res_13 = load float* %LinearRegression_res_5, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_13"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i8 = fadd float %LinearRegression_res_12, %LinearRegression_res_13

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i9 = fadd float %LinearRegression_lar_1, %LinearRegression_lar_2

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="565" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i8 = fadd float %LinearRegression_res_12, %LinearRegression_res_13

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i9 = fadd float %LinearRegression_lar_1, %LinearRegression_lar_2

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="567" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i8 = fadd float %LinearRegression_res_12, %LinearRegression_res_13

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="568" st_id="30" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i9 = fadd float %LinearRegression_lar_1, %LinearRegression_lar_2

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="569" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i8 = fadd float %LinearRegression_res_12, %LinearRegression_res_13

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i9 = fadd float %LinearRegression_lar_1, %LinearRegression_lar_2

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="571" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %LinearRegression_stu_7 = phi i32 [ %temp, %3 ], [ %LinearRegression_stu_410, %"operator[].exit3" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_stu_7"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:1  %LinearRegression_lay_2 = phi i32 [ %temp_6, %3 ], [ %LinearRegression_lay_29, %"operator[].exit3" ]

]]></Node>
<StgValue><ssdm name="LinearRegression_lay_2"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:8  %tmp_i8_to_int = bitcast float %tmp_i8 to i32

]]></Node>
<StgValue><ssdm name="tmp_i8_to_int"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:9  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_i8_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:10  %tmp_174 = trunc i32 %tmp_i8_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:11  %tmp_i9_to_int = bitcast float %tmp_i9 to i32

]]></Node>
<StgValue><ssdm name="tmp_i9_to_int"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:12  %tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_i9_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:13  %tmp_175 = trunc i32 %tmp_i9_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:14  %notlhs = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:15  %notrhs = icmp eq i23 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16  %tmp_160 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:17  %notlhs9 = icmp ne i8 %tmp_159, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:18  %notrhs5 = icmp eq i23 %tmp_175, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:19  %tmp_161 = or i1 %notrhs5, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:20  %tmp_162 = and i1 %tmp_160, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_163 = fcmp ogt float %tmp_i8, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:22  %tmp_164 = and i1 %tmp_162, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:23  br i1 %tmp_164, label %11, label %._crit_edge5.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
:0  %LinearRegression_res_14 = load i32* %LinearRegression_res_6, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_14"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
:1  %LinearRegression_res_15 = load i32* %LinearRegression_res_7, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_15"/></StgValue>
</operation>

<operation id="591" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="9">
<![CDATA[
:2  %LinearRegression_res_16 = load i1* %LinearRegression_res_8, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_res_16"/></StgValue>
</operation>

<operation id="592" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store float %LinearRegression_res_13, float* %LinearRegression_lar_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %LinearRegression_res_12, float* %LinearRegression_lar_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="594" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
:0  %LinearRegression_res_14 = load i32* %LinearRegression_res_6, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_14"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
:1  %LinearRegression_res_15 = load i32* %LinearRegression_res_7, align 4

]]></Node>
<StgValue><ssdm name="LinearRegression_res_15"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="9">
<![CDATA[
:2  %LinearRegression_res_16 = load i1* %LinearRegression_res_8, align 1

]]></Node>
<StgValue><ssdm name="LinearRegression_res_16"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %LinearRegression_res_14, i32* %LinearRegression_lar

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %LinearRegression_res_15, i32* %LinearRegression_lar_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  store i1 %LinearRegression_res_16, i1* %LinearRegression_lar_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge5.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="601" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge5.backedge:0  %temp_be = phi i32 [ %LinearRegression_stu_410, %"operator[].exit3" ], [ %LinearRegression_stu_7, %11 ], [ %LinearRegression_stu_7, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="temp_be"/></StgValue>
</operation>

<operation id="602" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge5.backedge:1  %temp_4_be = phi i32 [ %LinearRegression_lay_29, %"operator[].exit3" ], [ %LinearRegression_lay_2, %11 ], [ %LinearRegression_lay_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="temp_4_be"/></StgValue>
</operation>

<operation id="603" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.backedge:2  store i32 %temp_be, i32* %LinearRegression_stu

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5.backedge:3  store i32 %temp_4_be, i32* %LinearRegression_lay

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.backedge:4  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
