Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 31 15:53:13 2023
| Host         : insa-11289 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file Pipeline_methodology_drc_routed.rpt -pb Pipeline_methodology_drc_routed.pb -rpx Pipeline_methodology_drc_routed.rpx
| Design       : Pipeline
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
| TIMING-20 | Warning  | Non-clocked latch             | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RST relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on S[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on S[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on S[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on S[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on S[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on S[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on S[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on S[7] relative to clock(s) CLK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[0] cannot be properly analyzed as its control pin RegisBank/QA_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[1] cannot be properly analyzed as its control pin RegisBank/QA_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[2] cannot be properly analyzed as its control pin RegisBank/QA_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[3] cannot be properly analyzed as its control pin RegisBank/QA_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[4] cannot be properly analyzed as its control pin RegisBank/QA_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[5] cannot be properly analyzed as its control pin RegisBank/QA_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[6] cannot be properly analyzed as its control pin RegisBank/QA_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch RegisBank/QA_reg[7] cannot be properly analyzed as its control pin RegisBank/QA_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[0] cannot be properly analyzed as its control pin RegisBank/QB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[1] cannot be properly analyzed as its control pin RegisBank/QB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[2] cannot be properly analyzed as its control pin RegisBank/QB_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[3] cannot be properly analyzed as its control pin RegisBank/QB_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[4] cannot be properly analyzed as its control pin RegisBank/QB_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[5] cannot be properly analyzed as its control pin RegisBank/QB_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[6] cannot be properly analyzed as its control pin RegisBank/QB_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch RegisBank/QB_reg[7] cannot be properly analyzed as its control pin RegisBank/QB_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch gestA/jumpTo_reg[0] cannot be properly analyzed as its control pin gestA/jumpTo_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch gestA/jumpTo_reg[1] cannot be properly analyzed as its control pin gestA/jumpTo_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch gestA/jumpTo_reg[2] cannot be properly analyzed as its control pin gestA/jumpTo_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch gestA/jumpTo_reg[3] cannot be properly analyzed as its control pin gestA/jumpTo_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch gestA/jumpTo_reg[4] cannot be properly analyzed as its control pin gestA/jumpTo_reg[4]/G is not reached by a timing clock
Related violations: <none>


