// Seed: 4220396615
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4
);
  assign id_3 = id_2;
  assign module_1.id_24 = 0;
  logic id_6;
  ;
  logic id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    input wand id_18,
    input tri1 id_19
    , id_35,
    input uwire id_20,
    input tri id_21,
    output tri0 id_22,
    output tri id_23,
    input wire id_24,
    output tri0 id_25,
    input tri1 id_26,
    input wire id_27,
    input wand id_28,
    input tri id_29,
    input tri id_30,
    input wire id_31,
    input uwire id_32
    , id_36,
    output wor id_33
);
  logic [1 : -1 'b0] id_37;
  logic id_38;
  module_0 modCall_1 (
      id_6,
      id_28,
      id_17,
      id_3,
      id_17
  );
endmodule
