create_clock -period 260.000 -name clk -waveform {0.000 130.000} [get_ports clk]
set_input_delay -clock clk -max 26.000 [all_inputs]
set_input_delay -clock clk -min 26.000 [all_inputs]
set_output_delay -clock clk -max 26.000 [all_outputs]
set_output_delay -clock clk -min 26.000 [all_outputs]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells ADDER_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells ADDER_2]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells ADDER_3]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells ADDER_4]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells ADDER_5]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells GND]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells GND_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells VCC]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells VCC_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imagOut_OBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_1_IBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {imag_2_IBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {realOut_OBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_1_IBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[0]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[10]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[11]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[12]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[13]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[14]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[15]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[1]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[2]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[3]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[4]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[5]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[6]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[7]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[8]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells {real_2_IBUF[9]_inst}]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_10]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_11]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_12]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_13]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_14]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_15]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_2]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_3]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_32]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_33]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_34]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_35]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_4]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_40]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_41]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_42]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_43]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_44]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_45]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_46]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_47]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_48]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_49]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_5]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_50]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_51]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_52]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_53]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_54]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_55]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_6]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_7]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_8]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication1_P_i_9]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_10]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_11]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_12]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_13]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_14]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_15]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_2]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_3]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_32]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_33]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_34]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_35]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_4]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_40]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_41]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_42]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_43]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_44]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_45]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_46]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_47]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_48]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_49]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_5]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_50]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_51]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_52]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_53]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_54]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_55]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_6]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_7]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_8]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication2_P_i_9]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_1]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_10]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_11]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_12]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_13]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_14]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_15]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_2]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_3]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_32]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_33]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_34]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_35]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_4]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_40]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_41]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_42]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_43]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_44]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_45]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_46]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_47]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_48]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_49]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_5]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_50]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_51]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_52]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_53]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_54]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_55]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_6]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_7]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_8]
#set_property BLOCK_SYNTH.MUXF_MAPPING 1 [get_cells w_interMultiplication3_P_i_9]

create_pblock pblock_1
add_cells_to_pblock [get_pblocks pblock_1] -top
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_imag[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {acc_real[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_N2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_I_R2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_NRS_index[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_NRS_index[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_NRS_index[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_NRS_index[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_N2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_Q_R2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_imag[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {mul_real[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_Location[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_Location[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_Location[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_NRS_generated_address2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_column2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_RM_row2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_rfo[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports fineEnable]
set_property IOSTANDARD LVCMOS18 [get_ports o_valid]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
create_interface interface_1
set_property INTERFACE interface_1 [get_ports { acc_imag[15] acc_imag[14] acc_imag[13] acc_imag[12] acc_imag[11] acc_imag[10] acc_imag[9] acc_imag[8] acc_imag[7] acc_imag[6] acc_imag[5] acc_imag[4] acc_imag[3] acc_imag[2] acc_imag[1] acc_imag[0] acc_real[15] acc_real[14] acc_real[13] acc_real[12] acc_real[11] acc_real[10] acc_real[9] acc_real[8] acc_real[7] acc_real[6] acc_real[5] acc_real[4] acc_real[3] acc_real[2] acc_real[1] acc_real[0] i_I_N1[15] i_I_N1[14] i_I_N1[13] i_I_N1[12] i_I_N1[11] i_I_N1[10] i_I_N1[9] i_I_N1[8] i_I_N1[7] i_I_N1[6] i_I_N1[5] i_I_N1[4] i_I_N1[3] i_I_N1[2] i_I_N1[1] i_I_N1[0] i_I_N2[15] i_I_N2[14] i_I_N2[13] i_I_N2[12] i_I_N2[11] i_I_N2[10] i_I_N2[9] i_I_N2[8] i_I_N2[7] i_I_N2[6] i_I_N2[5] i_I_N2[4] i_I_N2[3] i_I_N2[2] i_I_N2[1] i_I_N2[0] i_I_R1[15] i_I_R1[14] i_I_R1[13] i_I_R1[12] i_I_R1[11] i_I_R1[10] i_I_R1[9] i_I_R1[8] i_I_R1[7] i_I_R1[6] i_I_R1[5] i_I_R1[4] i_I_R1[3] i_I_R1[2] i_I_R1[1] i_I_R1[0] i_I_R2[15] i_I_R2[14] i_I_R2[13] i_I_R2[12] i_I_R2[11] i_I_R2[10] i_I_R2[9] i_I_R2[8] i_I_R2[7] i_I_R2[6] i_I_R2[5] i_I_R2[4] i_I_R2[3] i_I_R2[2] i_I_R2[1] i_I_R2[0] i_NRS_index[3] i_NRS_index[2] i_NRS_index[1] i_NRS_index[0] i_Q_N1[15] i_Q_N1[14] i_Q_N1[13] i_Q_N1[12] i_Q_N1[11] i_Q_N1[10] i_Q_N1[9] i_Q_N1[8] i_Q_N1[7] i_Q_N1[6] i_Q_N1[5] i_Q_N1[4] i_Q_N1[3] i_Q_N1[2] i_Q_N1[1] i_Q_N1[0] i_Q_N2[15] i_Q_N2[14] i_Q_N2[13] i_Q_N2[12] i_Q_N2[11] i_Q_N2[10] i_Q_N2[9] i_Q_N2[8] i_Q_N2[7] i_Q_N2[6] i_Q_N2[5] i_Q_N2[4] i_Q_N2[3] i_Q_N2[2] i_Q_N2[1] i_Q_N2[0] i_Q_R1[15] i_Q_R1[14] i_Q_R1[13] i_Q_R1[12] i_Q_R1[11] i_Q_R1[10] i_Q_R1[9] i_Q_R1[8] i_Q_R1[7] i_Q_R1[6] i_Q_R1[5] i_Q_R1[4] i_Q_R1[3] i_Q_R1[2] i_Q_R1[1] i_Q_R1[0] i_Q_R2[15] i_Q_R2[14] i_Q_R2[13] i_Q_R2[12] i_Q_R2[11] i_Q_R2[10] i_Q_R2[9] i_Q_R2[8] i_Q_R2[7] i_Q_R2[6] i_Q_R2[5] i_Q_R2[4] i_Q_R2[3] i_Q_R2[2] i_Q_R2[1] i_Q_R2[0] mul_imag[15] mul_imag[14] mul_imag[13] mul_imag[12] mul_imag[11] mul_imag[10] mul_imag[9] mul_imag[8] mul_imag[7] mul_imag[6] mul_imag[5] mul_imag[4] mul_imag[3] mul_imag[2] mul_imag[1] mul_imag[0] mul_real[15] mul_real[14] mul_real[13] mul_real[12] mul_real[11] mul_real[10] mul_real[9] mul_real[8] mul_real[7] mul_real[6] mul_real[5] mul_real[4] mul_real[3] mul_real[2] mul_real[1] mul_real[0] o_NRS_Location[2] o_NRS_Location[1] o_NRS_Location[0] o_NRS_generated_address1[2] o_NRS_generated_address1[1] o_NRS_generated_address1[0] o_NRS_generated_address2[2] o_NRS_generated_address2[1] o_NRS_generated_address2[0] o_RM_column1[3] o_RM_column1[2] o_RM_column1[1] o_RM_column1[0] o_RM_column2[3] o_RM_column2[2] o_RM_column2[1] o_RM_column2[0] o_RM_row1[3] o_RM_row1[2] o_RM_row1[1] o_RM_row1[0] o_RM_row2[3] o_RM_row2[2] o_RM_row2[1] o_RM_row2[0] o_rfo[18] o_rfo[17] o_rfo[16] o_rfo[15] o_rfo[14] o_rfo[13] o_rfo[12] o_rfo[11] o_rfo[10] o_rfo[9] o_rfo[8] o_rfo[7] o_rfo[6] o_rfo[5] o_rfo[4] o_rfo[3] o_rfo[2] o_rfo[1] o_rfo[0] clk fineEnable o_valid reset }]


create_pblock pblock_u_getData1
add_cells_to_pblock [get_pblocks pblock_u_getData1] [get_cells -quiet [list u_getData1]]
resize_pblock [get_pblocks pblock_u_getData1] -add {SLICE_X66Y285:SLICE_X87Y297}
resize_pblock [get_pblocks pblock_u_getData1] -add {DSP48E2_X7Y114:DSP48E2_X10Y117}
resize_pblock [get_pblocks pblock_u_getData1] -add {RAMB18_X2Y114:RAMB18_X2Y117}
resize_pblock [get_pblocks pblock_u_getData1] -add {RAMB36_X2Y57:RAMB36_X2Y58}
set_property PACKAGE_PIN C6 [get_ports {i_I_N1[4]}]
set_property PACKAGE_PIN A9 [get_ports {i_I_N1[15]}]
set_property PACKAGE_PIN G13 [get_ports {i_I_N1[2]}]
set_property PACKAGE_PIN B11 [get_ports {i_I_N1[13]}]
set_property PACKAGE_PIN A11 [get_ports {i_I_N1[14]}]
set_property PACKAGE_PIN D12 [get_ports {i_I_N1[0]}]
set_property PACKAGE_PIN A8 [get_ports {i_I_N1[11]}]
set_property PACKAGE_PIN A7 [get_ports {i_I_N1[12]}]
set_property PACKAGE_PIN C11 [get_ports {i_I_N1[1]}]
set_property PACKAGE_PIN A10 [get_ports {i_I_N1[10]}]
set_property PACKAGE_PIN B10 [get_ports {i_I_N1[9]}]
set_property PACKAGE_PIN B8 [get_ports {i_I_N1[6]}]
set_property PACKAGE_PIN A6 [get_ports {i_I_N1[8]}]
set_property PACKAGE_PIN B6 [get_ports {i_I_N1[7]}]
set_property PACKAGE_PIN B9 [get_ports {i_I_N1[5]}]
set_property PACKAGE_PIN C7 [get_ports {i_I_N1[3]}]
set_property PACKAGE_PIN J10 [get_ports {i_I_N2[3]}]
set_property PACKAGE_PIN M13 [get_ports {i_I_N2[4]}]
set_property PACKAGE_PIN F11 [get_ports {i_I_N2[15]}]
set_property PACKAGE_PIN E12 [get_ports {i_I_N2[8]}]
set_property PACKAGE_PIN E10 [get_ports {i_I_N2[14]}]
set_property PACKAGE_PIN H13 [get_ports {i_I_N2[13]}]
set_property PACKAGE_PIN D11 [get_ports {i_I_N2[11]}]
set_property PACKAGE_PIN H12 [get_ports {i_I_N2[12]}]
set_property PACKAGE_PIN L13 [get_ports {i_I_N2[5]}]
set_property PACKAGE_PIN H14 [get_ports {i_I_N2[7]}]
set_property PACKAGE_PIN D10 [get_ports {i_I_N2[10]}]
set_property PACKAGE_PIN K10 [get_ports {i_I_N2[2]}]
set_property PACKAGE_PIN F12 [get_ports {i_I_N2[9]}]
set_property PACKAGE_PIN D7 [get_ports {i_I_N2[6]}]
set_property PACKAGE_PIN L12 [get_ports {i_I_N2[0]}]
set_property PACKAGE_PIN L11 [get_ports {i_I_N2[1]}]
set_property PACKAGE_PIN B5 [get_ports {i_I_R1[10]}]
set_property PACKAGE_PIN D5 [get_ports {i_I_R1[15]}]
set_property PACKAGE_PIN E5 [get_ports {i_I_R1[13]}]
set_property PACKAGE_PIN B4 [get_ports {i_I_R1[5]}]
set_property PACKAGE_PIN D4 [get_ports {i_I_R1[7]}]
set_property PACKAGE_PIN D6 [get_ports {i_I_R1[12]}]
set_property PACKAGE_PIN F6 [get_ports {i_I_R1[14]}]
set_property PACKAGE_PIN F4 [get_ports {i_I_R1[9]}]
set_property PACKAGE_PIN E4 [get_ports {i_I_R1[6]}]
set_property PACKAGE_PIN A5 [get_ports {i_I_R1[11]}]
set_property PACKAGE_PIN C2 [get_ports {i_I_R1[1]}]
set_property PACKAGE_PIN F5 [get_ports {i_I_R1[8]}]
set_property PACKAGE_PIN C4 [get_ports {i_I_R1[4]}]
set_property PACKAGE_PIN D2 [get_ports {i_I_R1[0]}]
set_property PACKAGE_PIN B3 [get_ports {i_I_R1[3]}]
set_property PACKAGE_PIN C3 [get_ports {i_I_R1[2]}]
set_property PACKAGE_PIN A3 [get_ports {i_I_R2[8]}]
set_property PACKAGE_PIN E2 [get_ports {i_I_R2[13]}]
set_property PACKAGE_PIN A2 [get_ports {i_I_R2[15]}]
set_property PACKAGE_PIN E3 [get_ports {i_I_R2[14]}]
set_property PACKAGE_PIN D1 [get_ports {i_I_R2[12]}]
set_property PACKAGE_PIN C1 [get_ports {i_I_R2[9]}]
set_property PACKAGE_PIN E1 [get_ports {i_I_R2[11]}]
set_property PACKAGE_PIN B1 [get_ports {i_I_R2[10]}]
set_property PACKAGE_PIN G7 [get_ports {i_I_R2[5]}]
set_property PACKAGE_PIN G6 [get_ports {i_I_R2[3]}]
set_property PACKAGE_PIN H8 [get_ports {i_I_R2[7]}]
set_property PACKAGE_PIN G8 [get_ports {i_I_R2[6]}]
set_property PACKAGE_PIN H7 [get_ports {i_I_R2[4]}]
set_property PACKAGE_PIN J7 [get_ports {i_I_R2[0]}]
set_property PACKAGE_PIN H6 [get_ports {i_I_R2[2]}]
set_property PACKAGE_PIN J6 [get_ports {i_I_R2[1]}]
set_property PACKAGE_PIN H9 [get_ports {i_NRS_index[1]}]
set_property PACKAGE_PIN E9 [get_ports {i_NRS_index[3]}]
set_property PACKAGE_PIN D9 [get_ports {i_NRS_index[2]}]
set_property PACKAGE_PIN G9 [get_ports {i_NRS_index[0]}]
set_property PACKAGE_PIN K15 [get_ports {i_Q_N1[10]}]
set_property PACKAGE_PIN J16 [get_ports {i_Q_N1[5]}]
set_property PACKAGE_PIN L16 [get_ports {i_Q_N1[15]}]
set_property PACKAGE_PIN J15 [get_ports {i_Q_N1[6]}]
set_property PACKAGE_PIN L17 [get_ports {i_Q_N1[13]}]
set_property PACKAGE_PIN J20 [get_ports {i_Q_N1[14]}]
set_property PACKAGE_PIN J17 [get_ports {i_Q_N1[8]}]
set_property PACKAGE_PIN K18 [get_ports {i_Q_N1[12]}]
set_property PACKAGE_PIN J19 [get_ports {i_Q_N1[2]}]
set_property PACKAGE_PIN H16 [get_ports {i_Q_N1[0]}]
set_property PACKAGE_PIN K19 [get_ports {i_Q_N1[11]}]
set_property PACKAGE_PIN L15 [get_ports {i_Q_N1[9]}]
set_property PACKAGE_PIN K17 [get_ports {i_Q_N1[7]}]
set_property PACKAGE_PIN K20 [get_ports {i_Q_N1[4]}]
set_property PACKAGE_PIN L20 [get_ports {i_Q_N1[3]}]
set_property PACKAGE_PIN G16 [get_ports {i_Q_N1[1]}]
set_property PACKAGE_PIN G18 [get_ports {i_Q_N2[14]}]
set_property PACKAGE_PIN H17 [get_ports {i_Q_N2[15]}]
set_property PACKAGE_PIN F18 [get_ports {i_Q_N2[13]}]
set_property PACKAGE_PIN A14 [get_ports {i_Q_N2[6]}]
set_property PACKAGE_PIN C14 [get_ports {i_Q_N2[12]}]
set_property PACKAGE_PIN B13 [get_ports {i_Q_N2[4]}]
set_property PACKAGE_PIN A17 [get_ports {i_Q_N2[9]}]
set_property PACKAGE_PIN E13 [get_ports {i_Q_N2[11]}]
set_property PACKAGE_PIN A16 [get_ports {i_Q_N2[10]}]
set_property PACKAGE_PIN A12 [get_ports {i_Q_N2[2]}]
set_property PACKAGE_PIN B15 [get_ports {i_Q_N2[8]}]
set_property PACKAGE_PIN B16 [get_ports {i_Q_N2[7]}]
set_property PACKAGE_PIN A15 [get_ports {i_Q_N2[5]}]
set_property PACKAGE_PIN B14 [get_ports {i_Q_N2[3]}]
set_property PACKAGE_PIN A13 [get_ports {i_Q_N2[1]}]
set_property PACKAGE_PIN C12 [get_ports {i_Q_N2[0]}]
set_property PACKAGE_PIN N11 [get_ports {i_Q_R1[6]}]
set_property PACKAGE_PIN J9 [get_ports {i_Q_R1[14]}]
set_property PACKAGE_PIN M11 [get_ports {i_Q_R1[7]}]
set_property PACKAGE_PIN K9 [get_ports {i_Q_R1[15]}]
set_property PACKAGE_PIN P12 [get_ports {i_Q_R1[12]}]
set_property PACKAGE_PIN N12 [get_ports {i_Q_R1[13]}]
set_property PACKAGE_PIN N8 [get_ports {i_Q_R1[11]}]
set_property PACKAGE_PIN N13 [get_ports {i_Q_R1[8]}]
set_property PACKAGE_PIN N9 [get_ports {i_Q_R1[10]}]
set_property PACKAGE_PIN M12 [get_ports {i_Q_R1[9]}]
set_property PACKAGE_PIN L10 [get_ports {i_Q_R1[3]}]
set_property PACKAGE_PIN M8 [get_ports {i_Q_R1[5]}]
set_property PACKAGE_PIN K8 [get_ports {i_Q_R1[1]}]
set_property PACKAGE_PIN M9 [get_ports {i_Q_R1[4]}]
set_property PACKAGE_PIN M10 [get_ports {i_Q_R1[2]}]
set_property PACKAGE_PIN L8 [get_ports {i_Q_R1[0]}]
set_property PACKAGE_PIN G15 [get_ports {i_Q_R2[13]}]
set_property PACKAGE_PIN H18 [get_ports {i_Q_R2[9]}]
set_property PACKAGE_PIN F16 [get_ports {i_Q_R2[14]}]
set_property PACKAGE_PIN F17 [get_ports {i_Q_R2[15]}]
set_property PACKAGE_PIN C16 [get_ports {i_Q_R2[7]}]
set_property PACKAGE_PIN H19 [get_ports {i_Q_R2[11]}]
set_property PACKAGE_PIN F15 [get_ports {i_Q_R2[12]}]
set_property PACKAGE_PIN C13 [get_ports {i_Q_R2[8]}]
set_property PACKAGE_PIN G19 [get_ports {i_Q_R2[10]}]
set_property PACKAGE_PIN E17 [get_ports {i_Q_R2[3]}]
set_property PACKAGE_PIN D16 [get_ports {i_Q_R2[6]}]
set_property PACKAGE_PIN C17 [get_ports {i_Q_R2[5]}]
set_property PACKAGE_PIN D17 [get_ports {i_Q_R2[4]}]
set_property PACKAGE_PIN E18 [get_ports {i_Q_R2[2]}]
set_property PACKAGE_PIN F13 [get_ports {i_Q_R2[1]}]
set_property PACKAGE_PIN G14 [get_ports {i_Q_R2[0]}]
set_property PACKAGE_PIN E15 [get_ports {o_NRS_generated_address2[2]}]
set_property PACKAGE_PIN D14 [get_ports {o_NRS_generated_address1[2]}]
set_property PACKAGE_PIN D15 [get_ports {o_NRS_generated_address1[1]}]
set_property PACKAGE_PIN E14 [get_ports {o_NRS_generated_address1[0]}]
set_property PACKAGE_PIN AC12 [get_ports {o_NRS_Location[2]}]
set_property PACKAGE_PIN AF13 [get_ports {o_NRS_generated_address2[0]}]
set_property PACKAGE_PIN AE13 [get_ports {o_NRS_generated_address2[1]}]
set_property PACKAGE_PIN AD12 [get_ports {o_NRS_Location[1]}]
set_property PACKAGE_PIN AE12 [get_ports {o_NRS_Location[0]}]
set_property PACKAGE_PIN AJ12 [get_ports {o_RM_column1[1]}]
set_property PACKAGE_PIN AF11 [get_ports {o_RM_row2[1]}]
set_property PACKAGE_PIN AF8 [get_ports {o_RM_row1[0]}]
set_property PACKAGE_PIN AM13 [get_ports {o_RM_column1[3]}]
set_property PACKAGE_PIN AH11 [get_ports {o_RM_column1[0]}]
set_property PACKAGE_PIN AG10 [get_ports {o_RM_row1[1]}]
set_property PACKAGE_PIN AH12 [get_ports {o_RM_column1[2]}]
set_property PACKAGE_PIN AG9 [get_ports {o_RM_column2[0]}]
set_property PACKAGE_PIN AJ11 [get_ports {o_RM_column2[3]}]
set_property PACKAGE_PIN AG8 [get_ports {o_RM_row2[3]}]
set_property PACKAGE_PIN AG13 [get_ports {o_RM_column2[2]}]
set_property PACKAGE_PIN AF10 [get_ports {o_RM_row2[0]}]
set_property PACKAGE_PIN AH13 [get_ports {o_RM_column2[1]}]
set_property PACKAGE_PIN AH9 [get_ports {o_RM_row1[3]}]
set_property PACKAGE_PIN AG11 [get_ports {o_RM_row1[2]}]
set_property PACKAGE_PIN AH8 [get_ports {o_RM_row2[2]}]
create_pblock pblock_2
add_cells_to_pblock [get_pblocks pblock_2] [get_cells -quiet [list u_fine_sync_cmplx_mul1 u_fine_sync_cmplx_mul2 u_fine_sync_cmplx_mul3]]
resize_pblock [get_pblocks pblock_2] -add {SLICE_X66Y270:SLICE_X87Y281}
resize_pblock [get_pblocks pblock_2] -add {DSP48E2_X7Y108:DSP48E2_X10Y111}
resize_pblock [get_pblocks pblock_2] -add {RAMB18_X2Y108:RAMB18_X2Y111}
resize_pblock [get_pblocks pblock_2] -add {RAMB36_X2Y54:RAMB36_X2Y55}
set_property PACKAGE_PIN AK13 [get_ports {mul_imag[0]}]
set_property PACKAGE_PIN AP10 [get_ports {mul_imag[10]}]
set_property PACKAGE_PIN AM11 [get_ports {mul_imag[4]}]
set_property PACKAGE_PIN AJ10 [get_ports {mul_real[8]}]
set_property PACKAGE_PIN AP8 [get_ports {mul_imag[15]}]
set_property PACKAGE_PIN AC13 [get_ports {mul_real[2]}]
set_property PACKAGE_PIN AM9 [get_ports {mul_imag[2]}]
set_property PACKAGE_PIN AN12 [get_ports {mul_imag[12]}]
set_property PACKAGE_PIN AL13 [get_ports {mul_imag[1]}]
set_property PACKAGE_PIN AP12 [get_ports {mul_imag[13]}]
set_property PACKAGE_PIN AD14 [get_ports {mul_real[4]}]
set_property PACKAGE_PIN AC14 [get_ports {mul_imag[14]}]
set_property PACKAGE_PIN AP9 [get_ports {mul_imag[11]}]
set_property PACKAGE_PIN AL10 [get_ports {mul_real[15]}]
set_property PACKAGE_PIN AM10 [get_ports {mul_imag[5]}]
set_property PACKAGE_PIN AP11 [get_ports {mul_imag[9]}]
set_property PACKAGE_PIN AB13 [get_ports {mul_real[1]}]
set_property PACKAGE_PIN AN9 [get_ports {mul_imag[6]}]
set_property PACKAGE_PIN AN11 [get_ports {mul_imag[8]}]
set_property PACKAGE_PIN AJ9 [get_ports {mul_real[6]}]
set_property PACKAGE_PIN AN8 [get_ports {mul_imag[7]}]
set_property PACKAGE_PIN AE14 [get_ports {mul_real[5]}]
set_property PACKAGE_PIN AF12 [get_ports {mul_real[3]}]
set_property PACKAGE_PIN AL11 [get_ports {mul_real[14]}]
set_property PACKAGE_PIN AM8 [get_ports {mul_imag[3]}]
set_property PACKAGE_PIN AK8 [get_ports {mul_real[10]}]
set_property PACKAGE_PIN AL12 [get_ports {mul_real[13]}]
set_property PACKAGE_PIN AK12 [get_ports {mul_real[12]}]
set_property PACKAGE_PIN AL8 [get_ports {mul_real[11]}]
set_property PACKAGE_PIN AK10 [get_ports {mul_real[9]}]
set_property PACKAGE_PIN AK9 [get_ports {mul_real[7]}]
set_property PACKAGE_PIN AE18 [get_ports {mul_real[0]}]
set_property PACKAGE_PIN AP20 [get_ports {acc_imag[0]}]
set_property PACKAGE_PIN AD19 [get_ports {acc_imag[8]}]
set_property PACKAGE_PIN AN23 [get_ports {acc_real[6]}]
set_property PACKAGE_PIN AA20 [get_ports {acc_imag[6]}]
set_property PACKAGE_PIN AM19 [get_ports {acc_real[13]}]
set_property PACKAGE_PIN AB19 [get_ports {acc_imag[15]}]
set_property PACKAGE_PIN AE20 [get_ports {acc_imag[12]}]
set_property PACKAGE_PIN AM23 [get_ports {acc_real[5]}]
set_property PACKAGE_PIN AD20 [get_ports {acc_imag[13]}]
set_property PACKAGE_PIN AL21 [get_ports {acc_real[4]}]
set_property PACKAGE_PIN AC19 [get_ports {acc_imag[14]}]
set_property PACKAGE_PIN AK19 [get_ports {acc_real[0]}]
set_property PACKAGE_PIN AA18 [get_ports {acc_imag[11]}]
set_property PACKAGE_PIN AP23 [get_ports {acc_real[8]}]
set_property PACKAGE_PIN AP19 [get_ports {acc_real[15]}]
set_property PACKAGE_PIN AB18 [get_ports {acc_imag[10]}]
set_property PACKAGE_PIN AC18 [get_ports {acc_imag[9]}]
set_property PACKAGE_PIN AN22 [get_ports {acc_real[7]}]
set_property PACKAGE_PIN AA19 [get_ports {acc_imag[7]}]
set_property PACKAGE_PIN AL23 [get_ports {acc_real[2]}]
set_property PACKAGE_PIN AL20 [get_ports {acc_real[3]}]
set_property PACKAGE_PIN AP21 [get_ports {acc_real[11]}]
set_property PACKAGE_PIN AE22 [get_ports {acc_imag[5]}]
set_property PACKAGE_PIN AE19 [get_ports {acc_imag[4]}]
set_property PACKAGE_PIN AM20 [get_ports {acc_imag[3]}]
set_property PACKAGE_PIN AN21 [get_ports {acc_real[10]}]
set_property PACKAGE_PIN AH19 [get_ports {acc_imag[2]}]
set_property PACKAGE_PIN AF20 [get_ports {acc_imag[1]}]
set_property PACKAGE_PIN AN19 [get_ports {acc_real[14]}]
set_property PACKAGE_PIN AL22 [get_ports {acc_real[1]}]
set_property PACKAGE_PIN AM21 [get_ports {acc_real[9]}]
set_property PACKAGE_PIN AP22 [get_ports {acc_real[12]}]
set_property PACKAGE_PIN AA16 [get_ports {o_rfo[13]}]
set_property PACKAGE_PIN AC16 [get_ports {o_rfo[16]}]
set_property PACKAGE_PIN AB14 [get_ports {o_rfo[10]}]
set_property PACKAGE_PIN AA17 [get_ports {o_rfo[7]}]
set_property PACKAGE_PIN AJ14 [get_ports {o_rfo[0]}]
set_property PACKAGE_PIN AE15 [get_ports {o_rfo[18]}]
set_property PACKAGE_PIN AB16 [get_ports {o_rfo[15]}]
set_property PACKAGE_PIN AC17 [get_ports {o_rfo[17]}]
set_property PACKAGE_PIN AG14 [get_ports {o_rfo[4]}]
set_property PACKAGE_PIN AB15 [get_ports {o_rfo[14]}]
set_property PACKAGE_PIN AF16 [get_ports {o_rfo[1]}]
set_property PACKAGE_PIN AA15 [get_ports {o_rfo[12]}]
set_property PACKAGE_PIN AA14 [get_ports {o_rfo[11]}]
set_property PACKAGE_PIN AD17 [get_ports {o_rfo[9]}]
set_property PACKAGE_PIN AD16 [get_ports {o_rfo[8]}]
set_property PACKAGE_PIN AD15 [get_ports {o_rfo[6]}]
set_property PACKAGE_PIN AF15 [get_ports {o_rfo[2]}]
set_property PACKAGE_PIN AH16 [get_ports {o_rfo[5]}]
set_property PACKAGE_PIN AG15 [get_ports {o_rfo[3]}]

create_pblock pblock_u_fn_sync_acmltr1
add_cells_to_pblock [get_pblocks pblock_u_fn_sync_acmltr1] [get_cells -quiet [list u_fine_sync_accumulator1]]
resize_pblock [get_pblocks pblock_u_fn_sync_acmltr1] -add {SLICE_X66Y260:SLICE_X88Y269}
resize_pblock [get_pblocks pblock_u_fn_sync_acmltr1] -add {DSP48E2_X7Y104:DSP48E2_X10Y107}
resize_pblock [get_pblocks pblock_u_fn_sync_acmltr1] -add {RAMB18_X2Y104:RAMB18_X2Y107}
resize_pblock [get_pblocks pblock_u_fn_sync_acmltr1] -add {RAMB36_X2Y52:RAMB36_X2Y53}
create_pblock pblock_u_fine_sync_arctan1
add_cells_to_pblock [get_pblocks pblock_u_fine_sync_arctan1] [get_cells -quiet [list u_fine_sync_arctan1]]
resize_pblock [get_pblocks pblock_u_fine_sync_arctan1] -add {SLICE_X66Y240:SLICE_X88Y256}
resize_pblock [get_pblocks pblock_u_fine_sync_arctan1] -add {DSP48E2_X7Y96:DSP48E2_X10Y101}
resize_pblock [get_pblocks pblock_u_fine_sync_arctan1] -add {RAMB18_X2Y96:RAMB18_X2Y101}
resize_pblock [get_pblocks pblock_u_fine_sync_arctan1] -add {RAMB36_X2Y48:RAMB36_X2Y50}
