--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4375 paths analyzed, 1368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.819ns.
--------------------------------------------------------------------------------
Slack:                  1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/edge_ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.719ns (Levels of Logic = 0)
  Clock Path Skew:      3.935ns (6.520 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/edge_ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X12Y31.SR      net (fanout=77)      21.731   M_reset_cond3_out
    SLICE_X12Y31.CLK     Tsrck                 0.470   myState/mainState/edge_ctr/M_ctr_q[15]
                                                       myState/mainState/edge_ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                     22.719ns (0.988ns logic, 21.731ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/edge_ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.710ns (Levels of Logic = 0)
  Clock Path Skew:      3.935ns (6.520 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/edge_ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X12Y31.SR      net (fanout=77)      21.731   M_reset_cond3_out
    SLICE_X12Y31.CLK     Tsrck                 0.461   myState/mainState/edge_ctr/M_ctr_q[15]
                                                       myState/mainState/edge_ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                     22.710ns (0.979ns logic, 21.731ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  1.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/edge_ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.699ns (Levels of Logic = 0)
  Clock Path Skew:      3.935ns (6.520 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/edge_ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X12Y31.SR      net (fanout=77)      21.731   M_reset_cond3_out
    SLICE_X12Y31.CLK     Tsrck                 0.450   myState/mainState/edge_ctr/M_ctr_q[15]
                                                       myState/mainState/edge_ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                     22.699ns (0.968ns logic, 21.731ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/edge_ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.677ns (Levels of Logic = 0)
  Clock Path Skew:      3.935ns (6.520 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/edge_ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X12Y31.SR      net (fanout=77)      21.731   M_reset_cond3_out
    SLICE_X12Y31.CLK     Tsrck                 0.428   myState/mainState/edge_ctr/M_ctr_q[15]
                                                       myState/mainState/edge_ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     22.677ns (0.946ns logic, 21.731ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.310ns (Levels of Logic = 0)
  Clock Path Skew:      4.021ns (6.606 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y12.SR      net (fanout=77)      21.363   M_reset_cond3_out
    SLICE_X10Y12.CLK     Tsrck                 0.429   myState/mainState/mypropogater/slowclk24/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                     22.310ns (0.947ns logic, 21.363ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.299ns (Levels of Logic = 0)
  Clock Path Skew:      4.021ns (6.606 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y12.SR      net (fanout=77)      21.363   M_reset_cond3_out
    SLICE_X10Y12.CLK     Tsrck                 0.418   myState/mainState/mypropogater/slowclk24/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                     22.299ns (0.936ns logic, 21.363ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.276ns (Levels of Logic = 0)
  Clock Path Skew:      4.021ns (6.606 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y12.SR      net (fanout=77)      21.363   M_reset_cond3_out
    SLICE_X10Y12.CLK     Tsrck                 0.395   myState/mainState/mypropogater/slowclk24/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                     22.276ns (0.913ns logic, 21.363ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------
Slack:                  1.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      22.262ns (Levels of Logic = 0)
  Clock Path Skew:      4.021ns (6.606 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y12.SR      net (fanout=77)      21.363   M_reset_cond3_out
    SLICE_X10Y12.CLK     Tsrck                 0.381   myState/mainState/mypropogater/slowclk24/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     22.262ns (0.899ns logic, 21.363ns route)
                                                       (4.0% logic, 96.0% route)

--------------------------------------------------------------------------------
Slack:                  1.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk22/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.951ns (Levels of Logic = 0)
  Clock Path Skew:      3.961ns (6.546 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk22/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=77)      21.004   M_reset_cond3_out
    SLICE_X6Y22.CLK      Tsrck                 0.429   myState/mainState/mypropogater/slowclk22/M_ctr_q[15]
                                                       myState/mainState/mypropogater/slowclk22/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                     21.951ns (0.947ns logic, 21.004ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk22/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.940ns (Levels of Logic = 0)
  Clock Path Skew:      3.961ns (6.546 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk22/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=77)      21.004   M_reset_cond3_out
    SLICE_X6Y22.CLK      Tsrck                 0.418   myState/mainState/mypropogater/slowclk22/M_ctr_q[15]
                                                       myState/mainState/mypropogater/slowclk22/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                     21.940ns (0.936ns logic, 21.004ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk22/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.917ns (Levels of Logic = 0)
  Clock Path Skew:      3.961ns (6.546 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk22/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=77)      21.004   M_reset_cond3_out
    SLICE_X6Y22.CLK      Tsrck                 0.395   myState/mainState/mypropogater/slowclk22/M_ctr_q[15]
                                                       myState/mainState/mypropogater/slowclk22/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                     21.917ns (0.913ns logic, 21.004ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk22/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.903ns (Levels of Logic = 0)
  Clock Path Skew:      3.961ns (6.546 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk22/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X6Y22.SR       net (fanout=77)      21.004   M_reset_cond3_out
    SLICE_X6Y22.CLK      Tsrck                 0.381   myState/mainState/mypropogater/slowclk22/M_ctr_q[15]
                                                       myState/mainState/mypropogater/slowclk22/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                     21.903ns (0.899ns logic, 21.004ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------
Slack:                  2.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.834ns (Levels of Logic = 0)
  Clock Path Skew:      4.023ns (6.608 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y13.SR      net (fanout=77)      20.887   M_reset_cond3_out
    SLICE_X10Y13.CLK     Tsrck                 0.429   myState/mainState/mypropogater/slowclk24/M_ctr_q[7]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                     21.834ns (0.947ns logic, 20.887ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  2.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.823ns (Levels of Logic = 0)
  Clock Path Skew:      4.023ns (6.608 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y13.SR      net (fanout=77)      20.887   M_reset_cond3_out
    SLICE_X10Y13.CLK     Tsrck                 0.418   myState/mainState/mypropogater/slowclk24/M_ctr_q[7]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                     21.823ns (0.936ns logic, 20.887ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  2.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.800ns (Levels of Logic = 0)
  Clock Path Skew:      4.023ns (6.608 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y13.SR      net (fanout=77)      20.887   M_reset_cond3_out
    SLICE_X10Y13.CLK     Tsrck                 0.395   myState/mainState/mypropogater/slowclk24/M_ctr_q[7]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                     21.800ns (0.913ns logic, 20.887ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  2.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.786ns (Levels of Logic = 0)
  Clock Path Skew:      4.023ns (6.608 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y13.SR      net (fanout=77)      20.887   M_reset_cond3_out
    SLICE_X10Y13.CLK     Tsrck                 0.381   myState/mainState/mypropogater/slowclk24/M_ctr_q[7]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                     21.786ns (0.899ns logic, 20.887ns route)
                                                       (4.1% logic, 95.9% route)

--------------------------------------------------------------------------------
Slack:                  2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.358ns (Levels of Logic = 0)
  Clock Path Skew:      4.024ns (6.609 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y14.SR      net (fanout=77)      20.411   M_reset_cond3_out
    SLICE_X10Y14.CLK     Tsrck                 0.429   myState/mainState/mypropogater/slowclk24/M_ctr_q[11]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                     21.358ns (0.947ns logic, 20.411ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack:                  2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.347ns (Levels of Logic = 0)
  Clock Path Skew:      4.024ns (6.609 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y14.SR      net (fanout=77)      20.411   M_reset_cond3_out
    SLICE_X10Y14.CLK     Tsrck                 0.418   myState/mainState/mypropogater/slowclk24/M_ctr_q[11]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                     21.347ns (0.936ns logic, 20.411ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack:                  2.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.324ns (Levels of Logic = 0)
  Clock Path Skew:      4.024ns (6.609 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y14.SR      net (fanout=77)      20.411   M_reset_cond3_out
    SLICE_X10Y14.CLK     Tsrck                 0.395   myState/mainState/mypropogater/slowclk24/M_ctr_q[11]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                     21.324ns (0.913ns logic, 20.411ns route)
                                                       (4.3% logic, 95.7% route)

--------------------------------------------------------------------------------
Slack:                  2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.310ns (Levels of Logic = 0)
  Clock Path Skew:      4.024ns (6.609 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y14.SR      net (fanout=77)      20.411   M_reset_cond3_out
    SLICE_X10Y14.CLK     Tsrck                 0.381   myState/mainState/mypropogater/slowclk24/M_ctr_q[11]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                     21.310ns (0.899ns logic, 20.411ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  2.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk25/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.095ns (Levels of Logic = 0)
  Clock Path Skew:      4.022ns (6.607 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk25/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X8Y12.SR       net (fanout=77)      20.107   M_reset_cond3_out
    SLICE_X8Y12.CLK      Tsrck                 0.470   myState/mainState/mypropogater/slowclk25/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk25/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                     21.095ns (0.988ns logic, 20.107ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------
Slack:                  2.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk25/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.086ns (Levels of Logic = 0)
  Clock Path Skew:      4.022ns (6.607 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk25/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X8Y12.SR       net (fanout=77)      20.107   M_reset_cond3_out
    SLICE_X8Y12.CLK      Tsrck                 0.461   myState/mainState/mypropogater/slowclk25/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk25/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                     21.086ns (0.979ns logic, 20.107ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack:                  2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk25/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.075ns (Levels of Logic = 0)
  Clock Path Skew:      4.022ns (6.607 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk25/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X8Y12.SR       net (fanout=77)      20.107   M_reset_cond3_out
    SLICE_X8Y12.CLK      Tsrck                 0.450   myState/mainState/mypropogater/slowclk25/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk25/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                     21.075ns (0.968ns logic, 20.107ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack:                  2.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk25/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      21.053ns (Levels of Logic = 0)
  Clock Path Skew:      4.022ns (6.607 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk25/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X8Y12.SR       net (fanout=77)      20.107   M_reset_cond3_out
    SLICE_X8Y12.CLK      Tsrck                 0.428   myState/mainState/mypropogater/slowclk25/M_ctr_q[3]
                                                       myState/mainState/mypropogater/slowclk25/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                     21.053ns (0.946ns logic, 20.107ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.708ns (Levels of Logic = 0)
  Clock Path Skew:      3.963ns (6.548 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y16.SR      net (fanout=77)      19.761   M_reset_cond3_out
    SLICE_X10Y16.CLK     Tsrck                 0.429   myState/mainState/mypropogater/slowclk24/M_ctr_q[19]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                     20.708ns (0.947ns logic, 19.761ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack:                  3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.697ns (Levels of Logic = 0)
  Clock Path Skew:      3.963ns (6.548 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y16.SR      net (fanout=77)      19.761   M_reset_cond3_out
    SLICE_X10Y16.CLK     Tsrck                 0.418   myState/mainState/mypropogater/slowclk24/M_ctr_q[19]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                     20.697ns (0.936ns logic, 19.761ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  3.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.674ns (Levels of Logic = 0)
  Clock Path Skew:      3.963ns (6.548 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y16.SR      net (fanout=77)      19.761   M_reset_cond3_out
    SLICE_X10Y16.CLK     Tsrck                 0.395   myState/mainState/mypropogater/slowclk24/M_ctr_q[19]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                     20.674ns (0.913ns logic, 19.761ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack:                  3.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.660ns (Levels of Logic = 0)
  Clock Path Skew:      3.963ns (6.548 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y16.SR      net (fanout=77)      19.761   M_reset_cond3_out
    SLICE_X10Y16.CLK     Tsrck                 0.381   myState/mainState/mypropogater/slowclk24/M_ctr_q[19]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                     20.660ns (0.899ns logic, 19.761ns route)
                                                       (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack:                  3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.592ns (Levels of Logic = 0)
  Clock Path Skew:      3.962ns (6.547 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y17.SR      net (fanout=77)      19.645   M_reset_cond3_out
    SLICE_X10Y17.CLK     Tsrck                 0.429   myState/mainState/mypropogater/slowclk24/M_ctr_q[23]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                     20.592ns (0.947ns logic, 19.645ns route)
                                                       (4.6% logic, 95.4% route)

--------------------------------------------------------------------------------
Slack:                  3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/slowclk24/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      20.581ns (Levels of Logic = 0)
  Clock Path Skew:      3.962ns (6.547 - 2.585)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    myState/mainState/mainControl_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/slowclk24/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y9.AMUX      Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X10Y17.SR      net (fanout=77)      19.645   M_reset_cond3_out
    SLICE_X10Y17.CLK     Tsrck                 0.418   myState/mainState/mypropogater/slowclk24/M_ctr_q[23]
                                                       myState/mainState/mypropogater/slowclk24/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                     20.581ns (0.936ns logic, 19.645ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: myState/mainState/mainControl_BUFG/I0
  Logical resource: myState/mainState/mainControl_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: myState/mainState/mainControl
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_0/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_1/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_2/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_3/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_5/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_6/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_7/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_8/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_9/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_10/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_11/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_12/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_13/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_14/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_15/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_16/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_17/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_18/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_19/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/M_slowclk23_value/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_20/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/M_slowclk23_value/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_21/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/M_slowclk23_value/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_22/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/mypropogater/M_slowclk23_value/CLK
  Logical resource: myState/mainState/mypropogater/slowclk23/M_ctr_q_23/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: myState/mainState/mainControl_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_ctr_q[3]/CLK
  Logical resource: myState/bttnpress/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X16Y11.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.819|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4375 paths, 0 nets, and 899 connections

Design statistics:
   Minimum period:  18.819ns{1}   (Maximum frequency:  53.138MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 00:04:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



