
*** Running vivado
    with args -log Voice_recognition.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_recognition.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Voice_recognition.tcl -notrace
Command: synth_design -top Voice_recognition -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 384.867 ; gain = 99.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Voice_recognition' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:57]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart.vhd:28]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_tx.vhd:22]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (1#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_rx.vhd:22]
	Parameter PARITY_BIT bound to: none - type: string 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/uart.vhd:28]
INFO: [Synth 8-226] default block is never used [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:195]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:27' bound to instance 'sendTo_display' of component 'display' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:309]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display' (4#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Voice_recognition' (5#1) [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 442.152 ; gain = 156.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 442.152 ; gain = 156.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 442.152 ; gain = 156.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]
Finished Parsing XDC File [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/constrs_1/new/comp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_recognition_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_recognition_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.719 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.719 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 797.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_pstate_reg' in module 'UART_TX'
INFO: [Synth 8-5544] ROM "tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_data_out_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_bit_count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_pstate_reg' in module 'UART_RX'
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_bit_count_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_divider_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "data_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Voice_recognition'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                  txsync |                            00010 |                              001
                startbit |                            00100 |                              010
                databits |                            01000 |                              011
                 stopbit |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_pstate_reg' using encoding 'one-hot' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                startbit |                             0010 |                              001
                databits |                             0100 |                              010
                 stopbit |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_pstate_reg' using encoding 'one-hot' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                                0 |                               00
                       b |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Voice_recognition'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voice_recognition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              31K Bit         RAMs := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 1     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'state_four_reg' into 'state_three_reg' [C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/Voice_Recognition.vhd:182]
INFO: [Synth 8-5544] ROM "uart_i/uart_tx_i/tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_tx_i/tx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_rx_i/rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_i/uart_rx_i/rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "uart_i/uart_clk_en" won't be mapped to RAM because it is too sparse
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
WARNING: [Synth 8-3917] design Voice_recognition has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Voice_recognition has port AN[4] driven by constant 1
INFO: [Synth 8-3886] merging instance 'state_reg[0]' (FDCE) to 'FSM_sequential_state_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_number_reg[0] )
INFO: [Synth 8-3886] merging instance 'min_number_reg[30]' (FDCE) to 'min_number_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[31]' (FDCE) to 'min_number_reg[29]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[29]' (FDCE) to 'min_number_reg[28]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[28]' (FDCE) to 'min_number_reg[27]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[27]' (FDCE) to 'min_number_reg[26]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[26]' (FDCE) to 'min_number_reg[25]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[25]' (FDCE) to 'min_number_reg[24]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[24]' (FDCE) to 'min_number_reg[23]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[23]' (FDCE) to 'min_number_reg[22]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[22]' (FDCE) to 'min_number_reg[21]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[21]' (FDCE) to 'min_number_reg[20]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[20]' (FDCE) to 'min_number_reg[19]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[19]' (FDCE) to 'min_number_reg[18]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[18]' (FDCE) to 'min_number_reg[17]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[17]' (FDCE) to 'min_number_reg[16]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[16]' (FDCE) to 'min_number_reg[15]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[15]' (FDCE) to 'min_number_reg[14]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[14]' (FDCE) to 'min_number_reg[13]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[13]' (FDCE) to 'min_number_reg[12]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[12]' (FDCE) to 'min_number_reg[11]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[11]' (FDCE) to 'min_number_reg[10]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[10]' (FDCE) to 'min_number_reg[9]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[9]' (FDCE) to 'min_number_reg[8]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[8]' (FDCE) to 'min_number_reg[7]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[7]' (FDCE) to 'min_number_reg[6]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[6]' (FDCE) to 'min_number_reg[5]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[5]' (FDCE) to 'min_number_reg[4]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[4]' (FDCE) to 'min_number_reg[3]'
INFO: [Synth 8-3886] merging instance 'min_number_reg[3]' (FDCE) to 'min_number_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_number_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\min_number_reg[1] )
INFO: [Synth 8-3886] merging instance 'result_reg[0]' (FDE) to 'result_reg[3]'
INFO: [Synth 8-3886] merging instance 'result_reg[1]' (FDE) to 'result_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\result_reg[2] )
INFO: [Synth 8-3886] merging instance 'result_reg[3]' (FDE) to 'result_reg[4]'
INFO: [Synth 8-3886] merging instance 'result_reg[4]' (FDE) to 'result_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\result_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\result_reg[6] )
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[9]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[8]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[7]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[6]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[5]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[4]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[3]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[2]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[1]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[0]) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[9]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[8]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[7]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[6]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[5]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[4]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[3]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[2]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[1]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[0]__0) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[9]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[8]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[7]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[6]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[5]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[4]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[3]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[2]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[1]__1) is unused and will be removed from module Voice_recognition.
WARNING: [Synth 8-3332] Sequential element (i_reg_rep[0]__1) is unused and will be removed from module Voice_recognition.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------+---------------+----------------+
|Module Name       | RTL Object       | Depth x Width | Implemented As | 
+------------------+------------------+---------------+----------------+
|Voice_recognition | number_one[999]  | 1024x8        | LUT            | 
|Voice_recognition | number_zero[999] | 1024x9        | LUT            | 
|Voice_recognition | number_one[999]  | 1024x8        | LUT            | 
|Voice_recognition | number_zero[999] | 1024x9        | LUT            | 
+------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:45 . Memory (MB): peak = 797.719 ; gain = 512.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 810.109 ; gain = 524.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:46 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |    11|
|4     |LUT2   |    31|
|5     |LUT3   |    47|
|6     |LUT4   |    12|
|7     |LUT5   |    10|
|8     |LUT6   |    12|
|9     |FDCE   |    61|
|10    |FDPE   |     3|
|11    |FDRE   |    53|
|12    |FDSE   |     8|
|13    |IBUF   |     3|
|14    |OBUF   |    29|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------+------+
|      |Instance         |Module  |Cells |
+------+-----------------+--------+------+
|1     |top              |        |   299|
|2     |  sendTo_display |display |    33|
|3     |  uart_i         |UART    |   162|
|4     |    uart_rx_i    |UART_RX |    83|
|5     |    uart_tx_i    |UART_TX |    46|
+------+-----------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 811.258 ; gain = 170.496
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:49 . Memory (MB): peak = 811.258 ; gain = 526.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:55 . Memory (MB): peak = 811.258 ; gain = 539.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 811.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alessandra/Desktop/git/rec_teste_mohammedRashad/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.runs/synth_1/Voice_recognition.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_recognition_utilization_synth.rpt -pb Voice_recognition_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  7 15:07:14 2019...
