Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 20:34:45 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (756)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 124 register/latch pins with no clock driven by root clock pin: processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (756)
--------------------------------------------------
 There are 756 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.020        0.000                      0                 4881        0.036        0.000                      0                 4881        3.000        0.000                       0                  1969  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                         ------------       ----------      --------------
clk_fpga_0                                    {0.000 5.000}      10.000          100.000         
processer/processor_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         
  clkfbout_processor_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                          3.400        0.000                      0                 2417        0.036        0.000                      0                 2417        4.020        0.000                       0                  1234  
processer/processor_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_processor_clk_wiz_0_0                    1.722        0.000                      0                 2183        0.056        0.000                      0                 2183        3.750        0.000                       0                   731  
  clkfbout_processor_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        2.600        0.000                      0                  771        0.230        0.000                      0                  771  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_0                      clk_out1_processor_clk_wiz_0_0        1.020        0.000                      0                  281        0.547        0.000                      0                  281  
**async_default**               clk_out1_processor_clk_wiz_0_0  clk_out1_processor_clk_wiz_0_0        8.002        0.000                      0                    3        0.585        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.317ns (25.851%)  route 3.778ns (74.149%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.843     3.137    processer/processor_i/axi_gpio_6/U0/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  processer/processor_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.419     3.556 r  processer/processor_i/axi_gpio_6/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.966     4.522    processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.299     4.821 r  processer/processor_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.822     5.643    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X39Y101        LUT5 (Prop_lut5_I0_O)        0.149     5.792 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.748     6.540    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.332     6.872 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.412     7.284    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.118     7.402 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.829     8.232    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.562    12.742    processer/processor_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processer/processor_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.631    processer/processor_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.766ns (12.886%)  route 5.178ns (87.114%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.577     9.083    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.521    12.700    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X30Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.506    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.766ns (12.886%)  route 5.178ns (87.114%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.577     9.083    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.521    12.700    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X30Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.506    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 0.766ns (12.886%)  route 5.178ns (87.114%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.577     9.083    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.521    12.700    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y87         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X30Y87         FDRE (Setup_fdre_C_CE)      -0.169    12.506    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.766ns (12.994%)  route 5.129ns (87.006%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.527     9.034    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X27Y86         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.516    12.695    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y86         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.465    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.766ns (13.298%)  route 4.994ns (86.702%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.393     8.899    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.522    12.701    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X28Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.471    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.766ns (13.298%)  route 4.994ns (86.702%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.393     8.899    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.522    12.701    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X28Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.471    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.766ns (13.298%)  route 4.994ns (86.702%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.393     8.899    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.522    12.701    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X28Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.471    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.766ns (13.298%)  route 4.994ns (86.702%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.829     4.486    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.610 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          2.772     7.383    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X35Y84         LUT4 (Prop_lut4_I1_O)        0.124     7.507 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=24, routed)          1.393     8.899    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.522    12.701    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y88         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X28Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.471    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 2.467ns (41.404%)  route 3.491ns (58.596%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.845     3.139    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y101        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.227     4.884    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y101        LUT2 (Prop_lut2_I0_O)        0.150     5.034 f  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.700     5.734    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X31Y102        LUT6 (Prop_lut6_I0_O)        0.348     6.082 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.836     6.918    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X29Y97         LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.042    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.592 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.592    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.706 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.706    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.040 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.729     8.768    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.329     9.097 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.097    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.522    12.701    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)        0.075    12.751    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.171%)  route 0.151ns (44.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.659     0.995    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.151     1.287    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.332 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.332    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X26Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.844     1.210    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.247ns (47.528%)  route 0.273ns (52.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.577     0.913    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.273     1.333    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[17]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.099     1.432 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.432    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]_i_1__0_n_0
    SLICE_X30Y103        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.930     1.296    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y103        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y103        FDRE (Hold_fdre_C_D)         0.121     1.382    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.597%)  route 0.143ns (43.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.659     0.995    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.143     1.279    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X31Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.324 r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.324    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X31Y98         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.845     1.211    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y98         FDRE                                         r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.403%)  route 0.176ns (48.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.639     0.975    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDSE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.176     1.292    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.337 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_i_1/O
                         net (fo=1, routed)           0.000     1.337    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.825     1.191    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.370%)  route 0.197ns (54.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.641     0.977    processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  processer/processor_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.197     1.338    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y97         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.826     1.192    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.238     1.295    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y100        FDSE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.911     1.277    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDSE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDSE (Hold_fdse_C_S)        -0.018     1.224    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.238     1.295    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.911     1.277    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.238     1.295    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.911     1.277    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.795%)  route 0.238ns (59.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=25, routed)          0.238     1.295    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.911     1.277    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    processer/processor_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.227ns (49.937%)  route 0.228ns (50.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  processer/processor_i/axi_gpio_3/U0/gpio_core_1/gpio_xferAck_Reg_reg/Q
                         net (fo=3, routed)           0.228     1.247    processer/processor_i/axi_gpio_3/U0/gpio_core_1/gpio_xferAck_Reg
    SLICE_X50Y97         LUT5 (Prop_lut5_I2_O)        0.099     1.346 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1/O
                         net (fo=1, routed)           0.000     1.346    processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.821     1.187    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     1.273    processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y62    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y62    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y62    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y61    processer/processor_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    processer/processor_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/processor_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/processor_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.602ns (13.988%)  route 3.702ns (86.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.956     8.200    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.146     8.346 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.745     9.091    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.518    11.521    ConvAccel/controller/Clk
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][13]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.074    11.446    
    SLICE_X29Y81         FDRE (Setup_fdre_C_R)       -0.633    10.813    ConvAccel/controller/filterSet_reg[7][13]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.602ns (13.988%)  route 3.702ns (86.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.956     8.200    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.146     8.346 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.745     9.091    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.518    11.521    ConvAccel/controller/Clk
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][14]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.074    11.446    
    SLICE_X29Y81         FDRE (Setup_fdre_C_R)       -0.633    10.813    ConvAccel/controller/filterSet_reg[7][14]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.602ns (13.988%)  route 3.702ns (86.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.956     8.200    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.146     8.346 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.745     9.091    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.518    11.521    ConvAccel/controller/Clk
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][15]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.074    11.446    
    SLICE_X29Y81         FDRE (Setup_fdre_C_R)       -0.633    10.813    ConvAccel/controller/filterSet_reg[7][15]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.602ns (13.988%)  route 3.702ns (86.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.956     8.200    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.146     8.346 r  ConvAccel/controller/filterSet[7][15]_i_1/O
                         net (fo=16, routed)          0.745     9.091    ConvAccel/controller/filterSet[7][15]_i_1_n_0
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.518    11.521    ConvAccel/controller/Clk
    SLICE_X29Y81         FDRE                                         r  ConvAccel/controller/filterSet_reg[7][6]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.074    11.446    
    SLICE_X29Y81         FDRE (Setup_fdre_C_R)       -0.633    10.813    ConvAccel/controller/filterSet_reg[7][6]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][10]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][10]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][12]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][12]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][13]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][13]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][14]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][14]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][15]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][15]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    4.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.330     2.333    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.457 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.578     3.035    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.136 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          1.652     4.788    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.456     5.244 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=127, routed)         2.948     8.192    ConvAccel/controller/filterSetFilled_reg_1
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.316 r  ConvAccel/controller/filterSet[3][15]_i_1/O
                         net (fo=16, routed)          0.900     9.216    ConvAccel/controller/filterSet[3][15]_i_1_n_0
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.517    11.520    ConvAccel/controller/Clk
    SLICE_X29Y80         FDRE                                         r  ConvAccel/controller/filterSet_reg[3][4]/C
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.074    11.445    
    SLICE_X29Y80         FDRE (Setup_fdre_C_R)       -0.429    11.016    ConvAccel/controller/filterSet_reg[3][4]
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq2_wgray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/inputBuffer/o_rempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.267ns (63.124%)  route 0.156ns (36.876%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.787     0.789    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.834 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.215     1.049    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.075 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.553     1.628    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X51Y92         FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  ConvAccel/inputBuffer/rq2_wgray_reg[8]/Q
                         net (fo=1, routed)           0.156     1.925    ConvAccel/inputBuffer/rq2_wgray[8]
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  ConvAccel/inputBuffer/rempty_next_carry_i_1/O
                         net (fo=1, routed)           0.000     1.970    ConvAccel/inputBuffer/rempty_next_carry_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.051 r  ConvAccel/inputBuffer/rempty_next_carry/CO[2]
                         net (fo=1, routed)           0.000     2.051    ConvAccel/inputBuffer/rempty_next
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.167 r  processer/rgray[7]_i_4/O
                         net (fo=1, routed)           0.239     1.406    processer_n_26
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.435 r  rgray_reg[7]_i_2/O
                         net (fo=36, routed)          0.825     2.260    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X48Y92         FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
                         clock pessimism             -0.364     1.895    
    SLICE_X48Y92         FDPE (Hold_fdpe_C_D)         0.100     1.995    ConvAccel/inputBuffer/o_rempty_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y86         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=123, routed)         0.202     0.899    ConvAccel/outputBuffer/mem_reg_64_127_6_8/ADDRD3
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_64_127_6_8/WCLK
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMA/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X46Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.811    ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y86         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=123, routed)         0.202     0.899    ConvAccel/outputBuffer/mem_reg_64_127_6_8/ADDRD3
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_64_127_6_8/WCLK
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMB/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X46Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.811    ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y86         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=123, routed)         0.202     0.899    ConvAccel/outputBuffer/mem_reg_64_127_6_8/ADDRD3
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_64_127_6_8/WCLK
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X46Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.811    ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.055%)  route 0.202ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/outputBuffer/Clk
    SLICE_X47Y86         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  ConvAccel/outputBuffer/wbin_reg[3]/Q
                         net (fo=123, routed)         0.202     0.899    ConvAccel/outputBuffer/mem_reg_64_127_6_8/ADDRD3
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/outputBuffer/mem_reg_64_127_6_8/WCLK
    SLICE_X46Y85         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMD/CLK
                         clock pessimism             -0.252     0.571    
    SLICE_X46Y85         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.811    ConvAccel/outputBuffer/mem_reg_64_127_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.550     0.552    ConvAccel/controller/Clk
    SLICE_X35Y77         FDRE                                         r  ConvAccel/controller/filterSet_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  ConvAccel/controller/filterSet_reg[2][3]/Q
                         net (fo=1, routed)           0.052     0.745    ConvAccel/controller/filterSet_reg[2]_2[3]
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.790 r  ConvAccel/controller/MULTIPLICAND_INPUT[35]_i_1/O
                         net (fo=1, routed)           0.000     0.790    ConvAccel/controller/p_0_out[35]
    SLICE_X34Y77         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.814     0.816    ConvAccel/controller/Clk
    SLICE_X34Y77         FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]/C
                         clock pessimism             -0.251     0.565    
    SLICE_X34Y77         FDCE (Hold_fdce_C_D)         0.121     0.686    ConvAccel/controller/MULTIPLICAND_INPUT_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.545     0.547    ConvAccel/controller/Clk
    SLICE_X39Y74         FDRE                                         r  ConvAccel/controller/dataSet_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  ConvAccel/controller/dataSet_reg[2][6]/Q
                         net (fo=1, routed)           0.054     0.742    ConvAccel/controller/dataSet_reg_n_0_[2][6]
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.787 r  ConvAccel/controller/MULTIPLIER_INPUT[38]_i_1/O
                         net (fo=1, routed)           0.000     0.787    ConvAccel/controller/MULTIPLIER_INPUT[38]_i_1_n_0
    SLICE_X38Y74         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.810     0.812    ConvAccel/controller/Clk
    SLICE_X38Y74         FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[38]/C
                         clock pessimism             -0.252     0.560    
    SLICE_X38Y74         FDCE (Hold_fdce_C_D)         0.121     0.681    ConvAccel/controller/MULTIPLIER_INPUT_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.778%)  route 0.131ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.550     0.552    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X37Y80         FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[1]/Q
                         net (fo=6, routed)           0.131     0.824    ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIB
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.252     0.567    
    SLICE_X38Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.713    ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.569%)  route 0.143ns (50.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.550     0.552    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X37Y80         FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/Q
                         net (fo=6, routed)           0.143     0.836    ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIA
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.252     0.567    
    SLICE_X38Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.714    ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.385%)  route 0.145ns (50.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.550     0.552    ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X37Y80         FDRE                                         r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/Q
                         net (fo=6, routed)           0.145     0.837    ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIC
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X38Y81         RAMD64E                                      r  ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.252     0.567    
    SLICE_X38Y81         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.711    ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    rgray_reg[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    rgray_reg[7]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    processer/processor_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y33      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y30      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y32      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y82     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y84     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y84     ConvAccel/controller/FINALADD_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y87     ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y87     ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y87     ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y87     ConvAccel/outputBuffer/mem_reg_192_255_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y87     ConvAccel/outputBuffer/mem_reg_192_255_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y87     ConvAccel/outputBuffer/mem_reg_192_255_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y87     ConvAccel/outputBuffer/mem_reg_192_255_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y87     ConvAccel/outputBuffer/mem_reg_192_255_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y87     ConvAccel/outputBuffer/mem_reg_64_127_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y87     ConvAccel/outputBuffer/mem_reg_64_127_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y84     ConvAccel/outputBuffer/mem_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y82     ConvAccel/outputBuffer/mem_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y84     ConvAccel/outputBuffer/mem_reg_192_255_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_processor_clk_wiz_0_0
  To Clock:  clkfbout_processor_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_processor_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    processer/processor_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/o_rempty_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 1.594ns (18.498%)  route 7.023ns (81.502%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.651     2.945    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          4.577     7.978    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X53Y87         LUT2 (Prop_lut2_I1_O)        0.152     8.130 r  ConvAccel/outputBuffer/rempty_next_carry_i_7__0/O
                         net (fo=1, routed)           0.578     8.708    ConvAccel/outputBuffer/rempty_next_carry_i_7__0_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I3_O)        0.326     9.034 f  ConvAccel/outputBuffer/rempty_next_carry_i_5__0/O
                         net (fo=1, routed)           1.868    10.902    ConvAccel/outputBuffer/rempty_next_carry_i_5__0_n_0
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.026 r  ConvAccel/outputBuffer/rempty_next_carry_i_3__0/O
                         net (fo=1, routed)           0.000    11.026    ConvAccel/outputBuffer/rempty_next_carry_i_3__0_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.562 r  ConvAccel/outputBuffer/rempty_next_carry/CO[2]
                         net (fo=1, routed)           0.000    11.562    ConvAccel/outputBuffer/rempty_next
    SLICE_X52Y90         FDPE                                         r  ConvAccel/outputBuffer/o_rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         2.022    12.025    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.121    12.146 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.514    12.660    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.255    12.915 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          1.467    14.382    ConvAccel/outputBuffer/outBuffClk
    SLICE_X52Y90         FDPE                                         r  ConvAccel/outputBuffer/o_rempty_reg/C
                         clock pessimism              0.000    14.382    
                         clock uncertainty           -0.266    14.116    
    SLICE_X52Y90         FDPE (Setup_fdpe_C_D)        0.046    14.162    ConvAccel/outputBuffer/o_rempty_reg
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][0]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][0]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][10]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][10]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][1]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][1]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][3]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][3]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][4]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][4]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][6]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][6]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][7]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][7]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.966ns (18.697%)  route 4.201ns (81.303%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.680     8.113    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.468    11.471    ConvAccel/controller/Clk
    SLICE_X41Y77         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][8]/C
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.266    11.205    
    SLICE_X41Y77         FDRE (Setup_fdre_C_R)       -0.429    10.776    ConvAccel/controller/dataSet_reg[7][8]
  -------------------------------------------------------------------
                         required time                         10.776    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[7][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.966ns (18.792%)  route 4.175ns (81.208%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         2.245     5.610    processer/Rst_tri_o[0]
    SLICE_X46Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.909 r  processer/dataSet[7][15]_i_10/O
                         net (fo=1, routed)           0.431     6.340    ConvAccel/controller/dataSet_reg[7][0]_0
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.124     6.464 r  ConvAccel/controller/dataSet[7][15]_i_3/O
                         net (fo=4, routed)           0.845     7.309    ConvAccel/controller/dataSet[7][15]_i_3_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.433 r  ConvAccel/controller/dataSet[7][15]_i_1/O
                         net (fo=16, routed)          0.654     8.087    ConvAccel/controller/dataSet[7][15]_i_1_n_0
    SLICE_X44Y80         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.470    11.473    ConvAccel/controller/Clk
    SLICE_X44Y80         FDRE                                         r  ConvAccel/controller/dataSet_reg[7][12]/C
                         clock pessimism              0.000    11.473    
                         clock uncertainty           -0.266    11.207    
    SLICE_X44Y80         FDRE (Setup_fdre_C_R)       -0.429    10.778    ConvAccel/controller/dataSet_reg[7][12]
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  2.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.786%)  route 0.334ns (64.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.334     1.366    ConvAccel/controller/newline_tri_o[0]
    SLICE_X47Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.411 r  ConvAccel/controller/datapointer[28]_i_1/O
                         net (fo=1, routed)           0.000     1.411    ConvAccel/controller/datapointer[28]_i_1_n_0
    SLICE_X47Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X47Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[28]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X47Y85         FDCE (Hold_fdce_C_D)         0.092     1.181    ConvAccel/controller/datapointer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.187ns (8.961%)  route 1.900ns (91.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.900     2.932    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.046     2.978 r  ConvAccel/outputBuffer/rgray[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.978    ConvAccel/outputBuffer/rgraynext[0]
    SLICE_X53Y88         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.820     2.338    ConvAccel/outputBuffer/outBuffClk
    SLICE_X53Y88         FDCE                                         r  ConvAccel/outputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.338    
                         clock uncertainty            0.266     2.604    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.107     2.711    ConvAccel/outputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.186ns (8.917%)  route 1.900ns (91.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.900     2.932    ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.045     2.977 r  ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.977    ConvAccel/outputBuffer/rbinnext[1]
    SLICE_X53Y88         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.109     1.111    processer/Clk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.055     1.166 r  processer/rgray[7]_i_4__0/O
                         net (fo=1, routed)           0.241     1.407    processer_n_27
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.111     1.518 r  rgray_reg[7]_i_2__0/O
                         net (fo=36, routed)          0.820     2.338    ConvAccel/outputBuffer/outBuffClk
    SLICE_X53Y88         FDCE                                         r  ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.338    
                         clock uncertainty            0.266     2.604    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.091     2.695    ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/Mloopcnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.411     1.444    ConvAccel/controller/cStart_tri_o[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  ConvAccel/controller/Mloopcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.489    ConvAccel/controller/Mloopcnt[0]_i_1_n_0
    SLICE_X44Y83         FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.819     0.821    ConvAccel/controller/Clk
    SLICE_X44Y83         FDCE                                         r  ConvAccel/controller/Mloopcnt_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.266     1.087    
    SLICE_X44Y83         FDCE (Hold_fdce_C_D)         0.091     1.178    ConvAccel/controller/Mloopcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.713%)  route 0.420ns (69.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.420     1.452    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.497 r  ConvAccel/controller/datapointer[26]_i_1/O
                         net (fo=1, routed)           0.000     1.497    ConvAccel/controller/datapointer[26]_i_1_n_0
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[26]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.092     1.181    ConvAccel/controller/datapointer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.562%)  route 0.423ns (69.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.423     1.455    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.500 r  ConvAccel/controller/datapointer[27]_i_1/O
                         net (fo=1, routed)           0.000     1.500    ConvAccel/controller/datapointer[27]_i_1_n_0
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[27]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Hold_fdce_C_D)         0.092     1.181    ConvAccel/controller/datapointer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.531%)  route 0.490ns (72.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.490     1.522    ConvAccel/controller/newline_tri_o[0]
    SLICE_X49Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.567 r  ConvAccel/controller/datapointer[29]_i_1/O
                         net (fo=1, routed)           0.000     1.567    ConvAccel/controller/datapointer[29]_i_1_n_0
    SLICE_X49Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[29]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.091     1.180    ConvAccel/controller/datapointer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/CTRL_RST_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.109%)  route 0.500ns (72.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          0.500     1.533    ConvAccel/controller/cStart_tri_o[0]
    SLICE_X47Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.578 r  ConvAccel/controller/CTRL_RST_i_1/O
                         net (fo=1, routed)           0.000     1.578    ConvAccel/controller/CTRL_RST_i_1_n_0
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.266     1.088    
    SLICE_X47Y84         FDCE (Hold_fdce_C_D)         0.091     1.179    ConvAccel/controller/CTRL_RST_reg
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.055%)  route 0.528ns (73.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.528     1.560    ConvAccel/controller/newline_tri_o[0]
    SLICE_X47Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.605 r  ConvAccel/controller/datapointer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.605    ConvAccel/controller/datapointer[12]_i_1_n_0
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.817     0.819    ConvAccel/controller/Clk
    SLICE_X47Y81         FDCE                                         r  ConvAccel/controller/datapointer_reg[12]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.266     1.085    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.092     1.177    ConvAccel/controller/datapointer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_processor_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.189ns (28.067%)  route 0.484ns (71.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.556     0.892    processer/processor_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  processer/processor_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=47, routed)          0.276     1.308    ConvAccel/controller/newline_tri_o[0]
    SLICE_X47Y86         LUT5 (Prop_lut5_I4_O)        0.048     1.356 r  ConvAccel/controller/datapointer[30]_i_1/O
                         net (fo=1, routed)           0.209     1.565    ConvAccel/controller/datapointer[30]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X48Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[30]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X48Y86         FDCE (Hold_fdce_C_D)        -0.003     1.086    ConvAccel/controller/datapointer_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.293%)  route 6.239ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.239     9.604    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X53Y89         FDCE                                         f  ConvAccel/outputBuffer/wq1_rgray_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X53Y89         FDCE                                         r  ConvAccel/outputBuffer/wq1_rgray_reg[0]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X53Y89         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq1_rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.293%)  route 6.239ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.239     9.604    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X53Y89         FDCE                                         f  ConvAccel/outputBuffer/wq1_rgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X53Y89         FDCE                                         r  ConvAccel/outputBuffer/wq1_rgray_reg[3]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X53Y89         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq1_rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.293%)  route 6.239ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.239     9.604    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X53Y89         FDCE                                         f  ConvAccel/outputBuffer/wq1_rgray_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X53Y89         FDCE                                         r  ConvAccel/outputBuffer/wq1_rgray_reg[8]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X53Y89         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq1_rgray_reg[8]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.293%)  route 6.239ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.239     9.604    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X53Y89         FDCE                                         f  ConvAccel/outputBuffer/wq2_rgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X53Y89         FDCE                                         r  ConvAccel/outputBuffer/wq2_rgray_reg[3]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X53Y89         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq2_rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.293%)  route 6.239ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.239     9.604    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X53Y89         FDCE                                         f  ConvAccel/outputBuffer/wq2_rgray_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X53Y89         FDCE                                         r  ConvAccel/outputBuffer/wq2_rgray_reg[8]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X53Y89         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq2_rgray_reg[8]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.419ns (6.435%)  route 6.092ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.092     9.457    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X51Y90         FDCE                                         f  ConvAccel/outputBuffer/wbin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X51Y90         FDCE                                         r  ConvAccel/outputBuffer/wbin_reg[8]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X51Y90         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wbin_reg[8]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.419ns (6.435%)  route 6.092ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.092     9.457    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X51Y90         FDCE                                         f  ConvAccel/outputBuffer/wgray_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X51Y90         FDCE                                         r  ConvAccel/outputBuffer/wgray_reg[7]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X51Y90         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wgray_reg[7]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.419ns (6.435%)  route 6.092ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.092     9.457    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X51Y90         FDCE                                         f  ConvAccel/outputBuffer/wq1_rgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X51Y90         FDCE                                         r  ConvAccel/outputBuffer/wq1_rgray_reg[4]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X51Y90         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq1_rgray_reg[4]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.419ns (6.435%)  route 6.092ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.092     9.457    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X51Y90         FDCE                                         f  ConvAccel/outputBuffer/wq2_rgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X51Y90         FDCE                                         r  ConvAccel/outputBuffer/wq2_rgray_reg[4]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X51Y90         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq2_rgray_reg[4]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 0.419ns (6.435%)  route 6.092ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.652     2.946    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         6.092     9.457    ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X51Y90         FDCE                                         f  ConvAccel/outputBuffer/wq2_rgray_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.467    11.470    ConvAccel/outputBuffer/Clk
    SLICE_X51Y90         FDCE                                         r  ConvAccel/outputBuffer/wq2_rgray_reg[5]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.266    11.204    
    SLICE_X51Y90         FDCE (Recov_fdce_C_CLR)     -0.580    10.624    ConvAccel/outputBuffer/wq2_rgray_reg[5]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.430%)  route 0.469ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.469     1.490    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y85         FDCE                                         f  ConvAccel/controller/datapointer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[24]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.430%)  route 0.469ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.469     1.490    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y85         FDCE                                         f  ConvAccel/controller/datapointer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[25]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.430%)  route 0.469ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.469     1.490    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y85         FDCE                                         f  ConvAccel/controller/datapointer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[26]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.430%)  route 0.469ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.469     1.490    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y85         FDCE                                         f  ConvAccel/controller/datapointer_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y85         FDCE                                         r  ConvAccel/controller/datapointer_reg[27]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y85         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.450%)  route 0.530ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.530     1.551    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y86         FDCE                                         f  ConvAccel/controller/datapointer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X49Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[29]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X49Y86         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.322%)  route 0.534ns (80.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.534     1.555    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X48Y86         FDCE                                         f  ConvAccel/controller/datapointer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.821     0.823    ConvAccel/controller/Clk
    SLICE_X48Y86         FDCE                                         r  ConvAccel/controller/datapointer_reg[30]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.266     1.089    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.146     0.943    ConvAccel/controller/datapointer_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.148%)  route 0.577ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.577     1.598    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y79         FDCE                                         f  ConvAccel/controller/datapointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.815     0.817    ConvAccel/controller/Clk
    SLICE_X49Y79         FDCE                                         r  ConvAccel/controller/datapointer_reg[1]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.266     1.083    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.146     0.937    ConvAccel/controller/datapointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.148%)  route 0.577ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.577     1.598    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y79         FDCE                                         f  ConvAccel/controller/datapointer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.815     0.817    ConvAccel/controller/Clk
    SLICE_X49Y79         FDCE                                         r  ConvAccel/controller/datapointer_reg[3]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.266     1.083    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.146     0.937    ConvAccel/controller/datapointer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.148%)  route 0.577ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.577     1.598    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y79         FDCE                                         f  ConvAccel/controller/datapointer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.815     0.817    ConvAccel/controller/Clk
    SLICE_X49Y79         FDCE                                         r  ConvAccel/controller/datapointer_reg[4]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.266     1.083    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.146     0.937    ConvAccel/controller/datapointer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/datapointer_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.148%)  route 0.577ns (81.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processer/processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processer/processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.557     0.893    processer/processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  processer/processor_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=329, routed)         0.577     1.598    ConvAccel/controller/Rst_tri_o[0]
    SLICE_X49Y79         FDCE                                         f  ConvAccel/controller/datapointer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.815     0.817    ConvAccel/controller/Clk
    SLICE_X49Y79         FDCE                                         r  ConvAccel/controller/datapointer_reg[7]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.266     1.083    
    SLICE_X49Y79         FDCE (Remov_fdce_C_CLR)     -0.146     0.937    ConvAccel/controller/datapointer_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.661    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_processor_clk_wiz_0_0
  To Clock:  clk_out1_processor_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.580ns (38.804%)  route 0.915ns (61.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.647     1.650    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.456     2.106 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.460    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.560     3.145    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.475    11.478    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.148    11.626    
                         clock uncertainty           -0.074    11.552    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.147    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.580ns (38.804%)  route 0.915ns (61.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.647     1.650    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.456     2.106 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.460    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.560     3.145    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.475    11.478    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.148    11.626    
                         clock uncertainty           -0.074    11.552    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.147    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_processor_clk_wiz_0_0 rise@10.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.580ns (38.804%)  route 0.915ns (61.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.806     1.806    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.647     1.650    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.456     2.106 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.354     2.460    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.560     3.145    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        1.612    11.612    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         1.475    11.478    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.148    11.626    
                         clock uncertainty           -0.074    11.552    
    SLICE_X44Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.147    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  8.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.708%)  route 0.321ns (63.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.820    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.865 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.197     1.062    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.252     0.570    
    SLICE_X44Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.478    ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.708%)  route 0.321ns (63.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.820    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.865 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.197     1.062    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.252     0.570    
    SLICE_X44Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.478    ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_processor_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_processor_clk_wiz_0_0 rise@0.000ns - clk_out1_processor_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.708%)  route 0.321ns (63.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.597     0.597    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.554     0.556    ConvAccel/controller/Clk
    SLICE_X47Y84         FDCE                                         r  ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.141     0.697 f  ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.123     0.820    ConvAccel/controller/CTRL_RST
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.045     0.865 f  ConvAccel/controller/addPointer[1]_i_2/O
                         net (fo=73, routed)          0.197     1.062    ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X44Y84         FDCE                                         f  ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_processor_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  processer/processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1235, routed)        0.864     0.864    processer/processor_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  processer/processor_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    processer/processor_i/clk_wiz_0/inst/clk_out1_processor_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  processer/processor_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=657, routed)         0.820     0.822    ConvAccel/matrixAccel/Clk
    SLICE_X44Y84         FDCE                                         r  ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.252     0.570    
    SLICE_X44Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.478    ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.585    





