[
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB32X50M4SWBSO",
  "vt" : "TSMC",
  "depth" : "32",
  "width" : 50,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 50 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X20M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 20 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X31M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 31 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X32M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 32 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X58M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 58,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 58 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X61M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 61,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 61 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X64M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 64 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X69M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 69,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 69 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB64X72M4SWBSO",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 2 },
    { "name": "DM", "type": "constant", "value": 0, "width": 72 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X12M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 12 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X16M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 16 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X20M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 20 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X22M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 22 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X23M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 23 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X25M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 25 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X26M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 26,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 26 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X27M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 27 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X30M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 30,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 30 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X31M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 31 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X33M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 33,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 33 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X50M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 50,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 50 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X59M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 59,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 59 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB128X64M4SWBSO",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 64 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB160X57M4SWBSO",
  "vt" : "TSMC",
  "depth" : "160",
  "width" : 57,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 57 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB192X43M4SWBSO",
  "vt" : "TSMC",
  "depth" : "192",
  "width" : 43,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 43 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X12M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 12 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X16M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 16 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X20M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 20 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X22M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 22 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X23M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 23 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X25M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 25 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X27M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 27 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X28M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 28,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 28 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X29M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 29,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 29 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X31M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 31 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X32M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 32 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X33M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 33,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 33 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X36M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 36 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X64M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 64,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 64 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB256X72M4SWBSO",
  "vt" : "TSMC",
  "depth" : "256",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 72 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X12M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 12,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 12 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X16M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 16,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 16 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X22M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 22,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 22 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X23M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 23,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 23 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X24M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 24,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 24 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X25M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 25,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 25 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X27M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 27,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 27 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X31M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 31 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X32M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 32 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X36M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 36 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X72M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 72,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 72 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB512X78M4SWBSO",
  "vt" : "TSMC",
  "depth" : "512",
  "width" : 78,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 3 },
    { "name": "DM", "type": "constant", "value": 0, "width": 78 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB1024X30M4SWBSO",
  "vt" : "TSMC",
  "depth" : "1024",
  "width" : 30,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 30 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB1024X31M4SWBSO",
  "vt" : "TSMC",
  "depth" : "1024",
  "width" : 31,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 31 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB1024X32M4SWBSO",
  "vt" : "TSMC",
  "depth" : "1024",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 32 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB1024X36M4SWBSO",
  "vt" : "TSMC",
  "depth" : "1024",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 36 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB2048X20M4SWBSO",
  "vt" : "TSMC",
  "depth" : "2048",
  "width" : 20,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 20 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB2048X30M4SWBSO",
  "vt" : "TSMC",
  "depth" : "2048",
  "width" : 30,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 30 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB2048X32M4SWBSO",
  "vt" : "TSMC",
  "depth" : "2048",
  "width" : 32,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 32 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB2048X36M4SWBSO",
  "vt" : "TSMC",
  "depth" : "2048",
  "width" : 36,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 36 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TS1N28HPCPUHDHVTB2048X40M4SWBSO",
  "vt" : "TSMC",
  "depth" : "2048",
  "width" : 40,
  "mux" : 4,
  "family" : "1RW",
  "mask" : "true",
  "ports" : [ {
    "address port name" : "A",
    "address port polarity" : "active high",
    "clock port name" : "CLK",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB",
    "write enable port polarity" : "active low",
    "output port name" : "Q",
    "output port polarity" : "active high",
    "input port name" : "D",
    "input port polarity" : "active high",
    "chip enable port name" : "CEB",
    "chip enable port polarity" : "active low",
    "mask port name" : "BWEB",
    "mask port polarity" : "active low",
    "mask granularity" : 1
  } ],
  "extra_ports": [
    { "name": "SLP", "type": "constant", "value": 0, "width": 1 },
    { "name": "SD", "type": "constant", "value": 0, "width": 1 },
    { "name": "BIST", "type": "constant", "value": 0, "width": 1 },
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "CEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "WEBM", "type": "constant", "value": 0, "width": 1 },
    { "name": "AM", "type": "constant", "value": 0, "width": 4 },
    { "name": "DM", "type": "constant", "value": 0, "width": 40 },
    { "name": "BWEBM", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB32X16M4MWA",
  "vt" : "TSMC",
  "depth" : "32",
  "width" : 16,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB32X22M4MWA",
  "vt" : "TSMC",
  "depth" : "32",
  "width" : 22,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB32X33M4MWA",
  "vt" : "TSMC",
  "depth" : "32",
  "width" : 33,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB32X39M4MWA",
  "vt" : "TSMC",
  "depth" : "32",
  "width" : 39,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB64X16M4MWA",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 16,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB64X24M4MWA",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 24,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB64X32M4MWA",
  "vt" : "TSMC",
  "depth" : "64",
  "width" : 32,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB128X16M4MWA",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 16,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
},
{
  "type" : "sram",
  "name" : "TSDN28HPCPUHDB128X32M4MWA",
  "vt" : "TSMC",
  "depth" : "128",
  "width" : 32,
  "mux" : 4,
  "family" : "2RW",
  "mask" : "true",
  "ports" : [
    {
      "address port name" : "AA",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBA",
      "write enable port polarity" : "active low",
      "output port name" : "QA",
      "output port polarity" : "active high",
      "input port name" : "DA",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBA",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBA",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    },
    {
      "address port name" : "AB",
      "address port polarity" : "active high",
      "clock port name" : "CLK",
      "clock port polarity" : "positive edge",
      "write enable port name" : "WEBB",
      "write enable port polarity" : "active low",
      "output port name" : "QB",
      "output port polarity" : "active high",
      "input port name" : "DB",
      "input port polarity" : "active high",
      "chip enable port name" : "CEBB",
      "chip enable port polarity" : "active low",
      "mask port name" : "BWEBB",
      "mask port polarity" : "active low",
      "mask granularity" : 1
    }
  ],
  "extra_ports": [
    { "name": "RTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "WTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "PTSEL", "type": "constant", "value": 0, "width": 1 },
    { "name": "AWT", "type": "constant", "value": 0, "width": 1 }
  ]
}
]
