$date
	Thu Jun 26 17:46:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_porta_and $end
$var wire 1 ! s $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % sel $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#15
1%
1#
1"
#25
1!
1$
0"
#40
0!
0$
0#
1"
#50
1!
1$
1#
#60
