<profile>

<section name = "Vivado HLS Report for 'delta_plus_LUT'" level="0">
<item name = "Date">Thu Aug 23 18:04:03 2018
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">hls_prop</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1927-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.11, 3.37, 0.51</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 78</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 72, 1</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="prop_hw_mul_mul_1g8j_x_U10">prop_hw_mul_mul_1g8j, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="delta_plus_table4_U">delta_plus_LUT_dehbi, 1, 0, 0, 1024, 5, 1, 5120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="neg_mul_fu_102_p2">-, 0, 0, 23, 1, 23</column>
<column name="neg_ti_fu_134_p2">-, 0, 0, 9, 1, 9</column>
<column name="r_V_fu_151_p2">-, 0, 0, 9, 7, 9</column>
<column name="sel_tmp2_fu_201_p2">and, 0, 0, 1, 1, 1</column>
<column name="icmp_fu_186_p2">icmp, 0, 0, 2, 3, 1</column>
<column name="tmp_199_fu_214_p2">or, 0, 0, 1, 1, 1</column>
<column name="ap_return">select, 0, 0, 5, 1, 5</column>
<column name="p_v_fu_123_p3">select, 0, 0, 12, 1, 12</column>
<column name="sel_tmp_fu_206_p3">select, 0, 0, 5, 1, 1</column>
<column name="tmp_200_fu_144_p3">select, 0, 0, 9, 1, 9</column>
<column name="sel_tmp1_fu_196_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter3_tmp_246_reg_251">9, 0, 9, 0</column>
<column name="ap_pipeline_reg_pp0_iter5_tmp_249_reg_266">1, 0, 1, 0</column>
<column name="icmp_reg_277">1, 0, 1, 0</column>
<column name="r_V_reg_261">9, 0, 9, 0</column>
<column name="tmp_243_reg_246">23, 0, 23, 0</column>
<column name="tmp_244_reg_240">1, 0, 1, 0</column>
<column name="tmp_245_reg_256">8, 0, 8, 0</column>
<column name="tmp_246_reg_251">9, 0, 9, 0</column>
<column name="tmp_249_reg_266">1, 0, 1, 0</column>
<column name="tmp_250_reg_272">3, 0, 3, 0</column>
<column name="tmp_244_reg_240">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="ap_return">out, 5, ap_ctrl_hs, delta_plus_LUT, return value</column>
<column name="data_V_read">in, 11, ap_none, data_V_read, scalar</column>
</table>
</item>
</section>
</profile>
