[2024-11-19 17:02:52.887807] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-19 17:02:52.887966] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-19 17:02:52.888125] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_45665_temp/
[2024-11-19 17:02:52.888347] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/./testconfig.py
[2024-11-19 17:02:52.889229] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/./
[2024-11-19 17:02:52.889509] [openram.globals/install_conda]: Creating conda setup...
[2024-11-19 17:02:52.891307] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-19 17:02:52.891546] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-19 17:02:52.891744] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-19 17:02:52.894034] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_45665_temp/
[2024-11-19 17:02:52.987710] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-19 17:02:53.547448] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-19 17:02:53.555991] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-19 17:02:53.565190] [openram.verify/<module>]: Initializing verify...
[2024-11-19 17:02:53.573531] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-19 17:02:53.574067] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-19 17:02:53.574137] |==============================================================================|
[2024-11-19 17:02:53.574184] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-19 17:02:53.574218] |=========                                                            =========|
[2024-11-19 17:02:53.574248] |=========               VLSI Design and Automation Lab               =========|
[2024-11-19 17:02:53.574278] |=========        Computer Science and Engineering Department         =========|
[2024-11-19 17:02:53.574307] |=========            University of California Santa Cruz             =========|
[2024-11-19 17:02:53.574335] |=========                                                            =========|
[2024-11-19 17:02:53.574364] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-19 17:02:53.574394] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-19 17:02:53.574425] |=========                See LICENSE for license info                =========|
[2024-11-19 17:02:53.574453] |==============================================================================|
[2024-11-19 17:02:53.574490] ** Start: 11/19/2024 17:02:53
[2024-11-19 17:02:53.574525] Technology: freepdk45
[2024-11-19 17:02:53.574556] Total size: 65536 bits
[2024-11-19 17:02:53.574593] Word size: 32
Words: 2048
Banks: 1
[2024-11-19 17:02:53.574628] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-19 17:02:53.574657] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-19 17:02:53.574693] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-19 17:02:53.574722] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-19 17:02:53.574751] Only generating nominal corner timing.
[2024-11-19 17:02:53.574782] Words per row: None
[2024-11-19 17:02:53.574817] Output files are: 
[2024-11-19 17:02:53.574846] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.lvs
[2024-11-19 17:02:53.574874] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.sp
[2024-11-19 17:02:53.574902] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.v
[2024-11-19 17:02:53.574946] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.lib
[2024-11-19 17:02:53.574987] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.py
[2024-11-19 17:02:53.575016] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.html
[2024-11-19 17:02:53.575043] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.log
[2024-11-19 17:02:53.575070] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.lef
[2024-11-19 17:02:53.575097] /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.gds
[2024-11-19 17:02:53.586462] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 8
[2024-11-19 17:02:53.586811] [openram.sram_config/recompute_sizes]: Rows: 256 Cols: 256
[2024-11-19 17:02:53.587164] [openram.sram_config/recompute_sizes]: Row addr size: 8 Col addr size: 3 Bank addr size: 11
[2024-11-19 17:02:53.587430] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=8
[2024-11-19 17:02:53.601490] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_capped_replica_bitcell_array 256 x 256
[2024-11-19 17:02:53.602020] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_capped_replica_bitcell_array 256 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-19 17:02:53.602840] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_bitcell_array 256 x 256
[2024-11-19 17:02:53.603471] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_bitcell_array 256 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-19 17:02:53.604355] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_bitcell_array 256 x 256
[2024-11-19 17:02:53.605059] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_bitcell_array 256 x 256
[2024-11-19 17:32:50.064104] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_column 257 x 1
[2024-11-19 17:32:50.197222] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array 1 x 256
[2024-11-19 17:32:53.208179] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_0 1 x 257
[2024-11-19 17:32:53.341892] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_1 1 x 257
[2024-11-19 17:32:53.475231] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_2 259 x 1
[2024-11-19 17:32:53.593744] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_3 259 x 1
[2024-11-19 17:32:54.358248] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-19 17:32:54.367126] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-19 17:32:54.387429] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-19 17:32:54.686641] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_wordline_driver_array
[2024-11-19 17:32:54.687498] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-19 17:32:54.881116] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-19 17:32:54.971277] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_precharge_array
[2024-11-19 17:32:55.094599] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_sense_amp_array
[2024-11-19 17:32:55.118912] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_column_mux_array
[2024-11-19 17:32:55.344903] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_write_driver_array
[2024-11-19 17:32:55.557368] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-19 17:32:55.561005] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-19 17:32:55.760450] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_row_addr_dff rows=8 cols=1
[2024-11-19 17:32:55.765121] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_col_addr_dff rows=1 cols=3
[2024-11-19 17:32:55.766978] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_data_dff rows=1 cols=32
[2024-11-19 17:32:55.779264] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-19 17:32:55.779993] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf
[2024-11-19 17:32:55.786632] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf_array
[2024-11-19 17:32:55.787340] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf_0
[2024-11-19 17:32:55.791060] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-19 17:32:55.793624] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-19 17:32:55.798686] [openram.modules.pbuf/__init__]: creating pbuf with size of 256
[2024-11-19 17:32:55.831987] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-19 17:32:55.853410] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-19 17:32:55.869346] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-19 17:32:55.870125] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-19 17:32:55.877690] [openram.modules.pand3/__init__]: Creating pand3 pand3_1
[2024-11-19 17:32:55.878454] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-19 17:32:55.885394] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-19 17:32:55.890374] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-19 17:32:55.921909] ** Submodules: 1802.3 seconds
[2024-11-19 17:32:55.946102] ** Placement: 0.0 seconds
[2024-11-19 17:40:31.462288] [openram.base.hierarchy_layout/get_bbox]: Size: 232.4025 x 385.34749999999997 with perimeter margin 0
[2024-11-19 17:40:31.635813] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-19 17:40:31.636398] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-19 17:40:31.636933] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-19 17:40:31.637390] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-19 17:43:19.170396] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-19 17:43:19.170970] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-19 17:43:19.171448] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-19 17:43:19.171845] [openram.router.supply_router/route]: Running router for vdd and gnd...
[2024-11-19 18:08:34.799085] ** Routing: 2138.9 seconds
[2024-11-19 18:08:34.806439] ** Verification: 0.0 seconds
[2024-11-19 18:08:34.806557] ** SRAM creation: 3941.2 seconds
[2024-11-19 18:08:34.806612] SP: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.sp
[2024-11-19 18:08:35.487038] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732039715486580267
[2024-11-19 18:08:35.528794] ** Spice writing: 0.7 seconds
[2024-11-19 18:08:35.528892] DELAY: Writing stimulus...
[2024-11-19 18:08:38.314898] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_2048_freepdk45.xbank0.bl_0_255
[2024-11-19 18:08:38.317683] ** DELAY: 2.8 seconds
[2024-11-19 18:08:39.018456] GDS: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.gds
[2024-11-19 18:08:40.407157] ** GDS: 1.4 seconds
[2024-11-19 18:08:40.407280] LEF: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.lef
[2024-11-19 18:08:40.420295] ** LEF: 0.0 seconds
[2024-11-19 18:08:40.420367] LVS: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.lvs.sp
[2024-11-19 18:08:41.097370] ** LVS writing: 0.7 seconds
[2024-11-19 18:08:41.097497] LIB: Characterizing... 
[2024-11-19 18:08:41.098528] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-19 18:08:41.099223] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-19 18:08:41.099716] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-19 18:08:41.100105] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-19 18:08:41.100486] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-19 18:08:41.100905] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45_TT_1p0V_25C.lib
[2024-11-19 18:08:43.566468] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 9.171111042284421 mW
[2024-11-19 18:08:43.567080] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.066748 mW
[2024-11-19 18:08:43.567594] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-19 18:08:43.568482] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-19 18:08:43.569272] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-19 18:08:43.570029] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-19 18:08:43.570773] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-19 18:08:43.571538] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-19 18:08:43.572272] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-19 18:08:43.573003] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-19 18:08:43.573731] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-19 18:08:43.574458] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-19 18:08:43.578094] ** Characterization: 2.5 seconds
[2024-11-19 18:08:43.578259] Config: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.py
[2024-11-19 18:08:43.578312] ** Config: 0.0 seconds
[2024-11-19 18:08:43.579041] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.html
[2024-11-19 18:08:43.580338] ** Datasheet: 0.0 seconds
[2024-11-19 18:08:43.580400] Verilog: Writing to /home/sh4471/workplace/OpenRAM/./sram_1rw0r0w_32_2048_freepdk45.v
[2024-11-19 18:08:43.580542] ** Verilog: 0.0 seconds
[2024-11-19 18:08:43.581140] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_45665_temp/
[2024-11-19 18:08:43.584386] ** End: 3950.0 seconds
