

================================================================
== Vitis HLS Report for 'stream_2_buf17'
================================================================
* Date:           Thu Oct 13 07:49:00 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.356 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|       18|  10.000 ns|  90.000 ns|    2|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_70_1  |        0|       16|         2|          1|          1|  0 ~ 16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_buffer, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [src/main.cpp:67]   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_1" [src/main.cpp:67]   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %p_read_1, i32 8, i32 10"   --->   Operation 10 'partselect' 'p_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln70 = store i8 0, i8 %i" [src/main.cpp:70]   --->   Operation 11 'store' 'store_ln70' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln70 = br void" [src/main.cpp:70]   --->   Operation 12 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i"   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln1057 = icmp_eq  i8 %i_1, i8 %empty"   --->   Operation 15 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.90ns)   --->   "%i_2 = add i8 %i_1, i8 1" [src/main.cpp:70]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit" [src/main.cpp:70]   --->   Operation 17 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1, i32 5, i32 0"   --->   Operation 18 'partselect' 'tmp' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.74ns)   --->   "%sub_ln708 = sub i3 6, i3 %p_cast_cast_cast"   --->   Operation 19 'sub' 'sub_ln708' <Predicate = (!icmp_ln1057)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%sub_ln708_1 = sub i3 6, i3 %p_cast_cast_cast"   --->   Operation 20 'sub' 'sub_ln708_1' <Predicate = (!icmp_ln1057)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln708_1 = zext i3 %sub_ln708"   --->   Operation 21 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln708_2 = zext i3 %sub_ln708_1"   --->   Operation 22 'zext' 'zext_ln708_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln708 = lshr i6 %tmp, i6 %zext_ln708_1"   --->   Operation 23 'lshr' 'lshr_ln708' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln708_1 = lshr i6 63, i6 %zext_ln708_2"   --->   Operation 24 'lshr' 'lshr_ln708_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_Result_s = and i6 %lshr_ln708, i6 %lshr_ln708_1"   --->   Operation 25 'and' 'p_Result_s' <Predicate = (!icmp_ln1057)> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.50ns)   --->   "%c_row_op_trans_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_row_op_trans_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'c_row_op_trans_st_read' <Predicate = (!icmp_ln1057)> <Delay = 1.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1001> <FIFO>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln70 = store i8 %i_2, i8 %i" [src/main.cpp:70]   --->   Operation 27 'store' 'store_ln70' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln76 = ret i32 %p_read_1" [src/main.cpp:76]   --->   Operation 34 'ret' 'ret_ln76' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/main.cpp:70]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/main.cpp:70]   --->   Operation 29 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i6 %p_Result_s"   --->   Operation 30 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_buffer_addr = getelementptr i32 %input_buffer, i64 0, i64 %zext_ln708" [src/main.cpp:74]   --->   Operation 31 'getelementptr' 'input_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.35ns)   --->   "%store_ln145 = store i32 %c_row_op_trans_st_read, i6 %input_buffer_addr" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_row_op_trans_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
specmemcore_ln0        (specmemcore      ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
p_read_1               (read             ) [ 000]
empty                  (trunc            ) [ 000]
p_cast_cast_cast       (partselect       ) [ 000]
store_ln70             (store            ) [ 000]
br_ln70                (br               ) [ 000]
i_1                    (load             ) [ 000]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln1057            (icmp             ) [ 010]
i_2                    (add              ) [ 000]
br_ln70                (br               ) [ 000]
tmp                    (partselect       ) [ 000]
sub_ln708              (sub              ) [ 000]
sub_ln708_1            (sub              ) [ 000]
zext_ln708_1           (zext             ) [ 000]
zext_ln708_2           (zext             ) [ 000]
lshr_ln708             (lshr             ) [ 000]
lshr_ln708_1           (lshr             ) [ 000]
p_Result_s             (and              ) [ 011]
c_row_op_trans_st_read (read             ) [ 011]
store_ln70             (store            ) [ 000]
speclooptripcount_ln70 (speclooptripcount) [ 000]
specloopname_ln70      (specloopname     ) [ 000]
zext_ln708             (zext             ) [ 000]
input_buffer_addr      (getelementptr    ) [ 000]
store_ln145            (store            ) [ 000]
br_ln0                 (br               ) [ 000]
ret_ln76               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_row_op_trans_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_trans_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c_row_op_trans_st_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_row_op_trans_st_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_buffer_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="6" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buffer_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln145_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="empty_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_cast_cast_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="0" index="3" bw="5" slack="0"/>
<pin id="102" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln70_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln1057_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="6" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="0" index="3" bw="1" slack="0"/>
<pin id="132" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sub_ln708_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="3" slack="0"/>
<pin id="140" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln708_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln708_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln708_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln708_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="lshr_ln708_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lshr_ln708_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln708_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Result_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="0"/>
<pin id="172" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln70_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln708_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_Result_s_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="199" class="1005" name="c_row_op_trans_st_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_row_op_trans_st_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="68" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="93" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="112" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="97" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="46" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="97" pin="4"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="143" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="127" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="153" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="157" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="121" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="187"><net_src comp="64" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="197"><net_src comp="169" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="202"><net_src comp="74" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer | {2 }
 - Input state : 
	Port: stream_2_buf17 : c_row_op_trans_st | {1 }
	Port: stream_2_buf17 : p_read | {1 }
  - Chain level:
	State 1
		store_ln70 : 1
		i_1 : 1
		icmp_ln1057 : 1
		i_2 : 2
		br_ln70 : 2
		tmp : 2
		sub_ln708 : 1
		sub_ln708_1 : 1
		zext_ln708_1 : 2
		zext_ln708_2 : 2
		lshr_ln708 : 3
		lshr_ln708_1 : 3
		p_Result_s : 4
		store_ln70 : 3
	State 2
		input_buffer_addr : 1
		store_ln145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    sub   |          sub_ln708_fu_137         |    0    |    10   |
|          |         sub_ln708_1_fu_143        |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|   lshr   |         lshr_ln708_fu_157         |    0    |    13   |
|          |        lshr_ln708_1_fu_163        |    0    |    7    |
|----------|-----------------------------------|---------|---------|
|    add   |             i_2_fu_121            |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln1057_fu_115        |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|    and   |         p_Result_s_fu_169         |    0    |    6    |
|----------|-----------------------------------|---------|---------|
|   read   |        p_read_1_read_fu_68        |    0    |    0    |
|          | c_row_op_trans_st_read_read_fu_74 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |            empty_fu_93            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|       p_cast_cast_cast_fu_97      |    0    |    0    |
|          |             tmp_fu_127            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        zext_ln708_1_fu_149        |    0    |    0    |
|   zext   |        zext_ln708_2_fu_153        |    0    |    0    |
|          |         zext_ln708_fu_180         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    72   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|c_row_op_trans_st_read_reg_199|   32   |
|           i_reg_184          |    8   |
|      p_Result_s_reg_194      |    6   |
+------------------------------+--------+
|             Total            |   46   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   72   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   46   |    -   |
+-----------+--------+--------+
|   Total   |   46   |   72   |
+-----------+--------+--------+
