[2025-07-16 06:04:01 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Wed Jul 16 02:04:03 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing design file 'testbench.sv'
Parsing included file 'assertion.sv'.
Back to file 'testbench.sv'.
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _331_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .480 seconds to compile + .383 seconds to elab + .341 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Jul 16 02:04 2025

*** p: Injecting valid?ready violation ***

"assertion.sv", 24: tb.asrt.p_assert: started at 105000ps failed at 105000ps
	Offending '(ready_o == 1)'
Error: "assertion.sv", 24: tb.asrt.p_assert: at time 105000 ps
[105000] ASSERTION p FAILED: valid_i ? ready_o

*** p1: Injecting wr_rd_i unknown during handshake ***

"assertion.sv", 34: tb.asrt.p1_assert: started at 145000ps failed at 145000ps
	Offending '((wr_rd_i === 1) || (wr_rd_i === 0))'
Error: "assertion.sv", 34: tb.asrt.p1_assert: at time 145000 ps
[145000] ASSERTION p1 FAILED: wr_rd_i is X/Z during handshake

*** p2: Injecting addr_i unknown while wr_rd_i known ***

"assertion.sv", 44: tb.asrt.p2_assert: started at 185000ps failed at 185000ps
	Offending '(!$isunknown(addr_i))'
Error: "assertion.sv", 44: tb.asrt.p2_assert: at time 185000 ps
[185000] ASSERTION p2 FAILED: addr_i is unknown
"assertion.sv", 44: tb.asrt.p2_assert: started at 195000ps failed at 195000ps
	Offending '(!$isunknown(addr_i))'
Error: "assertion.sv", 44: tb.asrt.p2_assert: at time 195000 ps
[195000] ASSERTION p2 FAILED: addr_i is unknown
"assertion.sv", 44: tb.asrt.p2_assert: started at 205000ps failed at 205000ps
	Offending '(!$isunknown(addr_i))'
Error: "assertion.sv", 44: tb.asrt.p2_assert: at time 205000 ps
[205000] ASSERTION p2 FAILED: addr_i is unknown
