# Maintainer: Felix Yan <felixonmars@archlinux.org>
# Contributor: Marcin (CTRL) Wieczorek <marcin@marcin.co>
# Contributor: Jeffrey Tolar <tolar.jeffrey at gmail dot com>

pkgname=verilator
pkgver=4.036
pkgrel=1
pkgdesc='The fastest free Verilog HDL simulator'
url='https://www.veripool.org/projects/verilator/wiki/Intro'
arch=('x86_64')
license=('LGPL')
depends=('perl')
makedepends=('gcc')
source=("https://www.veripool.org/ftp/verilator-$pkgver.tgz")
sha512sums=('298dfb3f0e9d2f01e139ba6bf8bc31c5c9a491029fb9eadad77af8be0dae6c7b270c6e29b88a3b267b78e9370106b33a6933ea5041cb4fd754dfd2f98189875a')

build() {
  cd verilator-$pkgver

  ./configure --prefix=/usr
  make
}

package() {
  cd verilator-$pkgver

  make install DESTDIR="$pkgdir"
}
