{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "../../*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 20.0,
    "DESIGN_IS_CORE": true
}
