// Seed: 2627573274
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  logic [7:0][1 : (  1  )] id_3;
  assign id_3[1] = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wor id_6
);
  assign id_3 = id_6;
  assign id_0 = ~id_4 + -1;
  assign id_3 = 1;
  initial begin : LABEL_0
    $unsigned(53);
    ;
    id_0 <= id_2;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
