// Seed: 226577711
module module_0;
  wire id_1;
  ;
  assign module_2.id_2 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic   id_0,
    input  supply1 id_1
);
  always if (1) id_0 = id_1;
  module_0 modCall_1 ();
  wand id_3;
  assign id_3 = 1 == 1'b0;
  buf primCall (id_0, id_1);
endmodule
module module_2 (
    input  wand id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  assign id_2 = !-1;
  id_4 :
  assert property (@(id_0) 1) if (1'b0) id_4 <= -1;
  module_0 modCall_1 ();
endmodule
