<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNano8080MEM\TangNano8080MEM_project\src\sdhd_cpm.v<br>
C:\wks\ework\FPGA\TangNano\20k\TangNano8080MEM\TangNano8080MEM_project\src\top.v<br>
C:\wks\ework\FPGA\TangNano\20k\TangNano8080MEM\TangNano8080MEM_project\src\uart.v<br>
C:\wks\ework\FPGA\TangNano\20k\TangNano8080MEM\TangNano8080MEM_project\src\ws2812.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 13 14:30:33 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.096s, Peak memory usage = 411.590MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 411.590MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 411.590MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.687s, Elapsed time = 0h 0m 2s, Peak memory usage = 411.590MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 411.590MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 411.590MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.933s, Elapsed time = 0h 0m 2s, Peak memory usage = 411.590MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>710</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>302</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>98</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>178</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>958</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>252</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>555</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>227</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>227</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>35</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1221(982 LUT, 227 ALU, 2 RAM16) / 20736</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>710 / 15750</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>710 / 15750</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>35 / 46</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>CLK1_d_0</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CLK1_d_s0/Q </td>
</tr>
<tr>
<td>cpu_write_mem</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpu_write_mem_s0/F </td>
</tr>
<tr>
<td>CLK2_d_1</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CLK2_d_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>107.135(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK1_d_0</td>
<td>100.000(MHz)</td>
<td>214.777(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>n828_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_cpm_inst/disk_block_address_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK1_d_0[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK1_d_0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>CLK1_d_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>27</td>
<td>n828_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>n828_s0/DOUT[0]</td>
</tr>
<tr>
<td>3.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n867_s/COUT</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>3.638</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n866_s/COUT</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>3.673</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n865_s/COUT</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>3.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n864_s/COUT</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>3.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n863_s/COUT</td>
</tr>
<tr>
<td>3.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n862_s/CIN</td>
</tr>
<tr>
<td>3.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n862_s/COUT</td>
</tr>
<tr>
<td>3.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n861_s/CIN</td>
</tr>
<tr>
<td>3.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n861_s/COUT</td>
</tr>
<tr>
<td>3.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n860_s/CIN</td>
</tr>
<tr>
<td>3.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n860_s/COUT</td>
</tr>
<tr>
<td>3.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n859_s/CIN</td>
</tr>
<tr>
<td>3.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n859_s/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n858_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n857_s/CIN</td>
</tr>
<tr>
<td>4.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n857_s/SUM</td>
</tr>
<tr>
<td>4.863</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/I2</td>
</tr>
<tr>
<td>5.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/F</td>
</tr>
<tr>
<td>5.790</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s2/I1</td>
</tr>
<tr>
<td>6.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>local_lba_12_s2/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_23_s4/I2</td>
</tr>
<tr>
<td>7.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>local_lba_23_s4/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/I0</td>
</tr>
<tr>
<td>8.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_13_s/I1</td>
</tr>
<tr>
<td>9.307</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>disk_block_address_13_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>disk_block_address_14_s/CIN</td>
</tr>
<tr>
<td>9.342</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>disk_block_address_14_s/COUT</td>
</tr>
<tr>
<td>9.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_15_s/CIN</td>
</tr>
<tr>
<td>9.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_15_s/COUT</td>
</tr>
<tr>
<td>9.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_16_s/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_16_s/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_17_s/CIN</td>
</tr>
<tr>
<td>9.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_17_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_18_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_18_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_19_s/CIN</td>
</tr>
<tr>
<td>9.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_19_s/COUT</td>
</tr>
<tr>
<td>9.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_20_s/CIN</td>
</tr>
<tr>
<td>9.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_20_s/COUT</td>
</tr>
<tr>
<td>9.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_21_s/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_21_s/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_22_s/CIN</td>
</tr>
<tr>
<td>9.624</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_22_s/COUT</td>
</tr>
<tr>
<td>9.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_23_s/CIN</td>
</tr>
<tr>
<td>10.094</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_23_s/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_21_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>692</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_21_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdhd_cpm_inst/disk_block_address_21_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_21_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.671, 45.755%; route: 3.318, 32.504%; tC2Q: 2.219, 21.741%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>n828_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_cpm_inst/disk_block_address_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK1_d_0[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK1_d_0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>CLK1_d_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>27</td>
<td>n828_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>n828_s0/DOUT[0]</td>
</tr>
<tr>
<td>3.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n867_s/COUT</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>3.638</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n866_s/COUT</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>3.673</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n865_s/COUT</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>3.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n864_s/COUT</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>3.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n863_s/COUT</td>
</tr>
<tr>
<td>3.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n862_s/CIN</td>
</tr>
<tr>
<td>3.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n862_s/COUT</td>
</tr>
<tr>
<td>3.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n861_s/CIN</td>
</tr>
<tr>
<td>3.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n861_s/COUT</td>
</tr>
<tr>
<td>3.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n860_s/CIN</td>
</tr>
<tr>
<td>3.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n860_s/COUT</td>
</tr>
<tr>
<td>3.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n859_s/CIN</td>
</tr>
<tr>
<td>3.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n859_s/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n858_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n857_s/CIN</td>
</tr>
<tr>
<td>4.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n857_s/SUM</td>
</tr>
<tr>
<td>4.863</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/I2</td>
</tr>
<tr>
<td>5.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/F</td>
</tr>
<tr>
<td>5.790</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s2/I1</td>
</tr>
<tr>
<td>6.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>local_lba_12_s2/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_23_s4/I2</td>
</tr>
<tr>
<td>7.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>local_lba_23_s4/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/I0</td>
</tr>
<tr>
<td>8.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_13_s/I1</td>
</tr>
<tr>
<td>9.307</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>disk_block_address_13_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>disk_block_address_14_s/CIN</td>
</tr>
<tr>
<td>9.342</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>disk_block_address_14_s/COUT</td>
</tr>
<tr>
<td>9.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_15_s/CIN</td>
</tr>
<tr>
<td>9.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_15_s/COUT</td>
</tr>
<tr>
<td>9.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_16_s/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_16_s/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_17_s/CIN</td>
</tr>
<tr>
<td>9.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_17_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_18_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_18_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_19_s/CIN</td>
</tr>
<tr>
<td>9.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_19_s/COUT</td>
</tr>
<tr>
<td>9.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_20_s/CIN</td>
</tr>
<tr>
<td>9.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_20_s/COUT</td>
</tr>
<tr>
<td>9.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_21_s/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_21_s/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_22_s/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_22_s/SUM</td>
</tr>
<tr>
<td>10.533</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_20_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>692</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_20_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdhd_cpm_inst/disk_block_address_20_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_20_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.635, 45.567%; route: 3.318, 32.617%; tC2Q: 2.219, 21.816%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>n828_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_cpm_inst/disk_block_address_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK1_d_0[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK1_d_0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>CLK1_d_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>27</td>
<td>n828_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>n828_s0/DOUT[0]</td>
</tr>
<tr>
<td>3.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n867_s/COUT</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>3.638</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n866_s/COUT</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>3.673</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n865_s/COUT</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>3.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n864_s/COUT</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>3.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n863_s/COUT</td>
</tr>
<tr>
<td>3.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n862_s/CIN</td>
</tr>
<tr>
<td>3.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n862_s/COUT</td>
</tr>
<tr>
<td>3.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n861_s/CIN</td>
</tr>
<tr>
<td>3.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n861_s/COUT</td>
</tr>
<tr>
<td>3.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n860_s/CIN</td>
</tr>
<tr>
<td>3.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n860_s/COUT</td>
</tr>
<tr>
<td>3.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n859_s/CIN</td>
</tr>
<tr>
<td>3.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n859_s/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n858_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n857_s/CIN</td>
</tr>
<tr>
<td>4.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n857_s/SUM</td>
</tr>
<tr>
<td>4.863</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/I2</td>
</tr>
<tr>
<td>5.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/F</td>
</tr>
<tr>
<td>5.790</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s2/I1</td>
</tr>
<tr>
<td>6.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>local_lba_12_s2/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_23_s4/I2</td>
</tr>
<tr>
<td>7.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>local_lba_23_s4/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/I0</td>
</tr>
<tr>
<td>8.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_13_s/I1</td>
</tr>
<tr>
<td>9.307</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>disk_block_address_13_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>disk_block_address_14_s/CIN</td>
</tr>
<tr>
<td>9.342</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>disk_block_address_14_s/COUT</td>
</tr>
<tr>
<td>9.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_15_s/CIN</td>
</tr>
<tr>
<td>9.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_15_s/COUT</td>
</tr>
<tr>
<td>9.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_16_s/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_16_s/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_17_s/CIN</td>
</tr>
<tr>
<td>9.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_17_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_18_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_18_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_19_s/CIN</td>
</tr>
<tr>
<td>9.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_19_s/COUT</td>
</tr>
<tr>
<td>9.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_20_s/CIN</td>
</tr>
<tr>
<td>9.554</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_20_s/COUT</td>
</tr>
<tr>
<td>9.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_21_s/CIN</td>
</tr>
<tr>
<td>10.024</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_21_s/SUM</td>
</tr>
<tr>
<td>10.498</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_19_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>692</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_19_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdhd_cpm_inst/disk_block_address_19_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_19_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.600, 45.378%; route: 3.318, 32.730%; tC2Q: 2.219, 21.892%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>n828_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_cpm_inst/disk_block_address_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK1_d_0[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK1_d_0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>CLK1_d_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>27</td>
<td>n828_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>n828_s0/DOUT[0]</td>
</tr>
<tr>
<td>3.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n867_s/COUT</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>3.638</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n866_s/COUT</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>3.673</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n865_s/COUT</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>3.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n864_s/COUT</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>3.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n863_s/COUT</td>
</tr>
<tr>
<td>3.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n862_s/CIN</td>
</tr>
<tr>
<td>3.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n862_s/COUT</td>
</tr>
<tr>
<td>3.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n861_s/CIN</td>
</tr>
<tr>
<td>3.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n861_s/COUT</td>
</tr>
<tr>
<td>3.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n860_s/CIN</td>
</tr>
<tr>
<td>3.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n860_s/COUT</td>
</tr>
<tr>
<td>3.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n859_s/CIN</td>
</tr>
<tr>
<td>3.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n859_s/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n858_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n857_s/CIN</td>
</tr>
<tr>
<td>4.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n857_s/SUM</td>
</tr>
<tr>
<td>4.863</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/I2</td>
</tr>
<tr>
<td>5.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/F</td>
</tr>
<tr>
<td>5.790</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s2/I1</td>
</tr>
<tr>
<td>6.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>local_lba_12_s2/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_23_s4/I2</td>
</tr>
<tr>
<td>7.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>local_lba_23_s4/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/I0</td>
</tr>
<tr>
<td>8.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_13_s/I1</td>
</tr>
<tr>
<td>9.307</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>disk_block_address_13_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>disk_block_address_14_s/CIN</td>
</tr>
<tr>
<td>9.342</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>disk_block_address_14_s/COUT</td>
</tr>
<tr>
<td>9.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_15_s/CIN</td>
</tr>
<tr>
<td>9.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_15_s/COUT</td>
</tr>
<tr>
<td>9.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_16_s/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_16_s/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_17_s/CIN</td>
</tr>
<tr>
<td>9.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_17_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_18_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_18_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_19_s/CIN</td>
</tr>
<tr>
<td>9.518</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_19_s/COUT</td>
</tr>
<tr>
<td>9.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_20_s/CIN</td>
</tr>
<tr>
<td>9.988</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_20_s/SUM</td>
</tr>
<tr>
<td>10.462</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_18_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>692</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_18_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdhd_cpm_inst/disk_block_address_18_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_18_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.565, 45.187%; route: 3.318, 32.844%; tC2Q: 2.219, 21.969%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>n828_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_cpm_inst/disk_block_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK1_d_0[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CLK1_d_0</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>72</td>
<td>CLK1_d_s0/Q</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>27</td>
<td>n828_s0/CLK</td>
</tr>
<tr>
<td>2.579</td>
<td>2.219</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>n828_s0/DOUT[0]</td>
</tr>
<tr>
<td>3.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n867_s/COUT</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>3.638</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n866_s/COUT</td>
</tr>
<tr>
<td>3.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>3.673</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n865_s/COUT</td>
</tr>
<tr>
<td>3.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>3.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n864_s/COUT</td>
</tr>
<tr>
<td>3.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>3.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n863_s/COUT</td>
</tr>
<tr>
<td>3.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n862_s/CIN</td>
</tr>
<tr>
<td>3.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n862_s/COUT</td>
</tr>
<tr>
<td>3.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n861_s/CIN</td>
</tr>
<tr>
<td>3.814</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n861_s/COUT</td>
</tr>
<tr>
<td>3.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n860_s/CIN</td>
</tr>
<tr>
<td>3.849</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n860_s/COUT</td>
</tr>
<tr>
<td>3.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n859_s/CIN</td>
</tr>
<tr>
<td>3.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n859_s/COUT</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>3.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n858_s/COUT</td>
</tr>
<tr>
<td>3.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n857_s/CIN</td>
</tr>
<tr>
<td>4.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n857_s/SUM</td>
</tr>
<tr>
<td>4.863</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/I2</td>
</tr>
<tr>
<td>5.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s3/F</td>
</tr>
<tr>
<td>5.790</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_12_s2/I1</td>
</tr>
<tr>
<td>6.345</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>local_lba_12_s2/F</td>
</tr>
<tr>
<td>6.819</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_23_s4/I2</td>
</tr>
<tr>
<td>7.272</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>local_lba_23_s4/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/I0</td>
</tr>
<tr>
<td>8.263</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>local_lba_13_s1/F</td>
</tr>
<tr>
<td>8.737</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_13_s/I1</td>
</tr>
<tr>
<td>9.307</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>disk_block_address_13_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>disk_block_address_14_s/CIN</td>
</tr>
<tr>
<td>9.342</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>disk_block_address_14_s/COUT</td>
</tr>
<tr>
<td>9.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_15_s/CIN</td>
</tr>
<tr>
<td>9.378</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_15_s/COUT</td>
</tr>
<tr>
<td>9.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_16_s/CIN</td>
</tr>
<tr>
<td>9.413</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_16_s/COUT</td>
</tr>
<tr>
<td>9.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_17_s/CIN</td>
</tr>
<tr>
<td>9.448</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_17_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_18_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_18_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>disk_block_address_19_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>disk_block_address_19_s/SUM</td>
</tr>
<tr>
<td>10.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_17_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>692</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_17_s0/CLK</td>
</tr>
<tr>
<td>10.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>sdhd_cpm_inst/disk_block_address_17_s0</td>
</tr>
<tr>
<td>10.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>sdhd_cpm_inst/disk_block_address_17_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.530, 44.996%; route: 3.318, 32.959%; tC2Q: 2.219, 22.045%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
