-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "12/02/2015 00:36:13"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Interface IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	PS2_CLK : INOUT std_logic;
	PS2_DAT : INOUT std_logic;
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0)
	);
END Interface;

-- Design Ports Information
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~49_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~41_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~42\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~45_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_clk_reg~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_clk_reg~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|last_ps2_clk~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|last_ps2_clk~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~49_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~61_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~65_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~6\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~53_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~57_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~45_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~41_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~57_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~69_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~53_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~73_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~77_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~61_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~62\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~65_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~49_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~45_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~41_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~2_combout\ : std_logic;
SIGNAL \CP|rng1|out~1_combout\ : std_logic;
SIGNAL \CP|NP1|always1~2_combout\ : std_logic;
SIGNAL \CP|NP1|LessThan4~0_combout\ : std_logic;
SIGNAL \CP|NP1|always1~0_combout\ : std_logic;
SIGNAL \CP|NP1|Add2~9_sumout\ : std_logic;
SIGNAL \CP|NP1|LessThan10~0_combout\ : std_logic;
SIGNAL \CP|NP1|LessThan10~1_combout\ : std_logic;
SIGNAL \CP|NP1|POSIN~0_combout\ : std_logic;
SIGNAL \CP|NP1|always1~3_combout\ : std_logic;
SIGNAL \CP|NP1|out~9_combout\ : std_logic;
SIGNAL \CP|NP1|always1~1_combout\ : std_logic;
SIGNAL \CP|NP1|Add10~9_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~9_sumout\ : std_logic;
SIGNAL \CP|NP1|out~10_combout\ : std_logic;
SIGNAL \CP|NP1|Equal0~0_combout\ : std_logic;
SIGNAL \CP|NP1|always1~5_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~9_sumout\ : std_logic;
SIGNAL \CP|NP1|out~11_combout\ : std_logic;
SIGNAL \CP|NP1|always1~4_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~9_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~9_sumout\ : std_logic;
SIGNAL \CP|NP1|Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP1|out~12_combout\ : std_logic;
SIGNAL \CP|NP1|out~13_combout\ : std_logic;
SIGNAL \CP|NP1|Equal0~1_combout\ : std_logic;
SIGNAL \CP|NP1|out~14_combout\ : std_logic;
SIGNAL \CP|RC|Add2~37_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add2~25_sumout\ : std_logic;
SIGNAL \CP|bcounter|out[0]~6_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~26\ : std_logic;
SIGNAL \CP|bcounter|Add2~21_sumout\ : std_logic;
SIGNAL \CP|bcounter|out[1]~5_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~22\ : std_logic;
SIGNAL \CP|bcounter|Add2~17_sumout\ : std_logic;
SIGNAL \CP|bcounter|out[2]~4_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~18\ : std_logic;
SIGNAL \CP|bcounter|Add2~13_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~3_combout\ : std_logic;
SIGNAL \CP|bcounter|always0~0_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~14\ : std_logic;
SIGNAL \CP|bcounter|Add2~9_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~2_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~10\ : std_logic;
SIGNAL \CP|bcounter|Add2~5_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~1_combout\ : std_logic;
SIGNAL \CP|Equal3~0_combout\ : std_logic;
SIGNAL \CP|bcounter|Add1~30_cout\ : std_logic;
SIGNAL \CP|bcounter|Add1~26_cout\ : std_logic;
SIGNAL \CP|bcounter|Add1~1_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add2~6\ : std_logic;
SIGNAL \CP|bcounter|Add2~1_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~0_combout\ : std_logic;
SIGNAL \CP|bcounter|Add1~2\ : std_logic;
SIGNAL \CP|bcounter|Add1~5_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add2~2\ : std_logic;
SIGNAL \CP|bcounter|Add2~29_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~7_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~30\ : std_logic;
SIGNAL \CP|bcounter|Add2~45_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add1~6\ : std_logic;
SIGNAL \CP|bcounter|Add1~21_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~11_combout\ : std_logic;
SIGNAL \CP|bcounter|Add1~22\ : std_logic;
SIGNAL \CP|bcounter|Add1~17_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add2~46\ : std_logic;
SIGNAL \CP|bcounter|Add2~41_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~10_combout\ : std_logic;
SIGNAL \CP|bcounter|Add2~42\ : std_logic;
SIGNAL \CP|bcounter|Add2~37_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add1~18\ : std_logic;
SIGNAL \CP|bcounter|Add1~13_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~9_combout\ : std_logic;
SIGNAL \CP|bcounter|Add1~14\ : std_logic;
SIGNAL \CP|bcounter|Add1~9_sumout\ : std_logic;
SIGNAL \CP|bcounter|Add2~38\ : std_logic;
SIGNAL \CP|bcounter|Add2~33_sumout\ : std_logic;
SIGNAL \CP|bcounter|out~8_combout\ : std_logic;
SIGNAL \CP|Equal3~1_combout\ : std_logic;
SIGNAL \CP|currentState.drawButton_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|BCenable~combout\ : std_logic;
SIGNAL \CP|WideOr2~0_combout\ : std_logic;
SIGNAL \CP|currentState.gameOverState~0_combout\ : std_logic;
SIGNAL \CP|rng3|out~3_combout\ : std_logic;
SIGNAL \CP|rng3|out~2_combout\ : std_logic;
SIGNAL \CP|rng3|out~4_combout\ : std_logic;
SIGNAL \CP|rng3|out~1_combout\ : std_logic;
SIGNAL \CP|rng3|out~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~10\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~11\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~14_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[13]~7_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~18_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[13]~9_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[17]~10_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[17]~12_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[21]~6_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \CP|Equal10~0_combout\ : std_logic;
SIGNAL \CP|currentState.gameOverState~1_combout\ : std_logic;
SIGNAL \CP|currentState.gameOverState_1040~combout\ : std_logic;
SIGNAL \CP|WideOr12~0_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~17_sumout\ : std_logic;
SIGNAL \CP|Equal4~0_combout\ : std_logic;
SIGNAL \CP|BufferCounter|out[0]~4_combout\ : std_logic;
SIGNAL \CP|BufferCounter|out[0]~5_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~18\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~13_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out[1]~3_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~14\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~21_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out[2]~6_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~22\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~25_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out[3]~7_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~26\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~29_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~8_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~30\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~33_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~9_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~34\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~5_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~1_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~6\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~9_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~2_combout\ : std_logic;
SIGNAL \CP|Equal4~4_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~46_cout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~42_cout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~38_cout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~5_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~10\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~37_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~10_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~38\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~41_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~6\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~9_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~11_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~10\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~13_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~42\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~45_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~12_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~14\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~17_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~46\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~49_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~13_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~50\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~53_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~18\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~21_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~14_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~22\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~1_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~54\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~1_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~0_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~2\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~57_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~2\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~25_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~15_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~26\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~29_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~58\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~61_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~16_combout\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~62\ : std_logic;
SIGNAL \CP|BufferCounter|Add2~65_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~30\ : std_logic;
SIGNAL \CP|BufferCounter|Add1~33_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|out~17_combout\ : std_logic;
SIGNAL \CP|Equal4~2_combout\ : std_logic;
SIGNAL \CP|Equal4~1_combout\ : std_logic;
SIGNAL \CP|Equal4~3_combout\ : std_logic;
SIGNAL \CP|currentState.display_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|currentState.display_AfterReset_872~combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~26\ : std_logic;
SIGNAL \CP|CLK60|Add0~49_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~4_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~50\ : std_logic;
SIGNAL \CP|CLK60|Add0~54\ : std_logic;
SIGNAL \CP|CLK60|Add0~57_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~6_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~58\ : std_logic;
SIGNAL \CP|CLK60|Add0~29_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~30\ : std_logic;
SIGNAL \CP|CLK60|Add0~61_sumout\ : std_logic;
SIGNAL \CP|CLK60|Equal0~4_combout\ : std_logic;
SIGNAL \CP|CLK60|q~7_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~62\ : std_logic;
SIGNAL \CP|CLK60|Add0~65_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~8_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~66\ : std_logic;
SIGNAL \CP|CLK60|Add0~5_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~6\ : std_logic;
SIGNAL \CP|CLK60|Add0~69_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~9_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~70\ : std_logic;
SIGNAL \CP|CLK60|Add0~17_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~18\ : std_logic;
SIGNAL \CP|CLK60|Add0~13_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~14\ : std_logic;
SIGNAL \CP|CLK60|Add0~73_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~10_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~74\ : std_logic;
SIGNAL \CP|CLK60|Add0~77_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~11_combout\ : std_logic;
SIGNAL \CP|CLK60|Equal0~3_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~2\ : std_logic;
SIGNAL \CP|CLK60|Add0~37_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~1_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~38\ : std_logic;
SIGNAL \CP|CLK60|Add0~9_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~10\ : std_logic;
SIGNAL \CP|CLK60|Add0~41_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~2_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~42\ : std_logic;
SIGNAL \CP|CLK60|Add0~45_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~3_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~46\ : std_logic;
SIGNAL \CP|CLK60|Add0~21_sumout\ : std_logic;
SIGNAL \CP|CLK60|Add0~22\ : std_logic;
SIGNAL \CP|CLK60|Add0~25_sumout\ : std_logic;
SIGNAL \CP|CLK60|Equal0~1_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~53_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~5_combout\ : std_logic;
SIGNAL \CP|CLK60|Equal0~2_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~33_sumout\ : std_logic;
SIGNAL \CP|CLK60|q~0_combout\ : std_logic;
SIGNAL \CP|CLK60|Add0~34\ : std_logic;
SIGNAL \CP|CLK60|Add0~1_sumout\ : std_logic;
SIGNAL \CP|CLK60|Equal0~0_combout\ : std_logic;
SIGNAL \CP|CLK60|always0~0_combout\ : std_logic;
SIGNAL \CP|CLK60|out~q\ : std_logic;
SIGNAL \CP|LScounter|out~6_combout\ : std_logic;
SIGNAL \CP|LScounter|out~0_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~37_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~11_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~38\ : std_logic;
SIGNAL \CP|LScounter|Add2~33_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~10_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~34\ : std_logic;
SIGNAL \CP|LScounter|Add2~29_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~9_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~30\ : std_logic;
SIGNAL \CP|LScounter|Add2~25_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~8_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~26\ : std_logic;
SIGNAL \CP|LScounter|Add2~21_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~7_combout\ : std_logic;
SIGNAL \CP|Equal5~0_combout\ : std_logic;
SIGNAL \CP|LScounter|Add1~30_cout\ : std_logic;
SIGNAL \CP|LScounter|Add1~26_cout\ : std_logic;
SIGNAL \CP|LScounter|Add1~22_cout\ : std_logic;
SIGNAL \CP|LScounter|Add1~17_sumout\ : std_logic;
SIGNAL \CP|LScounter|Add2~22\ : std_logic;
SIGNAL \CP|LScounter|Add2~17_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~5_combout\ : std_logic;
SIGNAL \CP|LScounter|Add1~18\ : std_logic;
SIGNAL \CP|LScounter|Add1~9_sumout\ : std_logic;
SIGNAL \CP|LScounter|Add2~18\ : std_logic;
SIGNAL \CP|LScounter|Add2~9_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~3_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~10\ : std_logic;
SIGNAL \CP|LScounter|Add2~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|Add1~10\ : std_logic;
SIGNAL \CP|LScounter|Add1~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~1_combout\ : std_logic;
SIGNAL \CP|LScounter|Add2~2\ : std_logic;
SIGNAL \CP|LScounter|Add2~13_sumout\ : std_logic;
SIGNAL \CP|LScounter|Add1~2\ : std_logic;
SIGNAL \CP|LScounter|Add1~13_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~4_combout\ : std_logic;
SIGNAL \CP|LScounter|Add1~14\ : std_logic;
SIGNAL \CP|LScounter|Add1~5_sumout\ : std_logic;
SIGNAL \CP|LScounter|Add2~14\ : std_logic;
SIGNAL \CP|LScounter|Add2~5_sumout\ : std_logic;
SIGNAL \CP|LScounter|out~2_combout\ : std_logic;
SIGNAL \CP|Equal5~1_combout\ : std_logic;
SIGNAL \CP|Selector4~0_combout\ : std_logic;
SIGNAL \CP|currentState.writeLS2buffer~3_combout\ : std_logic;
SIGNAL \CP|currentState.writeLS2buffer~2_combout\ : std_logic;
SIGNAL \CP|LSCenable~combout\ : std_logic;
SIGNAL \DP|x_out[8]~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \CP|currentState.writeBG2Buffer~1_combout\ : std_logic;
SIGNAL \CP|currentState.writeBG2Buffer~2_combout\ : std_logic;
SIGNAL \CP|currentState.writeBG2Buffer~0_combout\ : std_logic;
SIGNAL \CP|currentState.writeBG2Buffer_992~combout\ : std_logic;
SIGNAL \CP|currentState.drawGameOver~0_combout\ : std_logic;
SIGNAL \CP|currentState.drawGameOver~3_combout\ : std_logic;
SIGNAL \CP|currentState.displayState~1_combout\ : std_logic;
SIGNAL \CP|currentState.displayState~2_combout\ : std_logic;
SIGNAL \CP|currentState.displayState~0_combout\ : std_logic;
SIGNAL \CP|currentState.displayState_944~combout\ : std_logic;
SIGNAL \CP|currentState.drawGameOver~1_combout\ : std_logic;
SIGNAL \CP|comb~0_combout\ : std_logic;
SIGNAL \CP|currentState.resetState_1088~combout\ : std_logic;
SIGNAL \CP|currentState.writeLS2buffer~1_combout\ : std_logic;
SIGNAL \CP|currentState.drawGameOver~2_combout\ : std_logic;
SIGNAL \CP|Dgameover~combout\ : std_logic;
SIGNAL \CP|WideOr13~combout\ : std_logic;
SIGNAL \CP|BGC|Add2~18\ : std_logic;
SIGNAL \CP|BGC|Add2~13_sumout\ : std_logic;
SIGNAL \CP|BGC|out[1]~3_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~14\ : std_logic;
SIGNAL \CP|BGC|Add2~21_sumout\ : std_logic;
SIGNAL \CP|BGC|out[2]~6_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~22\ : std_logic;
SIGNAL \CP|BGC|Add2~25_sumout\ : std_logic;
SIGNAL \CP|BGC|out[3]~7_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~26\ : std_logic;
SIGNAL \CP|BGC|Add2~29_sumout\ : std_logic;
SIGNAL \CP|BGC|out~8_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~30\ : std_logic;
SIGNAL \CP|BGC|Add2~33_sumout\ : std_logic;
SIGNAL \CP|BGC|out~9_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~34\ : std_logic;
SIGNAL \CP|BGC|Add2~6\ : std_logic;
SIGNAL \CP|BGC|Add2~9_sumout\ : std_logic;
SIGNAL \CP|BGC|out~2_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~17_sumout\ : std_logic;
SIGNAL \CP|BGC|out[0]~4_combout\ : std_logic;
SIGNAL \CP|BGC|out[0]~5_combout\ : std_logic;
SIGNAL \CP|BGC|Equal0~0_combout\ : std_logic;
SIGNAL \CP|BGC|Equal0~1_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~5_sumout\ : std_logic;
SIGNAL \CP|BGC|out~1_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~10\ : std_logic;
SIGNAL \CP|BGC|Add2~37_sumout\ : std_logic;
SIGNAL \CP|BGC|Add1~46_cout\ : std_logic;
SIGNAL \CP|BGC|Add1~42_cout\ : std_logic;
SIGNAL \CP|BGC|Add1~38_cout\ : std_logic;
SIGNAL \CP|BGC|Add1~5_sumout\ : std_logic;
SIGNAL \CP|BGC|out~10_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~38\ : std_logic;
SIGNAL \CP|BGC|Add2~41_sumout\ : std_logic;
SIGNAL \CP|BGC|Add1~6\ : std_logic;
SIGNAL \CP|BGC|Add1~9_sumout\ : std_logic;
SIGNAL \CP|BGC|out~11_combout\ : std_logic;
SIGNAL \CP|BGC|Add1~10\ : std_logic;
SIGNAL \CP|BGC|Add1~13_sumout\ : std_logic;
SIGNAL \CP|BGC|Add2~42\ : std_logic;
SIGNAL \CP|BGC|Add2~45_sumout\ : std_logic;
SIGNAL \CP|BGC|out~12_combout\ : std_logic;
SIGNAL \CP|BGC|Add1~14\ : std_logic;
SIGNAL \CP|BGC|Add1~17_sumout\ : std_logic;
SIGNAL \CP|BGC|Add2~46\ : std_logic;
SIGNAL \CP|BGC|Add2~49_sumout\ : std_logic;
SIGNAL \CP|BGC|out~13_combout\ : std_logic;
SIGNAL \CP|BGC|Add1~18\ : std_logic;
SIGNAL \CP|BGC|Add1~21_sumout\ : std_logic;
SIGNAL \CP|BGC|Add2~50\ : std_logic;
SIGNAL \CP|BGC|Add2~53_sumout\ : std_logic;
SIGNAL \CP|BGC|out~14_combout\ : std_logic;
SIGNAL \CP|BGC|Add1~22\ : std_logic;
SIGNAL \CP|BGC|Add1~1_sumout\ : std_logic;
SIGNAL \CP|BGC|Add2~54\ : std_logic;
SIGNAL \CP|BGC|Add2~1_sumout\ : std_logic;
SIGNAL \CP|BGC|out~0_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~2\ : std_logic;
SIGNAL \CP|BGC|Add2~57_sumout\ : std_logic;
SIGNAL \CP|BGC|Add1~2\ : std_logic;
SIGNAL \CP|BGC|Add1~25_sumout\ : std_logic;
SIGNAL \CP|BGC|out~15_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~58\ : std_logic;
SIGNAL \CP|BGC|Add2~61_sumout\ : std_logic;
SIGNAL \CP|BGC|Add1~26\ : std_logic;
SIGNAL \CP|BGC|Add1~29_sumout\ : std_logic;
SIGNAL \CP|BGC|out~16_combout\ : std_logic;
SIGNAL \CP|BGC|Add2~62\ : std_logic;
SIGNAL \CP|BGC|Add2~65_sumout\ : std_logic;
SIGNAL \CP|BGC|Add1~30\ : std_logic;
SIGNAL \CP|BGC|Add1~33_sumout\ : std_logic;
SIGNAL \CP|BGC|out~17_combout\ : std_logic;
SIGNAL \CP|Equal7~1_combout\ : std_logic;
SIGNAL \CP|Equal7~0_combout\ : std_logic;
SIGNAL \CP|Equal7~2_combout\ : std_logic;
SIGNAL \CP|currentState.drawBG_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|currentState.drawBG_AfterReset_920~combout\ : std_logic;
SIGNAL \CP|currentState.writeLS2buffer~0_combout\ : std_logic;
SIGNAL \CP|Equal10~1_combout\ : std_logic;
SIGNAL \CP|currentState.writeObj2Buffer~0_combout\ : std_logic;
SIGNAL \CP|RCenable~combout\ : std_logic;
SIGNAL \CP|Selector2~0_combout\ : std_logic;
SIGNAL \CP|RC|out~6_combout\ : std_logic;
SIGNAL \CP|RC|out~11_combout\ : std_logic;
SIGNAL \CP|RC|Add2~38\ : std_logic;
SIGNAL \CP|RC|Add2~33_sumout\ : std_logic;
SIGNAL \CP|RC|out~10_combout\ : std_logic;
SIGNAL \CP|RC|Add2~34\ : std_logic;
SIGNAL \CP|RC|Add2~29_sumout\ : std_logic;
SIGNAL \CP|RC|out~9_combout\ : std_logic;
SIGNAL \CP|RC|Add2~30\ : std_logic;
SIGNAL \CP|RC|Add2~25_sumout\ : std_logic;
SIGNAL \CP|RC|out~8_combout\ : std_logic;
SIGNAL \CP|Equal6~0_combout\ : std_logic;
SIGNAL \CP|RC|Add1~30_cout\ : std_logic;
SIGNAL \CP|RC|Add1~26_cout\ : std_logic;
SIGNAL \CP|RC|Add1~22_cout\ : std_logic;
SIGNAL \CP|RC|Add1~17_sumout\ : std_logic;
SIGNAL \CP|RC|Add2~26\ : std_logic;
SIGNAL \CP|RC|Add2~22\ : std_logic;
SIGNAL \CP|RC|Add2~17_sumout\ : std_logic;
SIGNAL \CP|RC|out~5_combout\ : std_logic;
SIGNAL \CP|RC|Add2~18\ : std_logic;
SIGNAL \CP|RC|Add2~1_sumout\ : std_logic;
SIGNAL \CP|RC|Add1~18\ : std_logic;
SIGNAL \CP|RC|Add1~1_sumout\ : std_logic;
SIGNAL \CP|RC|out~1_combout\ : std_logic;
SIGNAL \CP|RC|Add2~2\ : std_logic;
SIGNAL \CP|RC|Add2~5_sumout\ : std_logic;
SIGNAL \CP|RC|Add1~2\ : std_logic;
SIGNAL \CP|RC|Add1~5_sumout\ : std_logic;
SIGNAL \CP|RC|out~2_combout\ : std_logic;
SIGNAL \CP|RC|Add2~6\ : std_logic;
SIGNAL \CP|RC|Add2~9_sumout\ : std_logic;
SIGNAL \CP|RC|Add1~6\ : std_logic;
SIGNAL \CP|RC|Add1~9_sumout\ : std_logic;
SIGNAL \CP|RC|out~3_combout\ : std_logic;
SIGNAL \CP|RC|Add2~10\ : std_logic;
SIGNAL \CP|RC|Add2~13_sumout\ : std_logic;
SIGNAL \CP|RC|Add1~10\ : std_logic;
SIGNAL \CP|RC|Add1~13_sumout\ : std_logic;
SIGNAL \CP|RC|out~4_combout\ : std_logic;
SIGNAL \CP|Equal6~1_combout\ : std_logic;
SIGNAL \CP|RC|out~0_combout\ : std_logic;
SIGNAL \CP|RC|out~7_combout\ : std_logic;
SIGNAL \CP|RC|Add2~21_sumout\ : std_logic;
SIGNAL \CP|RC|mimic60HzClock~0_combout\ : std_logic;
SIGNAL \CP|RC|mimic60HzClock~1_combout\ : std_logic;
SIGNAL \CP|RC|mimic60HzClock~2_combout\ : std_logic;
SIGNAL \CP|RC|mimic60HzClock~q\ : std_logic;
SIGNAL \CP|NP1|LessThan10~2_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \CP|rng1|out~3_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \CP|rng1|out~2_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_2~2\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_2~10\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_2~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~10_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[6]~9_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[3]~11_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[3]~12_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~2\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~14_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[6]~10_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~10_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~2\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[12]~5_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[9]~8_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[12]~6_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~6\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[15]~3_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \CP|NPenable1~0_combout\ : std_logic;
SIGNAL \CP|NPenable1~combout\ : std_logic;
SIGNAL \CP|NP1|out[3]~5_combout\ : std_logic;
SIGNAL \CP|NP1|Add3~10\ : std_logic;
SIGNAL \CP|NP1|Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~10\ : std_logic;
SIGNAL \CP|NP1|Add4~13_sumout\ : std_logic;
SIGNAL \CP|NP1|out~17_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~10\ : std_logic;
SIGNAL \CP|NP1|Add0~13_sumout\ : std_logic;
SIGNAL \CP|NP1|out~18_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~10\ : std_logic;
SIGNAL \CP|NP1|Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP1|Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP1|Add10~10\ : std_logic;
SIGNAL \CP|NP1|Add10~13_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~10\ : std_logic;
SIGNAL \CP|NP1|Add9~13_sumout\ : std_logic;
SIGNAL \CP|NP1|out~15_combout\ : std_logic;
SIGNAL \CP|NP1|out~16_combout\ : std_logic;
SIGNAL \CP|NP1|out~19_combout\ : std_logic;
SIGNAL \CP|NP1|Add3~14\ : std_logic;
SIGNAL \CP|NP1|Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP1|LessThan10~3_combout\ : std_logic;
SIGNAL \CP|NP1|out[3]~0_combout\ : std_logic;
SIGNAL \CP|NP1|out[3]~1_combout\ : std_logic;
SIGNAL \CP|NP1|Add4~14\ : std_logic;
SIGNAL \CP|NP1|Add4~1_sumout\ : std_logic;
SIGNAL \CP|NP1|Add2~10\ : std_logic;
SIGNAL \CP|NP1|Add2~1_sumout\ : std_logic;
SIGNAL \CP|NP1|out~3_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~14\ : std_logic;
SIGNAL \CP|NP1|Add0~1_sumout\ : std_logic;
SIGNAL \CP|NP1|Add8~10\ : std_logic;
SIGNAL \CP|NP1|Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~14\ : std_logic;
SIGNAL \CP|NP1|Add9~1_sumout\ : std_logic;
SIGNAL \CP|NP1|Add10~14\ : std_logic;
SIGNAL \CP|NP1|Add10~1_sumout\ : std_logic;
SIGNAL \CP|NP1|out~2_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~14\ : std_logic;
SIGNAL \CP|NP1|Add6~1_sumout\ : std_logic;
SIGNAL \CP|NP1|out~4_combout\ : std_logic;
SIGNAL \CP|NP1|Add8~2\ : std_logic;
SIGNAL \CP|NP1|Add8~6\ : std_logic;
SIGNAL \CP|NP1|Add8~26\ : std_logic;
SIGNAL \CP|NP1|Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~2\ : std_logic;
SIGNAL \CP|NP1|Add9~6\ : std_logic;
SIGNAL \CP|NP1|Add9~30\ : std_logic;
SIGNAL \CP|NP1|Add9~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add10~2\ : std_logic;
SIGNAL \CP|NP1|Add10~6\ : std_logic;
SIGNAL \CP|NP1|Add10~30\ : std_logic;
SIGNAL \CP|NP1|Add10~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add7~3_combout\ : std_logic;
SIGNAL \CP|NP1|out~26_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~2\ : std_logic;
SIGNAL \CP|NP1|Add6~6\ : std_logic;
SIGNAL \CP|NP1|Add6~30\ : std_logic;
SIGNAL \CP|NP1|Add6~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add0~30\ : std_logic;
SIGNAL \CP|NP1|Add0~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add2~2\ : std_logic;
SIGNAL \CP|NP1|Add2~6\ : std_logic;
SIGNAL \CP|NP1|Add2~26\ : std_logic;
SIGNAL \CP|NP1|Add2~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add1~2_combout\ : std_logic;
SIGNAL \CP|NP1|Add3~2\ : std_logic;
SIGNAL \CP|NP1|Add3~6\ : std_logic;
SIGNAL \CP|NP1|Add3~30\ : std_logic;
SIGNAL \CP|NP1|Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~2\ : std_logic;
SIGNAL \CP|NP1|Add4~6\ : std_logic;
SIGNAL \CP|NP1|Add4~30\ : std_logic;
SIGNAL \CP|NP1|Add4~25_sumout\ : std_logic;
SIGNAL \CP|NP1|out~27_combout\ : std_logic;
SIGNAL \CP|NP1|out~28_combout\ : std_logic;
SIGNAL \CP|NP1|Add9~26\ : std_logic;
SIGNAL \CP|NP1|Add9~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add8~22\ : std_logic;
SIGNAL \CP|NP1|Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add10~26\ : std_logic;
SIGNAL \CP|NP1|Add10~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add7~2_combout\ : std_logic;
SIGNAL \CP|NP1|out~23_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~26\ : std_logic;
SIGNAL \CP|NP1|Add0~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add1~1_combout\ : std_logic;
SIGNAL \CP|NP1|Add3~26\ : std_logic;
SIGNAL \CP|NP1|Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add2~22\ : std_logic;
SIGNAL \CP|NP1|Add2~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~26\ : std_logic;
SIGNAL \CP|NP1|Add4~21_sumout\ : std_logic;
SIGNAL \CP|NP1|out~24_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~26\ : std_logic;
SIGNAL \CP|NP1|Add6~21_sumout\ : std_logic;
SIGNAL \CP|NP1|out~25_combout\ : std_logic;
SIGNAL \CP|NP1|Add3~22\ : std_logic;
SIGNAL \CP|NP1|Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~22\ : std_logic;
SIGNAL \CP|NP1|Add4~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add2~18\ : std_logic;
SIGNAL \CP|NP1|Add2~13_sumout\ : std_logic;
SIGNAL \CP|NP1|Add1~0_combout\ : std_logic;
SIGNAL \CP|NP1|out~21_combout\ : std_logic;
SIGNAL \CP|NP1|Add8~18\ : std_logic;
SIGNAL \CP|NP1|Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP1|Add7~1_combout\ : std_logic;
SIGNAL \CP|NP1|Add9~22\ : std_logic;
SIGNAL \CP|NP1|Add9~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add10~22\ : std_logic;
SIGNAL \CP|NP1|Add10~17_sumout\ : std_logic;
SIGNAL \CP|NP1|out~20_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~22\ : std_logic;
SIGNAL \CP|NP1|Add0~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add6~22\ : std_logic;
SIGNAL \CP|NP1|Add6~17_sumout\ : std_logic;
SIGNAL \CP|NP1|out~22_combout\ : std_logic;
SIGNAL \CP|NP1|out[3]~35_combout\ : std_logic;
SIGNAL \CP|NP1|Add7~0_combout\ : std_logic;
SIGNAL \CP|NP1|Add10~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~5_sumout\ : std_logic;
SIGNAL \CP|NP1|out~6_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~2\ : std_logic;
SIGNAL \CP|NP1|Add0~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add6~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~5_sumout\ : std_logic;
SIGNAL \CP|NP1|Add2~5_sumout\ : std_logic;
SIGNAL \CP|NP1|out~7_combout\ : std_logic;
SIGNAL \CP|NP1|out~8_combout\ : std_logic;
SIGNAL \CP|NP1|Add0~6\ : std_logic;
SIGNAL \CP|NP1|Add0~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add3~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add4~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add1~3_combout\ : std_logic;
SIGNAL \CP|NP1|Add2~25_sumout\ : std_logic;
SIGNAL \CP|NP1|out~30_combout\ : std_logic;
SIGNAL \CP|NP1|Add6~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add7~4_combout\ : std_logic;
SIGNAL \CP|NP1|Add10~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add9~29_sumout\ : std_logic;
SIGNAL \CP|NP1|out~29_combout\ : std_logic;
SIGNAL \CP|NP1|out~31_combout\ : std_logic;
SIGNAL \CP|NP1|mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|NP1|out[10]~32_combout\ : std_logic;
SIGNAL \CP|NP1|POSIN~1_combout\ : std_logic;
SIGNAL \CP|NP1|POSIN~q\ : std_logic;
SIGNAL \CP|NP1|p|out~feeder_combout\ : std_logic;
SIGNAL \CP|NP1|p|out~q\ : std_logic;
SIGNAL \CP|NP1|mimichalfHzclock~1_combout\ : std_logic;
SIGNAL \CP|NP1|already_cut~3_combout\ : std_logic;
SIGNAL \CP|NP1|mimichalfHzclock~2_combout\ : std_logic;
SIGNAL \CP|NP1|mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|Equal0~0_combout\ : std_logic;
SIGNAL \CP|coor[16]~1_combout\ : std_logic;
SIGNAL \CP|NPenable2~0_combout\ : std_logic;
SIGNAL \CP|NPenable2~combout\ : std_logic;
SIGNAL \CP|NP2|always1~0_combout\ : std_logic;
SIGNAL \CP|NP2|Add5~2_combout\ : std_logic;
SIGNAL \CP|NP2|out~2_combout\ : std_logic;
SIGNAL \CP|NP2|always1~1_combout\ : std_logic;
SIGNAL \CP|NP2|out~23_combout\ : std_logic;
SIGNAL \CP|NP2|Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP2|LessThan0~0_combout\ : std_logic;
SIGNAL \CP|NP2|Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP2|out~24_combout\ : std_logic;
SIGNAL \CP|NP2|always1~4_combout\ : std_logic;
SIGNAL \CP|NP2|always1~3_combout\ : std_logic;
SIGNAL \CP|NP2|always1~5_combout\ : std_logic;
SIGNAL \CP|NP2|out~27_combout\ : std_logic;
SIGNAL \CP|NP2|out~26_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~21_sumout\ : std_logic;
SIGNAL \CP|NP2|LessThan9~0_combout\ : std_logic;
SIGNAL \CP|NP2|Add7~21_sumout\ : std_logic;
SIGNAL \CP|NP2|out~25_combout\ : std_logic;
SIGNAL \CP|NP2|out~28_combout\ : std_logic;
SIGNAL \CP|NP2|always1~2_combout\ : std_logic;
SIGNAL \CP|NP2|out~1_combout\ : std_logic;
SIGNAL \CP|NP2|out~29_combout\ : std_logic;
SIGNAL \CP|NP2|Add8~22\ : std_logic;
SIGNAL \CP|NP2|Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP2|out[7]~30_combout\ : std_logic;
SIGNAL \CP|NP2|out~31_combout\ : std_logic;
SIGNAL \CP|NP2|Add3~22\ : std_logic;
SIGNAL \CP|NP2|Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP2|out~32_combout\ : std_logic;
SIGNAL \CP|NP2|Add7~22\ : std_logic;
SIGNAL \CP|NP2|Add7~25_sumout\ : std_logic;
SIGNAL \CP|NP2|Add6~21_sumout\ : std_logic;
SIGNAL \CP|NP2|out~34_combout\ : std_logic;
SIGNAL \CP|NP2|Add1~21_sumout\ : std_logic;
SIGNAL \CP|NP2|Add2~22\ : std_logic;
SIGNAL \CP|NP2|Add2~25_sumout\ : std_logic;
SIGNAL \CP|NP2|out~33_combout\ : std_logic;
SIGNAL \CP|NP2|out~35_combout\ : std_logic;
SIGNAL \CP|NP2|Add7~26\ : std_logic;
SIGNAL \CP|NP2|Add7~18\ : std_logic;
SIGNAL \CP|NP2|Add7~30\ : std_logic;
SIGNAL \CP|NP2|Add7~9_sumout\ : std_logic;
SIGNAL \CP|NP2|Add6~22\ : std_logic;
SIGNAL \CP|NP2|Add6~18\ : std_logic;
SIGNAL \CP|NP2|Add6~26\ : std_logic;
SIGNAL \CP|NP2|Add6~9_sumout\ : std_logic;
SIGNAL \CP|NP2|out[7]~5_combout\ : std_logic;
SIGNAL \CP|NP2|Add8~26\ : std_logic;
SIGNAL \CP|NP2|Add8~18\ : std_logic;
SIGNAL \CP|NP2|Add8~30\ : std_logic;
SIGNAL \CP|NP2|Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP2|out~15_combout\ : std_logic;
SIGNAL \CP|NP2|Add3~26\ : std_logic;
SIGNAL \CP|NP2|Add3~18\ : std_logic;
SIGNAL \CP|NP2|Add3~30\ : std_logic;
SIGNAL \CP|NP2|Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP2|Add1~22\ : std_logic;
SIGNAL \CP|NP2|Add1~18\ : std_logic;
SIGNAL \CP|NP2|Add1~26\ : std_logic;
SIGNAL \CP|NP2|Add1~9_sumout\ : std_logic;
SIGNAL \CP|NP2|out~41_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~30\ : std_logic;
SIGNAL \CP|NP2|Add2~9_sumout\ : std_logic;
SIGNAL \CP|NP2|out~16_combout\ : std_logic;
SIGNAL \CP|NP2|out[7]~11_combout\ : std_logic;
SIGNAL \CP|NP2|Add5~3_combout\ : std_logic;
SIGNAL \CP|NP2|Add8~10\ : std_logic;
SIGNAL \CP|NP2|Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP2|Add7~10\ : std_logic;
SIGNAL \CP|NP2|Add7~13_sumout\ : std_logic;
SIGNAL \CP|NP2|Add6~10\ : std_logic;
SIGNAL \CP|NP2|Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP2|out~17_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~10\ : std_logic;
SIGNAL \CP|NP2|Add2~13_sumout\ : std_logic;
SIGNAL \CP|NP2|Add3~10\ : std_logic;
SIGNAL \CP|NP2|Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP2|Add0~2_combout\ : std_logic;
SIGNAL \CP|NP2|Add1~10\ : std_logic;
SIGNAL \CP|NP2|Add1~13_sumout\ : std_logic;
SIGNAL \CP|NP2|out~18_combout\ : std_logic;
SIGNAL \CP|NP2|out~19_combout\ : std_logic;
SIGNAL \CP|NP2|out[5]~feeder_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~14\ : std_logic;
SIGNAL \CP|NP2|Add2~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add5~1_combout\ : std_logic;
SIGNAL \CP|NP2|Add7~14\ : std_logic;
SIGNAL \CP|NP2|Add7~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add6~14\ : std_logic;
SIGNAL \CP|NP2|Add6~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add8~14\ : std_logic;
SIGNAL \CP|NP2|Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP2|out~12_combout\ : std_logic;
SIGNAL \CP|NP2|Add3~14\ : std_logic;
SIGNAL \CP|NP2|Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add1~14\ : std_logic;
SIGNAL \CP|NP2|Add1~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add0~1_combout\ : std_logic;
SIGNAL \CP|NP2|out~13_combout\ : std_logic;
SIGNAL \CP|NP2|out~14_combout\ : std_logic;
SIGNAL \CP|NP2|LessThan9~1_combout\ : std_logic;
SIGNAL \CP|NP2|LessThan9~2_combout\ : std_logic;
SIGNAL \CP|NP2|POSIN~0_combout\ : std_logic;
SIGNAL \CP|NP2|POSIN~q\ : std_logic;
SIGNAL \CP|NP2|p|out~q\ : std_logic;
SIGNAL \CP|NP2|out[7]~7_combout\ : std_logic;
SIGNAL \CP|NP2|Add6~17_sumout\ : std_logic;
SIGNAL \CP|NP2|Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP2|Add7~17_sumout\ : std_logic;
SIGNAL \CP|NP2|out~20_combout\ : std_logic;
SIGNAL \CP|NP2|Add1~17_sumout\ : std_logic;
SIGNAL \CP|NP2|Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP2|out~21_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~26\ : std_logic;
SIGNAL \CP|NP2|Add2~17_sumout\ : std_logic;
SIGNAL \CP|NP2|out~22_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~18\ : std_logic;
SIGNAL \CP|NP2|Add2~29_sumout\ : std_logic;
SIGNAL \CP|NP2|Add8~29_sumout\ : std_logic;
SIGNAL \CP|NP2|Add6~25_sumout\ : std_logic;
SIGNAL \CP|NP2|Add5~4_combout\ : std_logic;
SIGNAL \CP|NP2|Add7~29_sumout\ : std_logic;
SIGNAL \CP|NP2|out~36_combout\ : std_logic;
SIGNAL \CP|NP2|Add1~25_sumout\ : std_logic;
SIGNAL \CP|NP2|Add3~29_sumout\ : std_logic;
SIGNAL \CP|NP2|out~37_combout\ : std_logic;
SIGNAL \CP|NP2|out~38_combout\ : std_logic;
SIGNAL \CP|NP2|out[7]~3_combout\ : std_logic;
SIGNAL \CP|NP2|out[7]~4_combout\ : std_logic;
SIGNAL \CP|NP2|out[7]~6_combout\ : std_logic;
SIGNAL \CP|NP2|Add2~6\ : std_logic;
SIGNAL \CP|NP2|Add2~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add3~6\ : std_logic;
SIGNAL \CP|NP2|Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add1~6\ : std_logic;
SIGNAL \CP|NP2|Add1~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add0~0_combout\ : std_logic;
SIGNAL \CP|NP2|out~9_combout\ : std_logic;
SIGNAL \CP|NP2|Add5~0_combout\ : std_logic;
SIGNAL \CP|NP2|Add6~6\ : std_logic;
SIGNAL \CP|NP2|Add6~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add8~6\ : std_logic;
SIGNAL \CP|NP2|Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add7~6\ : std_logic;
SIGNAL \CP|NP2|Add7~1_sumout\ : std_logic;
SIGNAL \CP|NP2|out~8_combout\ : std_logic;
SIGNAL \CP|NP2|out~10_combout\ : std_logic;
SIGNAL \CP|NP2|out~0_combout\ : std_logic;
SIGNAL \CP|NP2|mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|NP2|mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|NP3|out[3]~1_combout\ : std_logic;
SIGNAL \CP|NP3|Add7~25_sumout\ : std_logic;
SIGNAL \CP|NP3|LessThan7~0_combout\ : std_logic;
SIGNAL \CP|NP3|Add0~26\ : std_logic;
SIGNAL \CP|NP3|Add0~22\ : std_logic;
SIGNAL \CP|NP3|Add0~18\ : std_logic;
SIGNAL \CP|NP3|Add0~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add0~14\ : std_logic;
SIGNAL \CP|NP3|Add0~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add1~18\ : std_logic;
SIGNAL \CP|NP3|Add1~14\ : std_logic;
SIGNAL \CP|NP3|Add1~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~26\ : std_logic;
SIGNAL \CP|NP3|Add8~30\ : std_logic;
SIGNAL \CP|NP3|Add8~22\ : std_logic;
SIGNAL \CP|NP3|Add8~18\ : std_logic;
SIGNAL \CP|NP3|Add8~14\ : std_logic;
SIGNAL \CP|NP3|Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP3|LessThan3~0_combout\ : std_logic;
SIGNAL \CP|NP3|Add9~2_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan13~0_combout\ : std_logic;
SIGNAL \CP|NP3|always1~5_combout\ : std_logic;
SIGNAL \CP|NP3|out[3]~3_combout\ : std_logic;
SIGNAL \CP|NP3|Add11~26\ : std_logic;
SIGNAL \CP|NP3|Add11~30\ : std_logic;
SIGNAL \CP|NP3|Add11~22\ : std_logic;
SIGNAL \CP|NP3|Add11~18\ : std_logic;
SIGNAL \CP|NP3|Add11~14\ : std_logic;
SIGNAL \CP|NP3|Add11~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~26\ : std_logic;
SIGNAL \CP|NP3|Add10~22\ : std_logic;
SIGNAL \CP|NP3|Add10~18\ : std_logic;
SIGNAL \CP|NP3|Add10~14\ : std_logic;
SIGNAL \CP|NP3|Add10~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~26\ : std_logic;
SIGNAL \CP|NP3|Add12~30\ : std_logic;
SIGNAL \CP|NP3|Add12~22\ : std_logic;
SIGNAL \CP|NP3|Add12~18\ : std_logic;
SIGNAL \CP|NP3|Add12~14\ : std_logic;
SIGNAL \CP|NP3|Add12~9_sumout\ : std_logic;
SIGNAL \CP|NP3|out~15_combout\ : std_logic;
SIGNAL \CP|NP3|Add7~26\ : std_logic;
SIGNAL \CP|NP3|Add7~22\ : std_logic;
SIGNAL \CP|NP3|Add7~18\ : std_logic;
SIGNAL \CP|NP3|Add7~14\ : std_logic;
SIGNAL \CP|NP3|Add7~9_sumout\ : std_logic;
SIGNAL \CP|NP3|out~16_combout\ : std_logic;
SIGNAL \CP|NP3|Add4~26\ : std_logic;
SIGNAL \CP|NP3|Add4~30\ : std_logic;
SIGNAL \CP|NP3|Add4~22\ : std_logic;
SIGNAL \CP|NP3|Add4~18\ : std_logic;
SIGNAL \CP|NP3|Add4~14\ : std_logic;
SIGNAL \CP|NP3|Add4~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~26\ : std_logic;
SIGNAL \CP|NP3|Add5~30\ : std_logic;
SIGNAL \CP|NP3|Add5~22\ : std_logic;
SIGNAL \CP|NP3|Add5~18\ : std_logic;
SIGNAL \CP|NP3|Add5~14\ : std_logic;
SIGNAL \CP|NP3|Add5~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add2~0_combout\ : std_logic;
SIGNAL \CP|NP3|Add2~3_combout\ : std_logic;
SIGNAL \CP|NP3|Add3~26\ : std_logic;
SIGNAL \CP|NP3|Add3~22\ : std_logic;
SIGNAL \CP|NP3|Add3~18\ : std_logic;
SIGNAL \CP|NP3|Add3~14\ : std_logic;
SIGNAL \CP|NP3|Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP3|out~14_combout\ : std_logic;
SIGNAL \CP|NP3|out~17_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan0~0_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan0~1_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ : std_logic;
SIGNAL \CP|NPenable3~combout\ : std_logic;
SIGNAL \CP|NP3|out[3]~9_combout\ : std_logic;
SIGNAL \CP|NP3|always1~4_combout\ : std_logic;
SIGNAL \CP|NP3|always1~7_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan7~1_combout\ : std_logic;
SIGNAL \CP|NP3|always1~6_combout\ : std_logic;
SIGNAL \CP|NP3|out[3]~2_combout\ : std_logic;
SIGNAL \CP|NP3|out[3]~4_combout\ : std_logic;
SIGNAL \CP|NP3|Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add4~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add2~4_combout\ : std_logic;
SIGNAL \CP|NP3|out~18_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add7~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add9~3_combout\ : std_logic;
SIGNAL \CP|NP3|Add12~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add11~13_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~13_sumout\ : std_logic;
SIGNAL \CP|NP3|out~19_combout\ : std_logic;
SIGNAL \CP|NP3|out~20_combout\ : std_logic;
SIGNAL \CP|NP3|out~21_combout\ : std_logic;
SIGNAL \CP|NP3|always1~8_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~26\ : std_logic;
SIGNAL \CP|NP3|Add1~29_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~29_sumout\ : std_logic;
SIGNAL \CP|NP3|Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add4~29_sumout\ : std_logic;
SIGNAL \CP|NP3|always1~12_combout\ : std_logic;
SIGNAL \CP|NP3|out~37_combout\ : std_logic;
SIGNAL \CP|NP3|always1~1_combout\ : std_logic;
SIGNAL \CP|NP3|always1~11_combout\ : std_logic;
SIGNAL \CP|NP3|out~38_combout\ : std_logic;
SIGNAL \CP|NP3|Add0~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~29_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add11~29_sumout\ : std_logic;
SIGNAL \CP|NP3|out~39_combout\ : std_logic;
SIGNAL \CP|NP3|Add8~29_sumout\ : std_logic;
SIGNAL \CP|NP3|out~40_combout\ : std_logic;
SIGNAL \CP|NP3|out~41_combout\ : std_logic;
SIGNAL \CP|NP3|always1~0_combout\ : std_logic;
SIGNAL \CP|NP3|already_cut~0_combout\ : std_logic;
SIGNAL \CP|NP3|out~42_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~30\ : std_logic;
SIGNAL \CP|NP3|Add1~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add0~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add11~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~21_sumout\ : std_logic;
SIGNAL \CP|NP3|out~27_combout\ : std_logic;
SIGNAL \CP|NP3|Add7~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP3|out~28_combout\ : std_logic;
SIGNAL \CP|NP3|Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add4~21_sumout\ : std_logic;
SIGNAL \CP|NP3|out~26_combout\ : std_logic;
SIGNAL \CP|NP3|out~29_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~22\ : std_logic;
SIGNAL \CP|NP3|Add1~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add2~5_combout\ : std_logic;
SIGNAL \CP|NP3|Add5~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add4~17_sumout\ : std_logic;
SIGNAL \CP|NP3|out~22_combout\ : std_logic;
SIGNAL \CP|NP3|Add0~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add7~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~17_sumout\ : std_logic;
SIGNAL \CP|NP3|Add11~17_sumout\ : std_logic;
SIGNAL \CP|NP3|out~23_combout\ : std_logic;
SIGNAL \CP|NP3|out~24_combout\ : std_logic;
SIGNAL \CP|NP3|out~25_combout\ : std_logic;
SIGNAL \CP|NP3|always1~9_combout\ : std_logic;
SIGNAL \CP|NP3|always1~10_combout\ : std_logic;
SIGNAL \CP|NP3|Add8~10\ : std_logic;
SIGNAL \CP|NP3|Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add7~10\ : std_logic;
SIGNAL \CP|NP3|Add7~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add9~1_combout\ : std_logic;
SIGNAL \CP|NP3|Add12~10\ : std_logic;
SIGNAL \CP|NP3|Add12~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add11~10\ : std_logic;
SIGNAL \CP|NP3|Add11~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~10\ : std_logic;
SIGNAL \CP|NP3|Add10~5_sumout\ : std_logic;
SIGNAL \CP|NP3|out~11_combout\ : std_logic;
SIGNAL \CP|NP3|out~12_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~10\ : std_logic;
SIGNAL \CP|NP3|Add1~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add2~2_combout\ : std_logic;
SIGNAL \CP|NP3|Add4~10\ : std_logic;
SIGNAL \CP|NP3|Add4~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add3~10\ : std_logic;
SIGNAL \CP|NP3|Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~10\ : std_logic;
SIGNAL \CP|NP3|Add5~5_sumout\ : std_logic;
SIGNAL \CP|NP3|out~10_combout\ : std_logic;
SIGNAL \CP|NP3|Add0~10\ : std_logic;
SIGNAL \CP|NP3|Add0~5_sumout\ : std_logic;
SIGNAL \CP|NP3|out~13_combout\ : std_logic;
SIGNAL \CP|NP3|always1~2_combout\ : std_logic;
SIGNAL \CP|NP3|out[3]~0_combout\ : std_logic;
SIGNAL \CP|NP3|Add0~6\ : std_logic;
SIGNAL \CP|NP3|Add0~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~6\ : std_logic;
SIGNAL \CP|NP3|Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add7~6\ : std_logic;
SIGNAL \CP|NP3|Add7~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~6\ : std_logic;
SIGNAL \CP|NP3|Add12~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add10~6\ : std_logic;
SIGNAL \CP|NP3|Add10~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add9~0_combout\ : std_logic;
SIGNAL \CP|NP3|Add11~6\ : std_logic;
SIGNAL \CP|NP3|Add11~1_sumout\ : std_logic;
SIGNAL \CP|NP3|out~6_combout\ : std_logic;
SIGNAL \CP|NP3|out~7_combout\ : std_logic;
SIGNAL \CP|NP3|Add2~1_combout\ : std_logic;
SIGNAL \CP|NP3|Add4~6\ : std_logic;
SIGNAL \CP|NP3|Add4~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add5~6\ : std_logic;
SIGNAL \CP|NP3|Add5~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add3~6\ : std_logic;
SIGNAL \CP|NP3|Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP3|out~5_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~6\ : std_logic;
SIGNAL \CP|NP3|Add1~1_sumout\ : std_logic;
SIGNAL \CP|NP3|out~8_combout\ : std_logic;
SIGNAL \CP|NP3|always1~3_combout\ : std_logic;
SIGNAL \CP|NP3|Add1~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP3|out~33_combout\ : std_logic;
SIGNAL \CP|NP3|Add11~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add4~25_sumout\ : std_logic;
SIGNAL \CP|NP3|out~31_combout\ : std_logic;
SIGNAL \CP|NP3|Add5~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add12~25_sumout\ : std_logic;
SIGNAL \CP|NP3|out~30_combout\ : std_logic;
SIGNAL \CP|NP3|out~32_combout\ : std_logic;
SIGNAL \CP|NP3|out~34_combout\ : std_logic;
SIGNAL \CP|NP3|out~35_combout\ : std_logic;
SIGNAL \CP|NP3|out~36_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan13~1_combout\ : std_logic;
SIGNAL \CP|NP3|LessThan13~2_combout\ : std_logic;
SIGNAL \CP|NP3|POSIN~0_combout\ : std_logic;
SIGNAL \CP|NP3|POSIN~q\ : std_logic;
SIGNAL \CP|NP3|p|out~q\ : std_logic;
SIGNAL \CP|NP3|mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|NP3|mimichalfHzclock~1_combout\ : std_logic;
SIGNAL \CP|NP3|mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|mimichalfHzclock~combout\ : std_logic;
SIGNAL \CP|rng2|out[4]~0_combout\ : std_logic;
SIGNAL \CP|rng1|out~4_combout\ : std_logic;
SIGNAL \CP|rng1|out~0_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ : std_logic;
SIGNAL \CP|coor[16]~0_combout\ : std_logic;
SIGNAL \CP|NP1|Add5~13_sumout\ : std_logic;
SIGNAL \CP|rng2|out~1_combout\ : std_logic;
SIGNAL \CP|rng2|out~2_combout\ : std_logic;
SIGNAL \CP|rng2|out~3_combout\ : std_logic;
SIGNAL \CP|rng2|out~4_combout\ : std_logic;
SIGNAL \CP|NP1|out[10]~33_combout\ : std_logic;
SIGNAL \CP|NP1|out[10]~34_combout\ : std_logic;
SIGNAL \CP|NP1|Add5~14\ : std_logic;
SIGNAL \CP|NP1|Add5~17_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~18\ : std_logic;
SIGNAL \CP|NP1|Add5~21_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~22\ : std_logic;
SIGNAL \CP|NP1|Add5~25_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~26\ : std_logic;
SIGNAL \CP|NP1|Add5~29_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~30\ : std_logic;
SIGNAL \CP|NP1|Add5~33_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~34\ : std_logic;
SIGNAL \CP|NP1|Add5~9_sumout\ : std_logic;
SIGNAL \CP|NP1|Add5~10\ : std_logic;
SIGNAL \CP|NP1|Add5~5_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \CP|NP1|Add5~6\ : std_logic;
SIGNAL \CP|NP1|Add5~1_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP3|out~44_combout\ : std_logic;
SIGNAL \CP|NP3|mimichalfHzclock~2_combout\ : std_logic;
SIGNAL \CP|NP3|out[8]~45_combout\ : std_logic;
SIGNAL \CP|NP3|Add6~14\ : std_logic;
SIGNAL \CP|NP3|Add6~17_sumout\ : std_logic;
SIGNAL \CP|NP3|out[10]~43_combout\ : std_logic;
SIGNAL \CP|NP3|Add6~18\ : std_logic;
SIGNAL \CP|NP3|Add6~21_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~22\ : std_logic;
SIGNAL \CP|NP3|Add6~25_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~26\ : std_logic;
SIGNAL \CP|NP3|Add6~29_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~30\ : std_logic;
SIGNAL \CP|NP3|Add6~33_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~34\ : std_logic;
SIGNAL \CP|NP3|Add6~9_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~10\ : std_logic;
SIGNAL \CP|NP3|Add6~5_sumout\ : std_logic;
SIGNAL \CP|NP3|Add6~6\ : std_logic;
SIGNAL \CP|NP3|Add6~1_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~13_sumout\ : std_logic;
SIGNAL \CP|NP2|mimichalfHzclock~1_combout\ : std_logic;
SIGNAL \CP|NP2|out[8]~40_combout\ : std_logic;
SIGNAL \CP|NP2|Add4~14\ : std_logic;
SIGNAL \CP|NP2|Add4~17_sumout\ : std_logic;
SIGNAL \CP|NP2|out~39_combout\ : std_logic;
SIGNAL \CP|NP2|Add4~18\ : std_logic;
SIGNAL \CP|NP2|Add4~21_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~22\ : std_logic;
SIGNAL \CP|NP2|Add4~25_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~26\ : std_logic;
SIGNAL \CP|NP2|Add4~29_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~30\ : std_logic;
SIGNAL \CP|NP2|Add4~33_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~34\ : std_logic;
SIGNAL \CP|NP2|Add4~9_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~10\ : std_logic;
SIGNAL \CP|NP2|Add4~5_sumout\ : std_logic;
SIGNAL \CP|NP2|Add4~6\ : std_logic;
SIGNAL \CP|NP2|Add4~1_sumout\ : std_logic;
SIGNAL \CP|coor[16]~10_combout\ : std_logic;
SIGNAL \CP|coor[15]~11_combout\ : std_logic;
SIGNAL \CP|coor[14]~12_combout\ : std_logic;
SIGNAL \CP|coor[13]~18_combout\ : std_logic;
SIGNAL \CP|coor[12]~17_combout\ : std_logic;
SIGNAL \CP|coor[11]~16_combout\ : std_logic;
SIGNAL \CP|coor[10]~15_combout\ : std_logic;
SIGNAL \CP|coor[9]~14_combout\ : std_logic;
SIGNAL \CP|coor[8]~13_combout\ : std_logic;
SIGNAL \CP|coor[7]~2_combout\ : std_logic;
SIGNAL \CP|coor[6]~3_combout\ : std_logic;
SIGNAL \CP|coor[5]~4_combout\ : std_logic;
SIGNAL \CP|coor[4]~5_combout\ : std_logic;
SIGNAL \CP|coor[3]~6_combout\ : std_logic;
SIGNAL \CP|coor[2]~7_combout\ : std_logic;
SIGNAL \CP|coor[1]~8_combout\ : std_logic;
SIGNAL \CP|coor[0]~9_combout\ : std_logic;
SIGNAL \CP|Add34~66\ : std_logic;
SIGNAL \CP|Add34~62\ : std_logic;
SIGNAL \CP|Add34~58\ : std_logic;
SIGNAL \CP|Add34~54\ : std_logic;
SIGNAL \CP|Add34~50\ : std_logic;
SIGNAL \CP|Add34~46\ : std_logic;
SIGNAL \CP|Add34~42\ : std_logic;
SIGNAL \CP|Add34~38\ : std_logic;
SIGNAL \CP|Add34~34\ : std_logic;
SIGNAL \CP|Add34~30\ : std_logic;
SIGNAL \CP|Add34~26\ : std_logic;
SIGNAL \CP|Add34~22\ : std_logic;
SIGNAL \CP|Add34~18\ : std_logic;
SIGNAL \CP|Add34~14\ : std_logic;
SIGNAL \CP|Add34~10\ : std_logic;
SIGNAL \CP|Add34~6\ : std_logic;
SIGNAL \CP|Add34~1_sumout\ : std_logic;
SIGNAL \CP|Add34~5_sumout\ : std_logic;
SIGNAL \CP|Add34~9_sumout\ : std_logic;
SIGNAL \CP|Add34~13_sumout\ : std_logic;
SIGNAL \CP|Add34~17_sumout\ : std_logic;
SIGNAL \CP|Add34~21_sumout\ : std_logic;
SIGNAL \CP|Add34~25_sumout\ : std_logic;
SIGNAL \CP|Add34~29_sumout\ : std_logic;
SIGNAL \CP|Add34~33_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~34\ : std_logic;
SIGNAL \CP|collisionD|Add0~30\ : std_logic;
SIGNAL \CP|collisionD|Add0~26\ : std_logic;
SIGNAL \CP|collisionD|Add0~22\ : std_logic;
SIGNAL \CP|collisionD|Add0~18\ : std_logic;
SIGNAL \CP|collisionD|Add0~14\ : std_logic;
SIGNAL \CP|collisionD|Add0~10\ : std_logic;
SIGNAL \CP|collisionD|Add0~6\ : std_logic;
SIGNAL \CP|collisionD|Add0~1_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~34\ : std_logic;
SIGNAL \CP|collisionD|Add1~30\ : std_logic;
SIGNAL \CP|collisionD|Add1~26\ : std_logic;
SIGNAL \CP|collisionD|Add1~22\ : std_logic;
SIGNAL \CP|collisionD|Add1~18\ : std_logic;
SIGNAL \CP|collisionD|Add1~14\ : std_logic;
SIGNAL \CP|collisionD|Add1~10\ : std_logic;
SIGNAL \CP|collisionD|Add1~6\ : std_logic;
SIGNAL \CP|collisionD|Add1~1_sumout\ : std_logic;
SIGNAL \CP|Add34~37_sumout\ : std_logic;
SIGNAL \CP|Add34~41_sumout\ : std_logic;
SIGNAL \CP|Add34~45_sumout\ : std_logic;
SIGNAL \CP|Add34~49_sumout\ : std_logic;
SIGNAL \CP|Add34~53_sumout\ : std_logic;
SIGNAL \CP|Add34~57_sumout\ : std_logic;
SIGNAL \CP|Add34~61_sumout\ : std_logic;
SIGNAL \CP|Add34~65_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add2~30_cout\ : std_logic;
SIGNAL \CP|collisionD|Add2~26_cout\ : std_logic;
SIGNAL \CP|collisionD|Add2~22\ : std_logic;
SIGNAL \CP|collisionD|Add2~18\ : std_logic;
SIGNAL \CP|collisionD|Add2~14\ : std_logic;
SIGNAL \CP|collisionD|Add2~10\ : std_logic;
SIGNAL \CP|collisionD|Add2~6\ : std_logic;
SIGNAL \CP|collisionD|Add2~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|mimic60HzClock4LS~1_combout\ : std_logic;
SIGNAL \CP|LScounter|mimic60HzClock4LS~0_combout\ : std_logic;
SIGNAL \CP|LScounter|mimic60HzClock4LS~2_combout\ : std_logic;
SIGNAL \CP|LScounter|mimic60HzClock4LS~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_data_reg~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ps2_data_reg~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Equal0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector1~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver~9_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~30\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~18\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~22\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~26\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~14\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~10\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~6\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Add0~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Equal0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|Selector3~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver~9_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Add0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|always5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received[0]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~6\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~30\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~38\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~26\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~2\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~65_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~66\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~61_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~62\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~57_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~58\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~49_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~50\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~18\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~14\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~34\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~22\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~45_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~46\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~53_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|WideAnd0~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~54\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~41_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~42\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Add0~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|WideAnd0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|WideAnd0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|WideAnd0~combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|Selector4~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~34\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~18\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|Selector4~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~26\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~27\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~22\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~23\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~19_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~22\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~26\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~38\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~6_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[0]~10_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[0]~feeder_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~11_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~30\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|always2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|always2~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|always2~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~18\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~19\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~23_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~14\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~10\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~6_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~14\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~15\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~7_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~8_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[5]~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~10\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~11\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~6\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~7\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[7]~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[7]~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~2\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~3\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~9_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~2\ : std_logic;
SIGNAL \CP|MouseCoor|Add5~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|LessThan7~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add4~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[6]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|coor_LS[6]~0_combout\ : std_logic;
SIGNAL \CP|coor_LS[5]~1_combout\ : std_logic;
SIGNAL \CP|coor_LS[4]~2_combout\ : std_logic;
SIGNAL \CP|coor_LS[3]~3_combout\ : std_logic;
SIGNAL \CP|Add35~66\ : std_logic;
SIGNAL \CP|Add35~62\ : std_logic;
SIGNAL \CP|Add35~58\ : std_logic;
SIGNAL \CP|Add35~54\ : std_logic;
SIGNAL \CP|Add35~50\ : std_logic;
SIGNAL \CP|Add35~46\ : std_logic;
SIGNAL \CP|Add35~41_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add2~5_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|Selector4~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Ycoords[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|coor_LS[7]~feeder_combout\ : std_logic;
SIGNAL \CP|Add35~42\ : std_logic;
SIGNAL \CP|Add35~37_sumout\ : std_logic;
SIGNAL \CP|Add35~45_sumout\ : std_logic;
SIGNAL \CP|Add35~49_sumout\ : std_logic;
SIGNAL \CP|Add35~53_sumout\ : std_logic;
SIGNAL \CP|Add35~57_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add2~17_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add2~21_sumout\ : std_logic;
SIGNAL \CP|Add35~65_sumout\ : std_logic;
SIGNAL \CP|Add35~61_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan2~2_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan2~3_combout\ : std_logic;
SIGNAL \CP|collisionD|Add2~13_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan2~1_combout\ : std_logic;
SIGNAL \CP|collisionD|Add2~9_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan2~4_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan3~0_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan3~2_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan3~1_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan3~3_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan3~4_combout\ : std_logic;
SIGNAL \CP|collisionD|out~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|Selector4~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|data_received~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector6~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|Selector4~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|always1~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~30\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[3]~7_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~22\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~26\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~19_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[3]~20_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~34\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~26\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~30\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~9_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~22\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~18\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~10_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[0]~11_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~14\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~18\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~22\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~26\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~18_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|always1~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|always1~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|always1~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~12_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~13_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~14\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~15_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~18\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~16_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~17_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~6_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~34\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~30\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~8_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~10\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~14\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~6\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~10\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~10\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|Add0~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~6\ : std_logic;
SIGNAL \CP|MouseCoor|Add2~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[8]~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~6\ : std_logic;
SIGNAL \CP|MouseCoor|Add1~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Xcoords[8]~3_combout\ : std_logic;
SIGNAL \CP|coor_LS[15]~4_combout\ : std_logic;
SIGNAL \CP|coor_LS[13]~5_combout\ : std_logic;
SIGNAL \CP|Add35~38\ : std_logic;
SIGNAL \CP|Add35~34\ : std_logic;
SIGNAL \CP|Add35~30\ : std_logic;
SIGNAL \CP|Add35~26\ : std_logic;
SIGNAL \CP|Add35~22\ : std_logic;
SIGNAL \CP|Add35~18\ : std_logic;
SIGNAL \CP|Add35~14\ : std_logic;
SIGNAL \CP|Add35~10\ : std_logic;
SIGNAL \CP|Add35~6\ : std_logic;
SIGNAL \CP|Add35~1_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~5_sumout\ : std_logic;
SIGNAL \CP|Add35~5_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~9_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~13_sumout\ : std_logic;
SIGNAL \CP|Add35~13_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan0~0_combout\ : std_logic;
SIGNAL \CP|Add35~9_sumout\ : std_logic;
SIGNAL \CP|Add35~17_sumout\ : std_logic;
SIGNAL \CP|Add35~21_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~21_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~33_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~25_sumout\ : std_logic;
SIGNAL \CP|Add35~33_sumout\ : std_logic;
SIGNAL \CP|Add35~29_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add0~29_sumout\ : std_logic;
SIGNAL \CP|Add35~25_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan0~2_combout\ : std_logic;
SIGNAL \CP|collisionD|Add0~17_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan0~1_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan0~3_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan0~4_combout\ : std_logic;
SIGNAL \CP|collisionD|Add1~5_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~13_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan1~0_combout\ : std_logic;
SIGNAL \CP|collisionD|Add1~9_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~17_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~21_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~33_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~25_sumout\ : std_logic;
SIGNAL \CP|collisionD|Add1~29_sumout\ : std_logic;
SIGNAL \CP|collisionD|LessThan1~2_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan1~1_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan1~3_combout\ : std_logic;
SIGNAL \CP|collisionD|LessThan1~4_combout\ : std_logic;
SIGNAL \CP|collisionD|out~1_combout\ : std_logic;
SIGNAL \CP|collisionD|out~q\ : std_logic;
SIGNAL \CP|NP3|already_cut~1_combout\ : std_logic;
SIGNAL \CP|NP3|already_cut~q\ : std_logic;
SIGNAL \CP|NP3|colorIsNotObj~q\ : std_logic;
SIGNAL \CP|NP1|already_cut~0_combout\ : std_logic;
SIGNAL \CP|NP1|already_cut~1_combout\ : std_logic;
SIGNAL \CP|NP1|already_cut~4_combout\ : std_logic;
SIGNAL \CP|NP1|already_cut~2_combout\ : std_logic;
SIGNAL \CP|NP1|already_cut~q\ : std_logic;
SIGNAL \CP|NP1|colorIsNotObj~q\ : std_logic;
SIGNAL \CP|NP2|already_cut~0_combout\ : std_logic;
SIGNAL \CP|NP2|already_cut~q\ : std_logic;
SIGNAL \CP|NP2|colorIsNotObj~q\ : std_logic;
SIGNAL \CP|colorIsNotObj~0_combout\ : std_logic;
SIGNAL \CP|colorIsNotObj~combout\ : std_logic;
SIGNAL \CP|Add0~0_combout\ : std_logic;
SIGNAL \CP|WideOr3~combout\ : std_logic;
SIGNAL \CP|WideOr2~combout\ : std_logic;
SIGNAL \CP|WideOr1~combout\ : std_logic;
SIGNAL \CP|WideOr0~combout\ : std_logic;
SIGNAL \CP|score[0]~0_combout\ : std_logic;
SIGNAL \CP|Add1~9_sumout\ : std_logic;
SIGNAL \CP|Add1~10\ : std_logic;
SIGNAL \CP|Add1~1_sumout\ : std_logic;
SIGNAL \CP|Add1~2\ : std_logic;
SIGNAL \CP|Add1~5_sumout\ : std_logic;
SIGNAL \CP|hex0|HEX0~0_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~1_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~2_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~3_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~4_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~5_combout\ : std_logic;
SIGNAL \CP|hex0|HEX0~6_combout\ : std_logic;
SIGNAL \CP|Add1~6\ : std_logic;
SIGNAL \CP|Add1~21_sumout\ : std_logic;
SIGNAL \CP|Add1~22\ : std_logic;
SIGNAL \CP|Add1~25_sumout\ : std_logic;
SIGNAL \CP|Add1~26\ : std_logic;
SIGNAL \CP|Add1~13_sumout\ : std_logic;
SIGNAL \CP|Add1~14\ : std_logic;
SIGNAL \CP|Add1~17_sumout\ : std_logic;
SIGNAL \CP|hex1|HEX0~0_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~1_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~2_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~3_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~4_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~5_combout\ : std_logic;
SIGNAL \CP|hex1|HEX0~6_combout\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~22\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~2\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|xCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~42\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~43\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \DP|Add3~22\ : std_logic;
SIGNAL \DP|Add3~26\ : std_logic;
SIGNAL \DP|Add3~30\ : std_logic;
SIGNAL \DP|Add3~18\ : std_logic;
SIGNAL \DP|Add3~10\ : std_logic;
SIGNAL \DP|Add3~2\ : std_logic;
SIGNAL \DP|Add3~14\ : std_logic;
SIGNAL \DP|Add3~5_sumout\ : std_logic;
SIGNAL \DP|y_out[7]~18_combout\ : std_logic;
SIGNAL \DP|y_out[7]~0_combout\ : std_logic;
SIGNAL \DP|Add5~22\ : std_logic;
SIGNAL \DP|Add5~26\ : std_logic;
SIGNAL \DP|Add5~30\ : std_logic;
SIGNAL \DP|Add5~18\ : std_logic;
SIGNAL \DP|Add5~10\ : std_logic;
SIGNAL \DP|Add5~2\ : std_logic;
SIGNAL \DP|Add5~14\ : std_logic;
SIGNAL \DP|Add5~5_sumout\ : std_logic;
SIGNAL \DP|y_out[7]~1_combout\ : std_logic;
SIGNAL \DP|y_out[7]~7_combout\ : std_logic;
SIGNAL \DP|y_out[7]~4_combout\ : std_logic;
SIGNAL \DP|y_out[7]~5_combout\ : std_logic;
SIGNAL \DP|y_out[7]~19_combout\ : std_logic;
SIGNAL \DP|y_out[7]~20_combout\ : std_logic;
SIGNAL \DP|y_out[7]~6_combout\ : std_logic;
SIGNAL \DP|Add3~13_sumout\ : std_logic;
SIGNAL \DP|Add5~13_sumout\ : std_logic;
SIGNAL \DP|y_out[6]~11_combout\ : std_logic;
SIGNAL \DP|x_out[0]~4_combout\ : std_logic;
SIGNAL \DP|y_out[6]~10_combout\ : std_logic;
SIGNAL \DP|y_out[6]~12_combout\ : std_logic;
SIGNAL \DP|Add5~1_sumout\ : std_logic;
SIGNAL \DP|Add3~1_sumout\ : std_logic;
SIGNAL \DP|y_out[5]~2_combout\ : std_logic;
SIGNAL \DP|Add7~0_combout\ : std_logic;
SIGNAL \DP|y_out[5]~3_combout\ : std_logic;
SIGNAL \DP|Add3~9_sumout\ : std_logic;
SIGNAL \DP|Add5~9_sumout\ : std_logic;
SIGNAL \DP|y_out[4]~8_combout\ : std_logic;
SIGNAL \DP|Add7~1_combout\ : std_logic;
SIGNAL \DP|y_out[4]~9_combout\ : std_logic;
SIGNAL \DP|Add5~17_sumout\ : std_logic;
SIGNAL \DP|Add3~17_sumout\ : std_logic;
SIGNAL \DP|y_out[3]~16_combout\ : std_logic;
SIGNAL \DP|y_out[3]~17_combout\ : std_logic;
SIGNAL \DP|Add5~29_sumout\ : std_logic;
SIGNAL \DP|Add3~29_sumout\ : std_logic;
SIGNAL \DP|y_out[2]~25_combout\ : std_logic;
SIGNAL \DP|y_out[2]~26_combout\ : std_logic;
SIGNAL \DP|y_out[2]~15_combout\ : std_logic;
SIGNAL \DP|Add5~25_sumout\ : std_logic;
SIGNAL \DP|Add3~25_sumout\ : std_logic;
SIGNAL \DP|y_out[1]~23_combout\ : std_logic;
SIGNAL \DP|y_out[1]~24_combout\ : std_logic;
SIGNAL \DP|y_out[1]~14_combout\ : std_logic;
SIGNAL \DP|Add5~21_sumout\ : std_logic;
SIGNAL \DP|Add3~21_sumout\ : std_logic;
SIGNAL \DP|y_out[0]~21_combout\ : std_logic;
SIGNAL \DP|y_out[0]~22_combout\ : std_logic;
SIGNAL \DP|y_out[0]~13_combout\ : std_logic;
SIGNAL \DP|Add2~14\ : std_logic;
SIGNAL \DP|Add2~18\ : std_logic;
SIGNAL \DP|Add2~22\ : std_logic;
SIGNAL \DP|Add2~26\ : std_logic;
SIGNAL \DP|Add2~30\ : std_logic;
SIGNAL \DP|Add2~34\ : std_logic;
SIGNAL \DP|Add2~10\ : std_logic;
SIGNAL \DP|Add2~6\ : std_logic;
SIGNAL \DP|Add2~1_sumout\ : std_logic;
SIGNAL \DP|x_out[8]~19_combout\ : std_logic;
SIGNAL \DP|Add4~14\ : std_logic;
SIGNAL \DP|Add4~18\ : std_logic;
SIGNAL \DP|Add4~22\ : std_logic;
SIGNAL \DP|Add4~26\ : std_logic;
SIGNAL \DP|Add4~30\ : std_logic;
SIGNAL \DP|Add4~34\ : std_logic;
SIGNAL \DP|Add4~10\ : std_logic;
SIGNAL \DP|Add4~6\ : std_logic;
SIGNAL \DP|Add4~1_sumout\ : std_logic;
SIGNAL \DP|x_out[8]~1_combout\ : std_logic;
SIGNAL \DP|x_out[8]~2_combout\ : std_logic;
SIGNAL \DP|Add2~5_sumout\ : std_logic;
SIGNAL \DP|x_out[7]~20_combout\ : std_logic;
SIGNAL \DP|Add4~5_sumout\ : std_logic;
SIGNAL \DP|x_out[7]~3_combout\ : std_logic;
SIGNAL \DP|Add4~9_sumout\ : std_logic;
SIGNAL \DP|Add2~9_sumout\ : std_logic;
SIGNAL \DP|x_out[6]~21_combout\ : std_logic;
SIGNAL \DP|x_out[6]~5_combout\ : std_logic;
SIGNAL \DP|x_out[6]~22_combout\ : std_logic;
SIGNAL \DP|x_out[6]~6_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~19\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~23\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~27\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~31\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~35\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~39\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~42\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~43\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~2\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~3\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~11\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|writeEn~1_combout\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~15\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \DP|color_out[2]~5_combout\ : std_logic;
SIGNAL \DP|Add1~18\ : std_logic;
SIGNAL \DP|Add1~19\ : std_logic;
SIGNAL \DP|Add1~22\ : std_logic;
SIGNAL \DP|Add1~23\ : std_logic;
SIGNAL \DP|Add1~26\ : std_logic;
SIGNAL \DP|Add1~27\ : std_logic;
SIGNAL \DP|Add1~30\ : std_logic;
SIGNAL \DP|Add1~31\ : std_logic;
SIGNAL \DP|Add1~34\ : std_logic;
SIGNAL \DP|Add1~35\ : std_logic;
SIGNAL \DP|Add1~38\ : std_logic;
SIGNAL \DP|Add1~39\ : std_logic;
SIGNAL \DP|Add1~42\ : std_logic;
SIGNAL \DP|Add1~43\ : std_logic;
SIGNAL \DP|Add1~10\ : std_logic;
SIGNAL \DP|Add1~11\ : std_logic;
SIGNAL \DP|Add1~2\ : std_logic;
SIGNAL \DP|Add1~3\ : std_logic;
SIGNAL \DP|Add1~6\ : std_logic;
SIGNAL \DP|Add1~7\ : std_logic;
SIGNAL \DP|Add1~13_sumout\ : std_logic;
SIGNAL \DP|color_out[2]~3_combout\ : std_logic;
SIGNAL \DP|Add1~5_sumout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \DP|color_out[2]~2_combout\ : std_logic;
SIGNAL \DP|Add1~1_sumout\ : std_logic;
SIGNAL \DP|Add1~9_sumout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \DP|Add4~13_sumout\ : std_logic;
SIGNAL \DP|Add2~13_sumout\ : std_logic;
SIGNAL \DP|x_out[0]~7_combout\ : std_logic;
SIGNAL \DP|x_out[0]~8_combout\ : std_logic;
SIGNAL \DP|Add4~17_sumout\ : std_logic;
SIGNAL \DP|Add2~17_sumout\ : std_logic;
SIGNAL \DP|x_out[1]~9_combout\ : std_logic;
SIGNAL \DP|x_out[1]~10_combout\ : std_logic;
SIGNAL \DP|Add2~21_sumout\ : std_logic;
SIGNAL \DP|Add4~21_sumout\ : std_logic;
SIGNAL \DP|x_out[2]~11_combout\ : std_logic;
SIGNAL \DP|x_out[2]~12_combout\ : std_logic;
SIGNAL \DP|Add4~25_sumout\ : std_logic;
SIGNAL \DP|Add2~25_sumout\ : std_logic;
SIGNAL \DP|x_out[3]~13_combout\ : std_logic;
SIGNAL \DP|Add6~0_combout\ : std_logic;
SIGNAL \DP|x_out[3]~14_combout\ : std_logic;
SIGNAL \DP|Add2~29_sumout\ : std_logic;
SIGNAL \DP|Add4~29_sumout\ : std_logic;
SIGNAL \DP|x_out[4]~15_combout\ : std_logic;
SIGNAL \DP|Add6~1_combout\ : std_logic;
SIGNAL \DP|x_out[4]~16_combout\ : std_logic;
SIGNAL \DP|Add2~33_sumout\ : std_logic;
SIGNAL \DP|Add4~33_sumout\ : std_logic;
SIGNAL \DP|x_out[5]~17_combout\ : std_logic;
SIGNAL \DP|Add6~2_combout\ : std_logic;
SIGNAL \DP|x_out[5]~18_combout\ : std_logic;
SIGNAL \DP|Add1~17_sumout\ : std_logic;
SIGNAL \DP|Add1~21_sumout\ : std_logic;
SIGNAL \DP|Add1~25_sumout\ : std_logic;
SIGNAL \DP|Add1~29_sumout\ : std_logic;
SIGNAL \DP|Add1~33_sumout\ : std_logic;
SIGNAL \DP|Add1~37_sumout\ : std_logic;
SIGNAL \DP|Add1~41_sumout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \DP|color_out[1]~6_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \DP|color_out[2]~1_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \DP|color_out[2]~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \CP|Selector0~0_combout\ : std_logic;
SIGNAL \CP|Add3~18\ : std_logic;
SIGNAL \CP|Add3~19\ : std_logic;
SIGNAL \CP|Add3~22\ : std_logic;
SIGNAL \CP|Add3~23\ : std_logic;
SIGNAL \CP|Add3~26\ : std_logic;
SIGNAL \CP|Add3~27\ : std_logic;
SIGNAL \CP|Add3~30\ : std_logic;
SIGNAL \CP|Add3~31\ : std_logic;
SIGNAL \CP|Add3~34\ : std_logic;
SIGNAL \CP|Add3~35\ : std_logic;
SIGNAL \CP|Add3~38\ : std_logic;
SIGNAL \CP|Add3~39\ : std_logic;
SIGNAL \CP|Add3~42\ : std_logic;
SIGNAL \CP|Add3~43\ : std_logic;
SIGNAL \CP|Add3~9_sumout\ : std_logic;
SIGNAL \CP|Add9~18\ : std_logic;
SIGNAL \CP|Add9~19\ : std_logic;
SIGNAL \CP|Add9~22\ : std_logic;
SIGNAL \CP|Add9~23\ : std_logic;
SIGNAL \CP|Add9~26\ : std_logic;
SIGNAL \CP|Add9~27\ : std_logic;
SIGNAL \CP|Add9~30\ : std_logic;
SIGNAL \CP|Add9~31\ : std_logic;
SIGNAL \CP|Add9~34\ : std_logic;
SIGNAL \CP|Add9~35\ : std_logic;
SIGNAL \CP|Add9~38\ : std_logic;
SIGNAL \CP|Add9~39\ : std_logic;
SIGNAL \CP|Add9~42\ : std_logic;
SIGNAL \CP|Add9~43\ : std_logic;
SIGNAL \CP|Add9~1_sumout\ : std_logic;
SIGNAL \CP|Add9~2\ : std_logic;
SIGNAL \CP|Add9~3\ : std_logic;
SIGNAL \CP|Add9~9_sumout\ : std_logic;
SIGNAL \CP|Add9~10\ : std_logic;
SIGNAL \CP|Add9~11\ : std_logic;
SIGNAL \CP|Add9~13_sumout\ : std_logic;
SIGNAL \CP|Add9~14\ : std_logic;
SIGNAL \CP|Add9~15\ : std_logic;
SIGNAL \CP|Add9~5_sumout\ : std_logic;
SIGNAL \CP|Add9~17_sumout\ : std_logic;
SIGNAL \CP|Add9~21_sumout\ : std_logic;
SIGNAL \CP|Add9~25_sumout\ : std_logic;
SIGNAL \CP|Add9~29_sumout\ : std_logic;
SIGNAL \CP|Add9~33_sumout\ : std_logic;
SIGNAL \CP|Add9~37_sumout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \CP|Add9~41_sumout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \CP|Selector9~12_combout\ : std_logic;
SIGNAL \CP|Add30~1_sumout\ : std_logic;
SIGNAL \CP|Add30~2\ : std_logic;
SIGNAL \CP|Add30~5_sumout\ : std_logic;
SIGNAL \CP|Add30~6\ : std_logic;
SIGNAL \CP|Add30~9_sumout\ : std_logic;
SIGNAL \CP|Add30~10\ : std_logic;
SIGNAL \CP|Add30~13_sumout\ : std_logic;
SIGNAL \CP|Add28~0_combout\ : std_logic;
SIGNAL \CP|Add30~14\ : std_logic;
SIGNAL \CP|Add30~17_sumout\ : std_logic;
SIGNAL \CP|Add28~1_combout\ : std_logic;
SIGNAL \CP|Add30~18\ : std_logic;
SIGNAL \CP|Add30~21_sumout\ : std_logic;
SIGNAL \CP|Add28~2_combout\ : std_logic;
SIGNAL \CP|Add30~22\ : std_logic;
SIGNAL \CP|Add30~25_sumout\ : std_logic;
SIGNAL \CP|Add28~3_combout\ : std_logic;
SIGNAL \CP|Add30~26\ : std_logic;
SIGNAL \CP|Add30~29_sumout\ : std_logic;
SIGNAL \CP|Add28~4_combout\ : std_logic;
SIGNAL \CP|Add30~30\ : std_logic;
SIGNAL \CP|Add30~33_sumout\ : std_logic;
SIGNAL \CP|Add33~1_sumout\ : std_logic;
SIGNAL \CP|Add33~2\ : std_logic;
SIGNAL \CP|Add33~5_sumout\ : std_logic;
SIGNAL \CP|Add33~6\ : std_logic;
SIGNAL \CP|Add33~9_sumout\ : std_logic;
SIGNAL \CP|Add31~0_combout\ : std_logic;
SIGNAL \CP|Add33~10\ : std_logic;
SIGNAL \CP|Add33~13_sumout\ : std_logic;
SIGNAL \CP|Add31~1_combout\ : std_logic;
SIGNAL \CP|Add33~14\ : std_logic;
SIGNAL \CP|Add33~17_sumout\ : std_logic;
SIGNAL \CP|Add31~2_combout\ : std_logic;
SIGNAL \CP|Add31~3_combout\ : std_logic;
SIGNAL \CP|Add33~18\ : std_logic;
SIGNAL \CP|Add33~21_sumout\ : std_logic;
SIGNAL \CP|Add31~4_combout\ : std_logic;
SIGNAL \CP|Add33~22\ : std_logic;
SIGNAL \CP|Add33~25_sumout\ : std_logic;
SIGNAL \CP|Add31~5_combout\ : std_logic;
SIGNAL \CP|Add33~26\ : std_logic;
SIGNAL \CP|Add33~29_sumout\ : std_logic;
SIGNAL \CP|Add31~6_combout\ : std_logic;
SIGNAL \CP|Add33~30\ : std_logic;
SIGNAL \CP|Add33~33_sumout\ : std_logic;
SIGNAL \CP|Selector9~13_combout\ : std_logic;
SIGNAL \CP|Add3~10\ : std_logic;
SIGNAL \CP|Add3~11\ : std_logic;
SIGNAL \CP|Add3~14\ : std_logic;
SIGNAL \CP|Add3~15\ : std_logic;
SIGNAL \CP|Add3~6\ : std_logic;
SIGNAL \CP|Add3~7\ : std_logic;
SIGNAL \CP|Add3~1_sumout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \CP|Add3~5_sumout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|Add3~13_sumout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|Selector9~8_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|Selector9~7_combout\ : std_logic;
SIGNAL \CP|Selector9~9_combout\ : std_logic;
SIGNAL \CP|Add21~1_sumout\ : std_logic;
SIGNAL \CP|Add21~2\ : std_logic;
SIGNAL \CP|Add21~5_sumout\ : std_logic;
SIGNAL \CP|Add21~6\ : std_logic;
SIGNAL \CP|Add21~9_sumout\ : std_logic;
SIGNAL \CP|Add21~10\ : std_logic;
SIGNAL \CP|Add21~13_sumout\ : std_logic;
SIGNAL \CP|Add19~0_combout\ : std_logic;
SIGNAL \CP|Add21~14\ : std_logic;
SIGNAL \CP|Add21~17_sumout\ : std_logic;
SIGNAL \CP|Add19~1_combout\ : std_logic;
SIGNAL \CP|Add21~18\ : std_logic;
SIGNAL \CP|Add21~21_sumout\ : std_logic;
SIGNAL \CP|Add19~2_combout\ : std_logic;
SIGNAL \CP|Add21~22\ : std_logic;
SIGNAL \CP|Add21~25_sumout\ : std_logic;
SIGNAL \CP|Add19~3_combout\ : std_logic;
SIGNAL \CP|Add21~26\ : std_logic;
SIGNAL \CP|Add21~29_sumout\ : std_logic;
SIGNAL \CP|Add19~4_combout\ : std_logic;
SIGNAL \CP|Add21~30\ : std_logic;
SIGNAL \CP|Add21~33_sumout\ : std_logic;
SIGNAL \CP|Selector11~1_combout\ : std_logic;
SIGNAL \CP|Add5~2\ : std_logic;
SIGNAL \CP|Add5~6\ : std_logic;
SIGNAL \CP|Add5~26\ : std_logic;
SIGNAL \CP|Add5~30\ : std_logic;
SIGNAL \CP|Add5~34\ : std_logic;
SIGNAL \CP|Add5~18\ : std_logic;
SIGNAL \CP|Add5~22\ : std_logic;
SIGNAL \CP|Add5~14\ : std_logic;
SIGNAL \CP|Add5~9_sumout\ : std_logic;
SIGNAL \CP|Add5~13_sumout\ : std_logic;
SIGNAL \CP|Add5~21_sumout\ : std_logic;
SIGNAL \CP|Add5~17_sumout\ : std_logic;
SIGNAL \CP|Add5~33_sumout\ : std_logic;
SIGNAL \CP|Add5~29_sumout\ : std_logic;
SIGNAL \CP|Add5~25_sumout\ : std_logic;
SIGNAL \CP|Add5~5_sumout\ : std_logic;
SIGNAL \CP|Add5~1_sumout\ : std_logic;
SIGNAL \CP|Add6~18\ : std_logic;
SIGNAL \CP|Add6~22\ : std_logic;
SIGNAL \CP|Add6~26\ : std_logic;
SIGNAL \CP|Add6~30\ : std_logic;
SIGNAL \CP|Add6~34\ : std_logic;
SIGNAL \CP|Add6~10\ : std_logic;
SIGNAL \CP|Add6~14\ : std_logic;
SIGNAL \CP|Add6~6\ : std_logic;
SIGNAL \CP|Add6~1_sumout\ : std_logic;
SIGNAL \CP|Add6~5_sumout\ : std_logic;
SIGNAL \CP|Add6~13_sumout\ : std_logic;
SIGNAL \CP|Add6~9_sumout\ : std_logic;
SIGNAL \CP|Add6~33_sumout\ : std_logic;
SIGNAL \CP|Add6~29_sumout\ : std_logic;
SIGNAL \CP|Add6~25_sumout\ : std_logic;
SIGNAL \CP|Add6~21_sumout\ : std_logic;
SIGNAL \CP|Add6~17_sumout\ : std_logic;
SIGNAL \CP|Add4~18\ : std_logic;
SIGNAL \CP|Add4~19\ : std_logic;
SIGNAL \CP|Add4~22\ : std_logic;
SIGNAL \CP|Add4~23\ : std_logic;
SIGNAL \CP|Add4~26\ : std_logic;
SIGNAL \CP|Add4~27\ : std_logic;
SIGNAL \CP|Add4~30\ : std_logic;
SIGNAL \CP|Add4~31\ : std_logic;
SIGNAL \CP|Add4~34\ : std_logic;
SIGNAL \CP|Add4~35\ : std_logic;
SIGNAL \CP|Add4~38\ : std_logic;
SIGNAL \CP|Add4~39\ : std_logic;
SIGNAL \CP|Add4~42\ : std_logic;
SIGNAL \CP|Add4~43\ : std_logic;
SIGNAL \CP|Add4~46\ : std_logic;
SIGNAL \CP|Add4~47\ : std_logic;
SIGNAL \CP|Add4~50\ : std_logic;
SIGNAL \CP|Add4~51\ : std_logic;
SIGNAL \CP|Add4~54\ : std_logic;
SIGNAL \CP|Add4~55\ : std_logic;
SIGNAL \CP|Add4~58\ : std_logic;
SIGNAL \CP|Add4~59\ : std_logic;
SIGNAL \CP|Add4~62\ : std_logic;
SIGNAL \CP|Add4~63\ : std_logic;
SIGNAL \CP|Add4~66\ : std_logic;
SIGNAL \CP|Add4~67\ : std_logic;
SIGNAL \CP|Add4~10\ : std_logic;
SIGNAL \CP|Add4~11\ : std_logic;
SIGNAL \CP|Add4~14\ : std_logic;
SIGNAL \CP|Add4~15\ : std_logic;
SIGNAL \CP|Add4~6\ : std_logic;
SIGNAL \CP|Add4~7\ : std_logic;
SIGNAL \CP|Add4~1_sumout\ : std_logic;
SIGNAL \CP|Add4~5_sumout\ : std_logic;
SIGNAL \CP|Add4~13_sumout\ : std_logic;
SIGNAL \CP|Add4~9_sumout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ : std_logic;
SIGNAL \CP|Add4~17_sumout\ : std_logic;
SIGNAL \CP|Add4~21_sumout\ : std_logic;
SIGNAL \CP|Add4~25_sumout\ : std_logic;
SIGNAL \CP|Add4~29_sumout\ : std_logic;
SIGNAL \CP|Add4~33_sumout\ : std_logic;
SIGNAL \CP|Add4~37_sumout\ : std_logic;
SIGNAL \CP|Add4~41_sumout\ : std_logic;
SIGNAL \CP|Add4~45_sumout\ : std_logic;
SIGNAL \CP|Add4~49_sumout\ : std_logic;
SIGNAL \CP|Add4~53_sumout\ : std_logic;
SIGNAL \CP|Add4~57_sumout\ : std_logic;
SIGNAL \CP|Add4~61_sumout\ : std_logic;
SIGNAL \CP|Add4~65_sumout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|Selector9~2_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|Selector9~3_combout\ : std_logic;
SIGNAL \CP|Selector9~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \CP|Selector9~1_combout\ : std_logic;
SIGNAL \CP|Selector9~4_combout\ : std_logic;
SIGNAL \CP|Selector11~2_combout\ : std_logic;
SIGNAL \CP|Selector11~0_combout\ : std_logic;
SIGNAL \CP|Selector9~5_combout\ : std_logic;
SIGNAL \CP|Selector9~6_combout\ : std_logic;
SIGNAL \CP|Selector9~17_combout\ : std_logic;
SIGNAL \CP|WideOr15~combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \CP|Add3~17_sumout\ : std_logic;
SIGNAL \CP|Add3~21_sumout\ : std_logic;
SIGNAL \CP|Add3~25_sumout\ : std_logic;
SIGNAL \CP|Add3~29_sumout\ : std_logic;
SIGNAL \CP|Add3~33_sumout\ : std_logic;
SIGNAL \CP|Add3~37_sumout\ : std_logic;
SIGNAL \CP|Add3~41_sumout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|Selector9~11_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|Selector9~10_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \CP|Selector9~15_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \CP|Selector9~16_combout\ : std_logic;
SIGNAL \CP|Selector9~14_combout\ : std_logic;
SIGNAL \DP|color_out[2]~4_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \DP|color_out[1]~7_combout\ : std_logic;
SIGNAL \CP|Selector10~12_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|Selector10~13_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \CP|Selector10~14_combout\ : std_logic;
SIGNAL \CP|Selector10~10_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|Selector10~1_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|Selector10~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|Selector10~2_combout\ : std_logic;
SIGNAL \CP|Selector10~3_combout\ : std_logic;
SIGNAL \CP|Selector10~4_combout\ : std_logic;
SIGNAL \CP|Selector10~5_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|Selector10~7_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|Selector10~9_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|Selector10~6_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|Selector10~8_combout\ : std_logic;
SIGNAL \CP|Selector10~15_combout\ : std_logic;
SIGNAL \CP|Selector10~11_combout\ : std_logic;
SIGNAL \DP|color_out[1]~8_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~41_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~41_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \DP|color_out[0]~9_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \DP|color_out[0]~10_combout\ : std_logic;
SIGNAL \CP|Selector11~15_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|Selector11~16_combout\ : std_logic;
SIGNAL \CP|Selector11~17_combout\ : std_logic;
SIGNAL \CP|Selector11~13_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|Selector11~10_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|Selector11~12_combout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|Selector11~9_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|Selector11~11_combout\ : std_logic;
SIGNAL \CP|Selector11~18_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|Selector11~4_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|Selector11~5_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|Selector11~3_combout\ : std_logic;
SIGNAL \CP|Selector11~6_combout\ : std_logic;
SIGNAL \CP|Selector11~7_combout\ : std_logic;
SIGNAL \CP|Selector11~8_combout\ : std_logic;
SIGNAL \CP|Selector11~14_combout\ : std_logic;
SIGNAL \DP|color_out[0]~11_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \CP|rng1|out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|rng3|out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|received_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \CP|soilder_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|MouseCoor|D1|count\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|score\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode616w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|bcounter|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|NP3|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|LScounter|out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|RC|out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode606w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|coor_LS\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|CLK60|q\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode626w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|ls_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|NP1|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|NP2|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|yoda_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|robot_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|lord_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|jet_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode636w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode646w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Xcoords\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|idle_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|x_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|rng2|out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|data_received\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|BGC|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|BufferCounter|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode569w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|color_from_CP\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode586w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|coor\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode596w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Ycoords\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|data_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DP|y_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|color_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DP|Y|out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|Y_LS|out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|X_LS|out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DP|X|out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \CP|NP3|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|NP2|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|NP2|p|ALT_INV_out~q\ : std_logic;
SIGNAL \CP|RC|ALT_INV_mimic60HzClock~q\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_out~q\ : std_logic;
SIGNAL \CP|NP1|p|ALT_INV_out~q\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_ps2_command\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|bcounter|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_q\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \CP|BGC|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_mimichalfHzclock~q\ : std_logic;
SIGNAL \CP|rng1|ALT_INV_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_already_cut~q\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_already_cut~q\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_already_cut~q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|bcounter|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CP|RC|ALT_INV_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|LScounter|ALT_INV_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \CP|rng3|ALT_INV_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_count\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[0]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[6]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[7]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_DAT~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_CLK~input_o\ : std_logic;
SIGNAL \DP|Y_LS|ALT_INV_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|Y|ALT_INV_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|ALT_INV_coor\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \DP|X_LS|ALT_INV_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \DP|X|ALT_INV_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CP|ALT_INV_NPenable3~combout\ : std_logic;
SIGNAL \CP|ALT_INV_NPenable2~combout\ : std_logic;
SIGNAL \CP|ALT_INV_NPenable1~combout\ : std_logic;
SIGNAL \CP|ALT_INV_color_from_CP\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DP|ALT_INV_y_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DP|ALT_INV_color_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DP|ALT_INV_x_out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CP|ALT_INV_RCenable~combout\ : std_logic;
SIGNAL \CP|ALT_INV_mimichalfHzclock~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.displayState_944~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\ : std_logic;
SIGNAL \CP|ALT_INV_Dgameover~combout\ : std_logic;
SIGNAL \CP|ALT_INV_BCenable~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.resetState_1088~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.display_AfterReset_872~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\ : std_logic;
SIGNAL \CP|ALT_INV_LSCenable~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.gameOverState_1040~combout\ : std_logic;
SIGNAL \CP|ALT_INV_colorIsNotObj~combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.displayState~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeLS2buffer~3_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[2]~26_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[2]~25_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[1]~24_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[1]~23_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[0]~22_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[0]~21_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[6]~22_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[6]~21_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.displayState~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeBG2Buffer~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeBG2Buffer~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~17_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~16_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~15_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~14_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~12_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~17_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~16_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~15_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~20_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~19_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[7]~20_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[8]~19_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~18_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.zero~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_data_received\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \CP|rng2|ALT_INV_out\ : std_logic_vector(7 DOWNTO 1);
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~16_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~12_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~10_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~9_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~44_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_mimichalfHzclock~2_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_mimichalfHzclock~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[0]~10_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~6_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~6_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~5_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[8]~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords~0_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~12_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~11_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|ALT_INV_coor[13]~18_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[12]~17_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[11]~16_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[10]~15_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[9]~14_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[8]~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~6_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~5_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add31~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add28~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add28~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add28~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add28~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add28~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add19~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add19~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add19~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add19~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add19~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[5]~7_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~2_combout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_mimic60HzClock4LS~1_combout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_mimic60HzClock4LS~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[7]~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[5]~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords[5]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Ycoords\ : std_logic_vector(8 DOWNTO 1);
SIGNAL \CP|ALT_INV_coor[14]~12_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[15]~11_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[16]~10_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state~14_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_ps2_data_reg~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|ALT_INV_coor_LS\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|ALT_INV_coor[0]~9_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out[10]~32_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[1]~8_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[2]~7_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[3]~6_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[4]~5_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[5]~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[6]~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[7]~2_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~16_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~10_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~9_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~8_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~7_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.zero~q\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~41_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~40_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~39_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~38_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~37_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~35_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~34_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~33_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~32_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~31_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~12_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~30_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~11_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~28_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~27_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~26_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~24_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~23_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~22_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~5_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~20_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~19_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add9~3_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~18_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~4_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~16_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~15_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add9~2_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~14_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~3_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~12_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~11_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add9~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~10_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~7_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~10_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~9_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~6_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out~5_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out[3]~4_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out[3]~3_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~8_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out[3]~2_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~7_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~6_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan7~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~5_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out[3]~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_out[3]~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~37_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~36_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add5~4_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~34_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~33_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~32_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~31_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~30_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~27_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~26_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~25_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~24_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~5_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~23_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~21_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~20_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~19_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~18_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~17_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add5~3_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~15_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add5~2_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~13_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~12_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add5~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~9_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~8_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add5~0_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~7_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~6_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~5_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~4_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out[7]~3_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[16]~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_NPenable2~0_combout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_mimic60HzClock~1_combout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_mimic60HzClock~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_NPenable1~0_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_out~0_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan1~4_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_POSIN~q\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~30_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~29_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add7~4_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~27_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~26_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add7~3_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~24_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~23_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add7~2_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~21_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~20_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~18_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~17_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~16_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~15_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~13_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~12_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_POSIN~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~11_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~10_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~9_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~7_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~6_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~3_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out~2_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out[3]~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out[3]~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_0_IDLE~q\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~14_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~12_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~11_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~10_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~9_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~8_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~7_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~6_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~5_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~11_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~10_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~9_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~8_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~7_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~6_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~5_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[3]~17_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[3]~16_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[2]~15_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[1]~14_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[0]~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~14_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~12_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~11_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~10_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~9_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~8_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~7_combout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CP|ALT_INV_WideOr15~combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~6_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~5_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~14_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector9~0_combout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_mimichalfHzclock~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_already_cut~3_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_curr_state.high1~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_already_cut~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan13~2_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan13~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan13~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~1_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_already_cut~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~5_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_already_cut~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[0]~11_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[0]~10_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[0]~9_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[1]~8_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[1]~7_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[1]~6_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[5]~18_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[5]~17_combout\ : std_logic;
SIGNAL \DP|ALT_INV_Add6~2_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[4]~16_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[4]~15_combout\ : std_logic;
SIGNAL \DP|ALT_INV_Add6~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[3]~14_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[3]~13_combout\ : std_logic;
SIGNAL \DP|ALT_INV_Add6~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[2]~12_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[2]~11_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[1]~10_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[1]~9_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[0]~8_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[0]~7_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[2]~5_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[2]~4_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[2]~3_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[2]~2_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DP|ALT_INV_color_out[2]~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_color_out[2]~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[6]~12_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[6]~11_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[6]~10_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[4]~9_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[4]~8_combout\ : std_logic;
SIGNAL \DP|ALT_INV_Add7~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~7_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~6_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~5_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~4_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[5]~3_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[5]~2_combout\ : std_logic;
SIGNAL \DP|ALT_INV_Add7~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[6]~6_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[6]~5_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[0]~4_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[7]~3_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[8]~2_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[8]~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~1_combout\ : std_logic;
SIGNAL \DP|ALT_INV_y_out[7]~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_out[0]~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal4~4_combout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_out~11_combout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_out~6_combout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_out~11_combout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_out~6_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeObj2Buffer~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_out[0]~4_combout\ : std_logic;
SIGNAL \CP|ALT_INV_WideOr13~combout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[12]~11_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~9_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[8]~8_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[16]~5_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~6_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~5_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~4_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_mimichalfHzclock~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_WideOr12~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.displayState~0_combout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_out~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeBG2Buffer~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawGameOver~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawButton_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawGameOver~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.display_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal4~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal4~2_combout\ : std_logic;
SIGNAL \CP|BufferCounter|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawBG_AfterReset~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeLS2buffer~2_combout\ : std_logic;
SIGNAL \CP|RC|ALT_INV_out~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_out~q\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawGameOver~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.gameOverState~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeLS2buffer~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.writeLS2buffer~0_combout\ : std_logic;
SIGNAL \DP|ALT_INV_x_out[8]~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.gameOverState~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal7~2_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \CP|BGC|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D1|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_coor[16]~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_colorIsNotObj~0_combout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_colorIsNotObj~q\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_colorIsNotObj~q\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_colorIsNotObj~q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~6_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~5_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~4_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~3_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~2_combout\ : std_logic;
SIGNAL \CP|hex1|ALT_INV_HEX0~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_score\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|hex0|ALT_INV_HEX0~6_combout\ : std_logic;
SIGNAL \CP|hex0|ALT_INV_HEX0~5_combout\ : std_logic;
SIGNAL \CP|hex0|ALT_INV_HEX0~4_combout\ : std_logic;
SIGNAL \CP|hex0|ALT_INV_HEX0~3_combout\ : std_logic;
SIGNAL \CP|hex0|ALT_INV_HEX0~2_combout\ : std_logic;
SIGNAL \CP|hex0|ALT_INV_HEX0~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL \CP|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_WideOr3~combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~2_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~1_combout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\ : std_logic;
SIGNAL \CP|ALT_INV_currentState.drawGameOver~3_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector10~15_combout\ : std_logic;
SIGNAL \CP|ALT_INV_Selector11~18_combout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_out[3]~35_combout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_out~41_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_always2~2_combout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Xcoords[3]~20_combout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ : std_logic;
SIGNAL \CP|MouseCoor|D4|ALT_INV_curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.high2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_error_communication_timed_out~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_was_sent~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~65_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D5|ALT_INV_curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.high3~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.low3~q\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_idle_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~61_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~37_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~33_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~57_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~53_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~49_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~45_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~41_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~37_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~33_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~29_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~25_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~21_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~17_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add34~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \CP|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \CP|LScounter|ALT_INV_mimic60HzClock4LS~q\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_POSIN~q\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP3|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|NP2|ALT_INV_POSIN~q\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~65_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~61_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~57_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~53_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~49_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~45_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~41_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~37_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~33_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~29_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~25_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~21_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~17_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~13_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~9_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~5_sumout\ : std_logic;
SIGNAL \CP|collisionD|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \CP|ALT_INV_Add35~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \CP|NP1|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \DP|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \DP|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \CP|CLK60|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~9_sumout\ : std_logic;
SIGNAL \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ : std_logic;
SIGNAL \CP|NP3|p|ALT_INV_out~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK <= ww_VGA_BLANK;
VGA_SYNC <= ww_VGA_SYNC;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\DP|color_out\(2) & \DP|color_out\(1));

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & 
\VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a29\ <= \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \DP|color_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\ & 
\VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \DP|color_out\(2);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\DP|color_out\(2) & \DP|color_out\(1));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & 
\DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\DP|bgb|altsyncram_component|auto_generated|ram_block1a29\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \DP|color_out\(1);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \DP|color_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & \DP|x_out\(4) & 
\DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \DP|color_out\(0);

\DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\DP|Add1~41_sumout\ & \DP|Add1~37_sumout\ & \DP|Add1~33_sumout\ & \DP|Add1~29_sumout\ & \DP|Add1~25_sumout\ & \DP|Add1~21_sumout\ & \DP|Add1~17_sumout\ & \DP|x_out\(5) & 
\DP|x_out\(4) & \DP|x_out\(3) & \DP|x_out\(2) & \DP|x_out\(1) & \DP|x_out\(0));

\DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CP|Add21~33_sumout\ & \CP|Add21~29_sumout\ & \CP|Add21~25_sumout\ & \CP|Add21~21_sumout\ & \CP|Add21~17_sumout\ & \CP|Add21~13_sumout\ & \CP|Add21~9_sumout\ & 
\CP|Add21~5_sumout\ & \CP|Add21~1_sumout\ & \CP|RC|out\(5));

\CP|hunter_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\CP|jet_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\CP|jet_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\CP|lord_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\CP|lord_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\CP|robot_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\CP|robot_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\CP|soilder_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\CP|yoda_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\CP|yoda_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);

\CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & \CP|Add4~37_sumout\ & 
\CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & \CP|BGC|out\(12) & 
\CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & \CP|BGC|out\(12) & 
\CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\CP|go|altsyncram_component|auto_generated|ram_block1a29\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\CP|Add33~33_sumout\ & \CP|Add33~29_sumout\ & \CP|Add33~25_sumout\ & \CP|Add33~21_sumout\ & \CP|Add33~17_sumout\ & \CP|Add33~13_sumout\ & \CP|Add33~9_sumout\ & 
\CP|Add33~5_sumout\ & \CP|Add33~1_sumout\ & \CP|bcounter|out\(8) & \CP|bcounter|out\(7) & \CP|bcounter|out\(6));

\CP|bt_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\CP|bt_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & \CP|Add4~37_sumout\ & 
\CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CP|Add4~65_sumout\ & \CP|Add4~61_sumout\ & \CP|Add4~57_sumout\ & \CP|Add4~53_sumout\ & \CP|Add4~49_sumout\ & \CP|Add4~45_sumout\ & \CP|Add4~41_sumout\ & 
\CP|Add4~37_sumout\ & \CP|Add4~33_sumout\ & \CP|Add4~29_sumout\ & \CP|Add4~25_sumout\ & \CP|Add4~21_sumout\ & \CP|Add4~17_sumout\);

\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add21~33_sumout\ & \CP|Add21~29_sumout\ & \CP|Add21~25_sumout\ & \CP|Add21~21_sumout\ & \CP|Add21~17_sumout\ & \CP|Add21~13_sumout\ & \CP|Add21~9_sumout\ & 
\CP|Add21~5_sumout\ & \CP|Add21~1_sumout\ & \CP|RC|out\(5));

\CP|hunter_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\CP|hunter_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\CP|jet_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\CP|lord_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\CP|robot_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\CP|soilder_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\CP|soilder_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\CP|yoda_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & \CP|BGC|out\(12) & 
\CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CP|Add3~41_sumout\ & \CP|Add3~37_sumout\ & \CP|Add3~33_sumout\ & \CP|Add3~29_sumout\ & \CP|Add3~25_sumout\ & \CP|Add3~21_sumout\ & \CP|Add3~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & \CP|BGC|out\(12) & 
\CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\CP|Add9~41_sumout\ & \CP|Add9~37_sumout\ & \CP|Add9~33_sumout\ & \CP|Add9~29_sumout\ & \CP|Add9~25_sumout\ & \CP|Add9~21_sumout\ & \CP|Add9~17_sumout\ & \CP|BGC|out\(13) & 
\CP|BGC|out\(12) & \CP|BGC|out\(11) & \CP|BGC|out\(10) & \CP|BGC|out\(9) & \CP|BGC|out\(8));

\CP|go|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add30~33_sumout\ & \CP|Add30~29_sumout\ & \CP|Add30~25_sumout\ & \CP|Add30~21_sumout\ & \CP|Add30~17_sumout\ & \CP|Add30~13_sumout\ & \CP|Add30~9_sumout\ & 
\CP|Add30~5_sumout\ & \CP|Add30~1_sumout\ & \CP|LScounter|out\(5));

\CP|ls_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\CP|ls_reg|altsyncram_component|auto_generated|q_a\(1) <= \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\CP|ls_reg|altsyncram_component|auto_generated|q_a\(2) <= \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);

\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CP|Add33~33_sumout\ & \CP|Add33~29_sumout\ & \CP|Add33~25_sumout\ & \CP|Add33~21_sumout\ & \CP|Add33~17_sumout\ & \CP|Add33~13_sumout\ & \CP|Add33~9_sumout\ & 
\CP|Add33~5_sumout\ & \CP|Add33~1_sumout\ & \CP|bcounter|out\(8) & \CP|bcounter|out\(7) & \CP|bcounter|out\(6));

\CP|bt_reg|altsyncram_component|auto_generated|q_a\(0) <= \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\CP|NP3|ALT_INV_out\(7) <= NOT \CP|NP3|out\(7);
\CP|NP2|ALT_INV_out\(1) <= NOT \CP|NP2|out\(1);
\CP|NP2|ALT_INV_out\(0) <= NOT \CP|NP2|out\(0);
\CP|NP2|p|ALT_INV_out~q\ <= NOT \CP|NP2|p|out~q\;
\CP|RC|ALT_INV_mimic60HzClock~q\ <= NOT \CP|RC|mimic60HzClock~q\;
\CP|collisionD|ALT_INV_out~q\ <= NOT \CP|collisionD|out~q\;
\CP|NP1|p|ALT_INV_out~q\ <= NOT \CP|NP1|p|out~q\;
\CP|NP1|ALT_INV_out\(4) <= NOT \CP|NP1|out\(4);
\CP|NP1|ALT_INV_out\(5) <= NOT \CP|NP1|out\(5);
\CP|NP1|ALT_INV_out\(6) <= NOT \CP|NP1|out\(6);
\CP|NP1|ALT_INV_out\(7) <= NOT \CP|NP1|out\(7);
\CP|NP1|ALT_INV_out\(1) <= NOT \CP|NP1|out\(1);
\CP|NP1|ALT_INV_out\(0) <= NOT \CP|NP1|out\(0);
\CP|NP1|ALT_INV_out\(3) <= NOT \CP|NP1|out\(3);
\CP|NP1|ALT_INV_out\(2) <= NOT \CP|NP1|out\(2);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(13) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(13);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_ps2_command\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command\(2);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a29\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\DP|ALT_INV_Add4~33_sumout\ <= NOT \DP|Add4~33_sumout\;
\DP|ALT_INV_Add2~33_sumout\ <= NOT \DP|Add2~33_sumout\;
\DP|ALT_INV_Add4~29_sumout\ <= NOT \DP|Add4~29_sumout\;
\DP|ALT_INV_Add2~29_sumout\ <= NOT \DP|Add2~29_sumout\;
\DP|ALT_INV_Add4~25_sumout\ <= NOT \DP|Add4~25_sumout\;
\DP|ALT_INV_Add2~25_sumout\ <= NOT \DP|Add2~25_sumout\;
\DP|ALT_INV_Add4~21_sumout\ <= NOT \DP|Add4~21_sumout\;
\DP|ALT_INV_Add2~21_sumout\ <= NOT \DP|Add2~21_sumout\;
\DP|ALT_INV_Add4~17_sumout\ <= NOT \DP|Add4~17_sumout\;
\DP|ALT_INV_Add2~17_sumout\ <= NOT \DP|Add2~17_sumout\;
\DP|ALT_INV_Add4~13_sumout\ <= NOT \DP|Add4~13_sumout\;
\DP|ALT_INV_Add2~13_sumout\ <= NOT \DP|Add2~13_sumout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\DP|ALT_INV_Add5~13_sumout\ <= NOT \DP|Add5~13_sumout\;
\DP|ALT_INV_Add3~13_sumout\ <= NOT \DP|Add3~13_sumout\;
\DP|ALT_INV_Add5~9_sumout\ <= NOT \DP|Add5~9_sumout\;
\DP|ALT_INV_Add3~9_sumout\ <= NOT \DP|Add3~9_sumout\;
\DP|ALT_INV_Add3~5_sumout\ <= NOT \DP|Add3~5_sumout\;
\DP|ALT_INV_Add5~5_sumout\ <= NOT \DP|Add5~5_sumout\;
\DP|ALT_INV_Add5~1_sumout\ <= NOT \DP|Add5~1_sumout\;
\DP|ALT_INV_Add3~1_sumout\ <= NOT \DP|Add3~1_sumout\;
\DP|ALT_INV_Add4~9_sumout\ <= NOT \DP|Add4~9_sumout\;
\DP|ALT_INV_Add2~9_sumout\ <= NOT \DP|Add2~9_sumout\;
\DP|ALT_INV_Add2~5_sumout\ <= NOT \DP|Add2~5_sumout\;
\DP|ALT_INV_Add4~5_sumout\ <= NOT \DP|Add4~5_sumout\;
\DP|ALT_INV_Add2~1_sumout\ <= NOT \DP|Add2~1_sumout\;
\DP|ALT_INV_Add4~1_sumout\ <= NOT \DP|Add4~1_sumout\;
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\CP|bcounter|ALT_INV_Add2~45_sumout\ <= NOT \CP|bcounter|Add2~45_sumout\;
\CP|bcounter|ALT_INV_Add1~21_sumout\ <= NOT \CP|bcounter|Add1~21_sumout\;
\CP|bcounter|ALT_INV_Add2~41_sumout\ <= NOT \CP|bcounter|Add2~41_sumout\;
\CP|bcounter|ALT_INV_Add1~17_sumout\ <= NOT \CP|bcounter|Add1~17_sumout\;
\CP|bcounter|ALT_INV_Add2~37_sumout\ <= NOT \CP|bcounter|Add2~37_sumout\;
\CP|bcounter|ALT_INV_Add1~13_sumout\ <= NOT \CP|bcounter|Add1~13_sumout\;
\CP|bcounter|ALT_INV_Add2~33_sumout\ <= NOT \CP|bcounter|Add2~33_sumout\;
\CP|bcounter|ALT_INV_Add1~9_sumout\ <= NOT \CP|bcounter|Add1~9_sumout\;
\CP|bcounter|ALT_INV_Add2~29_sumout\ <= NOT \CP|bcounter|Add2~29_sumout\;
\CP|bcounter|ALT_INV_Add1~5_sumout\ <= NOT \CP|bcounter|Add1~5_sumout\;
\CP|bcounter|ALT_INV_Add2~25_sumout\ <= NOT \CP|bcounter|Add2~25_sumout\;
\CP|bcounter|ALT_INV_Add2~21_sumout\ <= NOT \CP|bcounter|Add2~21_sumout\;
\CP|bcounter|ALT_INV_Add2~17_sumout\ <= NOT \CP|bcounter|Add2~17_sumout\;
\CP|bcounter|ALT_INV_Add2~13_sumout\ <= NOT \CP|bcounter|Add2~13_sumout\;
\CP|bcounter|ALT_INV_Add2~9_sumout\ <= NOT \CP|bcounter|Add2~9_sumout\;
\CP|bcounter|ALT_INV_Add2~5_sumout\ <= NOT \CP|bcounter|Add2~5_sumout\;
\CP|bcounter|ALT_INV_Add2~1_sumout\ <= NOT \CP|bcounter|Add2~1_sumout\;
\CP|bcounter|ALT_INV_Add1~1_sumout\ <= NOT \CP|bcounter|Add1~1_sumout\;
\CP|BufferCounter|ALT_INV_Add1~33_sumout\ <= NOT \CP|BufferCounter|Add1~33_sumout\;
\CP|BufferCounter|ALT_INV_Add2~65_sumout\ <= NOT \CP|BufferCounter|Add2~65_sumout\;
\CP|BufferCounter|ALT_INV_Add2~61_sumout\ <= NOT \CP|BufferCounter|Add2~61_sumout\;
\CP|BufferCounter|ALT_INV_Add1~29_sumout\ <= NOT \CP|BufferCounter|Add1~29_sumout\;
\CP|BufferCounter|ALT_INV_Add1~25_sumout\ <= NOT \CP|BufferCounter|Add1~25_sumout\;
\CP|BufferCounter|ALT_INV_Add2~57_sumout\ <= NOT \CP|BufferCounter|Add2~57_sumout\;
\CP|BufferCounter|ALT_INV_Add2~53_sumout\ <= NOT \CP|BufferCounter|Add2~53_sumout\;
\CP|BufferCounter|ALT_INV_Add1~21_sumout\ <= NOT \CP|BufferCounter|Add1~21_sumout\;
\CP|BufferCounter|ALT_INV_Add2~49_sumout\ <= NOT \CP|BufferCounter|Add2~49_sumout\;
\CP|BufferCounter|ALT_INV_Add1~17_sumout\ <= NOT \CP|BufferCounter|Add1~17_sumout\;
\CP|BufferCounter|ALT_INV_Add2~45_sumout\ <= NOT \CP|BufferCounter|Add2~45_sumout\;
\CP|BufferCounter|ALT_INV_Add1~13_sumout\ <= NOT \CP|BufferCounter|Add1~13_sumout\;
\CP|BufferCounter|ALT_INV_Add2~41_sumout\ <= NOT \CP|BufferCounter|Add2~41_sumout\;
\CP|BufferCounter|ALT_INV_Add1~9_sumout\ <= NOT \CP|BufferCounter|Add1~9_sumout\;
\CP|BufferCounter|ALT_INV_Add2~37_sumout\ <= NOT \CP|BufferCounter|Add2~37_sumout\;
\CP|BufferCounter|ALT_INV_Add1~5_sumout\ <= NOT \CP|BufferCounter|Add1~5_sumout\;
\CP|BufferCounter|ALT_INV_Add2~33_sumout\ <= NOT \CP|BufferCounter|Add2~33_sumout\;
\CP|BufferCounter|ALT_INV_Add2~29_sumout\ <= NOT \CP|BufferCounter|Add2~29_sumout\;
\CP|BufferCounter|ALT_INV_Add2~25_sumout\ <= NOT \CP|BufferCounter|Add2~25_sumout\;
\CP|BufferCounter|ALT_INV_Add2~21_sumout\ <= NOT \CP|BufferCounter|Add2~21_sumout\;
\CP|BufferCounter|ALT_INV_Add2~17_sumout\ <= NOT \CP|BufferCounter|Add2~17_sumout\;
\CP|BufferCounter|ALT_INV_Add2~13_sumout\ <= NOT \CP|BufferCounter|Add2~13_sumout\;
\CP|BufferCounter|ALT_INV_Add2~9_sumout\ <= NOT \CP|BufferCounter|Add2~9_sumout\;
\CP|BufferCounter|ALT_INV_Add2~5_sumout\ <= NOT \CP|BufferCounter|Add2~5_sumout\;
\CP|BufferCounter|ALT_INV_Add2~1_sumout\ <= NOT \CP|BufferCounter|Add2~1_sumout\;
\CP|BufferCounter|ALT_INV_Add1~1_sumout\ <= NOT \CP|BufferCounter|Add1~1_sumout\;
\CP|RC|ALT_INV_Add2~37_sumout\ <= NOT \CP|RC|Add2~37_sumout\;
\CP|RC|ALT_INV_Add2~33_sumout\ <= NOT \CP|RC|Add2~33_sumout\;
\CP|RC|ALT_INV_Add2~29_sumout\ <= NOT \CP|RC|Add2~29_sumout\;
\CP|RC|ALT_INV_Add2~25_sumout\ <= NOT \CP|RC|Add2~25_sumout\;
\CP|RC|ALT_INV_Add2~21_sumout\ <= NOT \CP|RC|Add2~21_sumout\;
\CP|RC|ALT_INV_Add2~17_sumout\ <= NOT \CP|RC|Add2~17_sumout\;
\CP|RC|ALT_INV_Add1~17_sumout\ <= NOT \CP|RC|Add1~17_sumout\;
\CP|RC|ALT_INV_Add2~13_sumout\ <= NOT \CP|RC|Add2~13_sumout\;
\CP|RC|ALT_INV_Add1~13_sumout\ <= NOT \CP|RC|Add1~13_sumout\;
\CP|RC|ALT_INV_Add2~9_sumout\ <= NOT \CP|RC|Add2~9_sumout\;
\CP|RC|ALT_INV_Add1~9_sumout\ <= NOT \CP|RC|Add1~9_sumout\;
\CP|RC|ALT_INV_Add2~5_sumout\ <= NOT \CP|RC|Add2~5_sumout\;
\CP|RC|ALT_INV_Add1~5_sumout\ <= NOT \CP|RC|Add1~5_sumout\;
\CP|RC|ALT_INV_Add2~1_sumout\ <= NOT \CP|RC|Add2~1_sumout\;
\CP|RC|ALT_INV_Add1~1_sumout\ <= NOT \CP|RC|Add1~1_sumout\;
\CP|LScounter|ALT_INV_Add2~37_sumout\ <= NOT \CP|LScounter|Add2~37_sumout\;
\CP|LScounter|ALT_INV_Add2~33_sumout\ <= NOT \CP|LScounter|Add2~33_sumout\;
\CP|LScounter|ALT_INV_Add2~29_sumout\ <= NOT \CP|LScounter|Add2~29_sumout\;
\CP|LScounter|ALT_INV_Add2~25_sumout\ <= NOT \CP|LScounter|Add2~25_sumout\;
\CP|LScounter|ALT_INV_Add2~21_sumout\ <= NOT \CP|LScounter|Add2~21_sumout\;
\CP|LScounter|ALT_INV_Add2~17_sumout\ <= NOT \CP|LScounter|Add2~17_sumout\;
\CP|LScounter|ALT_INV_Add1~17_sumout\ <= NOT \CP|LScounter|Add1~17_sumout\;
\CP|LScounter|ALT_INV_Add2~13_sumout\ <= NOT \CP|LScounter|Add2~13_sumout\;
\CP|LScounter|ALT_INV_Add1~13_sumout\ <= NOT \CP|LScounter|Add1~13_sumout\;
\CP|LScounter|ALT_INV_Add2~9_sumout\ <= NOT \CP|LScounter|Add2~9_sumout\;
\CP|LScounter|ALT_INV_Add1~9_sumout\ <= NOT \CP|LScounter|Add1~9_sumout\;
\CP|LScounter|ALT_INV_Add2~5_sumout\ <= NOT \CP|LScounter|Add2~5_sumout\;
\CP|LScounter|ALT_INV_Add1~5_sumout\ <= NOT \CP|LScounter|Add1~5_sumout\;
\CP|LScounter|ALT_INV_Add2~1_sumout\ <= NOT \CP|LScounter|Add2~1_sumout\;
\CP|LScounter|ALT_INV_Add1~1_sumout\ <= NOT \CP|LScounter|Add1~1_sumout\;
\CP|CLK60|ALT_INV_q\(11) <= NOT \CP|CLK60|q\(11);
\CP|CLK60|ALT_INV_q\(7) <= NOT \CP|CLK60|q\(7);
\CP|CLK60|ALT_INV_q\(6) <= NOT \CP|CLK60|q\(6);
\CP|CLK60|ALT_INV_q\(16) <= NOT \CP|CLK60|q\(16);
\CP|CLK60|ALT_INV_q\(17) <= NOT \CP|CLK60|q\(17);
\CP|CLK60|ALT_INV_q\(3) <= NOT \CP|CLK60|q\(3);
\CP|CLK60|ALT_INV_q\(14) <= NOT \CP|CLK60|q\(14);
\CP|CLK60|ALT_INV_q\(1) <= NOT \CP|CLK60|q\(1);
\CP|BGC|ALT_INV_Add1~33_sumout\ <= NOT \CP|BGC|Add1~33_sumout\;
\CP|BGC|ALT_INV_Add2~65_sumout\ <= NOT \CP|BGC|Add2~65_sumout\;
\CP|BGC|ALT_INV_Add2~61_sumout\ <= NOT \CP|BGC|Add2~61_sumout\;
\CP|BGC|ALT_INV_Add1~29_sumout\ <= NOT \CP|BGC|Add1~29_sumout\;
\CP|BGC|ALT_INV_Add1~25_sumout\ <= NOT \CP|BGC|Add1~25_sumout\;
\CP|BGC|ALT_INV_Add2~57_sumout\ <= NOT \CP|BGC|Add2~57_sumout\;
\CP|BGC|ALT_INV_Add2~53_sumout\ <= NOT \CP|BGC|Add2~53_sumout\;
\CP|BGC|ALT_INV_Add1~21_sumout\ <= NOT \CP|BGC|Add1~21_sumout\;
\CP|BGC|ALT_INV_Add2~49_sumout\ <= NOT \CP|BGC|Add2~49_sumout\;
\CP|BGC|ALT_INV_Add1~17_sumout\ <= NOT \CP|BGC|Add1~17_sumout\;
\CP|BGC|ALT_INV_Add2~45_sumout\ <= NOT \CP|BGC|Add2~45_sumout\;
\CP|BGC|ALT_INV_Add1~13_sumout\ <= NOT \CP|BGC|Add1~13_sumout\;
\CP|BGC|ALT_INV_Add2~41_sumout\ <= NOT \CP|BGC|Add2~41_sumout\;
\CP|BGC|ALT_INV_Add1~9_sumout\ <= NOT \CP|BGC|Add1~9_sumout\;
\CP|BGC|ALT_INV_Add2~37_sumout\ <= NOT \CP|BGC|Add2~37_sumout\;
\CP|BGC|ALT_INV_Add1~5_sumout\ <= NOT \CP|BGC|Add1~5_sumout\;
\CP|BGC|ALT_INV_Add2~33_sumout\ <= NOT \CP|BGC|Add2~33_sumout\;
\CP|BGC|ALT_INV_Add2~29_sumout\ <= NOT \CP|BGC|Add2~29_sumout\;
\CP|BGC|ALT_INV_Add2~25_sumout\ <= NOT \CP|BGC|Add2~25_sumout\;
\CP|BGC|ALT_INV_Add2~21_sumout\ <= NOT \CP|BGC|Add2~21_sumout\;
\CP|BGC|ALT_INV_Add2~17_sumout\ <= NOT \CP|BGC|Add2~17_sumout\;
\CP|BGC|ALT_INV_Add2~13_sumout\ <= NOT \CP|BGC|Add2~13_sumout\;
\CP|BGC|ALT_INV_Add2~9_sumout\ <= NOT \CP|BGC|Add2~9_sumout\;
\CP|BGC|ALT_INV_Add2~5_sumout\ <= NOT \CP|BGC|Add2~5_sumout\;
\CP|BGC|ALT_INV_Add2~1_sumout\ <= NOT \CP|BGC|Add2~1_sumout\;
\CP|BGC|ALT_INV_Add1~1_sumout\ <= NOT \CP|BGC|Add1~1_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_6~21_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_5~9_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_7~21_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\CP|NP3|ALT_INV_mimichalfHzclock~q\ <= NOT \CP|NP3|mimichalfHzclock~q\;
\CP|NP2|ALT_INV_mimichalfHzclock~q\ <= NOT \CP|NP2|mimichalfHzclock~q\;
\CP|NP1|ALT_INV_mimichalfHzclock~q\ <= NOT \CP|NP1|mimichalfHzclock~q\;
\CP|rng1|ALT_INV_out\(2) <= NOT \CP|rng1|out\(2);
\CP|rng1|ALT_INV_out\(6) <= NOT \CP|rng1|out\(6);
\CP|MouseCoor|D1|ALT_INV_curr_state.high2~q\ <= NOT \CP|MouseCoor|D1|curr_state.high2~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\;
\CP|NP3|ALT_INV_already_cut~q\ <= NOT \CP|NP3|already_cut~q\;
\CP|NP2|ALT_INV_already_cut~q\ <= NOT \CP|NP2|already_cut~q\;
\CP|NP1|ALT_INV_already_cut~q\ <= NOT \CP|NP1|already_cut~q\;
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\ <= NOT \VGA|controller|controller_translator|Add1~13_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\ <= NOT \VGA|controller|controller_translator|Add1~9_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~13_sumout\ <= NOT \VGA|user_input_translator|Add1~13_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~9_sumout\ <= NOT \VGA|user_input_translator|Add1~9_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\CP|bcounter|ALT_INV_out\(8) <= NOT \CP|bcounter|out\(8);
\CP|bcounter|ALT_INV_out\(9) <= NOT \CP|bcounter|out\(9);
\CP|bcounter|ALT_INV_out\(10) <= NOT \CP|bcounter|out\(10);
\CP|bcounter|ALT_INV_out\(11) <= NOT \CP|bcounter|out\(11);
\CP|bcounter|ALT_INV_out\(7) <= NOT \CP|bcounter|out\(7);
\CP|bcounter|ALT_INV_out\(3) <= NOT \CP|bcounter|out\(3);
\CP|bcounter|ALT_INV_out\(4) <= NOT \CP|bcounter|out\(4);
\CP|bcounter|ALT_INV_out\(5) <= NOT \CP|bcounter|out\(5);
\CP|bcounter|ALT_INV_out\(6) <= NOT \CP|bcounter|out\(6);
\CP|RC|ALT_INV_out\(0) <= NOT \CP|RC|out\(0);
\CP|RC|ALT_INV_out\(1) <= NOT \CP|RC|out\(1);
\CP|RC|ALT_INV_out\(2) <= NOT \CP|RC|out\(2);
\CP|RC|ALT_INV_out\(3) <= NOT \CP|RC|out\(3);
\CP|RC|ALT_INV_out\(4) <= NOT \CP|RC|out\(4);
\CP|RC|ALT_INV_out\(5) <= NOT \CP|RC|out\(5);
\CP|RC|ALT_INV_out\(9) <= NOT \CP|RC|out\(9);
\CP|RC|ALT_INV_out\(8) <= NOT \CP|RC|out\(8);
\CP|RC|ALT_INV_out\(7) <= NOT \CP|RC|out\(7);
\CP|RC|ALT_INV_out\(6) <= NOT \CP|RC|out\(6);
\CP|LScounter|ALT_INV_out\(0) <= NOT \CP|LScounter|out\(0);
\CP|LScounter|ALT_INV_out\(1) <= NOT \CP|LScounter|out\(1);
\CP|LScounter|ALT_INV_out\(2) <= NOT \CP|LScounter|out\(2);
\CP|LScounter|ALT_INV_out\(3) <= NOT \CP|LScounter|out\(3);
\CP|LScounter|ALT_INV_out\(4) <= NOT \CP|LScounter|out\(4);
\CP|LScounter|ALT_INV_out\(5) <= NOT \CP|LScounter|out\(5);
\CP|LScounter|ALT_INV_out\(8) <= NOT \CP|LScounter|out\(8);
\CP|LScounter|ALT_INV_out\(6) <= NOT \CP|LScounter|out\(6);
\CP|LScounter|ALT_INV_out\(9) <= NOT \CP|LScounter|out\(9);
\CP|LScounter|ALT_INV_out\(7) <= NOT \CP|LScounter|out\(7);
\CP|rng3|ALT_INV_out\(4) <= NOT \CP|rng3|out\(4);
\CP|rng1|ALT_INV_out\(4) <= NOT \CP|rng1|out\(4);
\CP|MouseCoor|D1|ALT_INV_curr_state.high3~q\ <= NOT \CP|MouseCoor|D1|curr_state.high3~q\;
\CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\ <= NOT \CP|MouseCoor|D1|curr_state.low1~q\;
\CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\ <= NOT \CP|MouseCoor|D1|curr_state.low2~q\;
\CP|MouseCoor|D1|ALT_INV_curr_state.low3~q\ <= NOT \CP|MouseCoor|D1|curr_state.low3~q\;
\CP|MouseCoor|D1|ALT_INV_count\(5) <= NOT \CP|MouseCoor|D1|count\(5);
\CP|MouseCoor|D1|ALT_INV_count\(6) <= NOT \CP|MouseCoor|D1|count\(6);
\CP|MouseCoor|D1|ALT_INV_count\(7) <= NOT \CP|MouseCoor|D1|count\(7);
\CP|MouseCoor|D1|ALT_INV_count\(14) <= NOT \CP|MouseCoor|D1|count\(14);
\CP|MouseCoor|D1|ALT_INV_count\(8) <= NOT \CP|MouseCoor|D1|count\(8);
\CP|MouseCoor|D1|ALT_INV_count\(13) <= NOT \CP|MouseCoor|D1|count\(13);
\CP|MouseCoor|D1|ALT_INV_count\(15) <= NOT \CP|MouseCoor|D1|count\(15);
\CP|MouseCoor|D1|ALT_INV_count\(2) <= NOT \CP|MouseCoor|D1|count\(2);
\CP|MouseCoor|D1|ALT_INV_count\(11) <= NOT \CP|MouseCoor|D1|count\(11);
\CP|MouseCoor|D1|ALT_INV_count\(1) <= NOT \CP|MouseCoor|D1|count\(1);
\CP|MouseCoor|D1|ALT_INV_count\(3) <= NOT \CP|MouseCoor|D1|count\(3);
\CP|MouseCoor|D1|ALT_INV_count\(12) <= NOT \CP|MouseCoor|D1|count\(12);
\CP|MouseCoor|D1|ALT_INV_count\(9) <= NOT \CP|MouseCoor|D1|count\(9);
\CP|MouseCoor|D1|ALT_INV_count\(10) <= NOT \CP|MouseCoor|D1|count\(10);
\CP|MouseCoor|D1|ALT_INV_count\(16) <= NOT \CP|MouseCoor|D1|count\(16);
\CP|MouseCoor|D1|ALT_INV_count\(0) <= NOT \CP|MouseCoor|D1|count\(0);
\CP|MouseCoor|D1|ALT_INV_count\(4) <= NOT \CP|MouseCoor|D1|count\(4);
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a29\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\;
\CP|rng3|ALT_INV_out\(1) <= NOT \CP|rng3|out\(1);
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\;
\CP|rng3|ALT_INV_out\(2) <= NOT \CP|rng3|out\(2);
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_8~5_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\;
\CP|rng3|ALT_INV_out\(0) <= NOT \CP|rng3|out\(0);
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\;
\CP|rng1|ALT_INV_out\(0) <= NOT \CP|rng1|out\(0);
\CP|MouseCoor|D1|ALT_INV_curr_state.one~q\ <= NOT \CP|MouseCoor|D1|curr_state.one~q\;
\CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Ycoords[0]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Xcoords[7]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Ycoords[4]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Ycoords[4]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Ycoords[6]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Ycoords[6]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Ycoords[7]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Ycoords[7]~DUPLICATE_q\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\;
\CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\ <= NOT \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[7]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[7]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[8]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[5]~DUPLICATE_q\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_PS2_DAT~input_o\ <= NOT \PS2_DAT~input_o\;
\ALT_INV_PS2_CLK~input_o\ <= NOT \PS2_CLK~input_o\;
\DP|Y_LS|ALT_INV_out\(0) <= NOT \DP|Y_LS|out\(0);
\DP|Y|ALT_INV_out\(0) <= NOT \DP|Y|out\(0);
\CP|ALT_INV_coor\(13) <= NOT \CP|coor\(13);
\CP|ALT_INV_coor\(12) <= NOT \CP|coor\(12);
\CP|ALT_INV_coor\(11) <= NOT \CP|coor\(11);
\CP|ALT_INV_coor\(10) <= NOT \CP|coor\(10);
\CP|ALT_INV_coor\(9) <= NOT \CP|coor\(9);
\CP|ALT_INV_coor\(8) <= NOT \CP|coor\(8);
\CP|ALT_INV_coor\(14) <= NOT \CP|coor\(14);
\CP|ALT_INV_coor\(15) <= NOT \CP|coor\(15);
\CP|ALT_INV_coor\(16) <= NOT \CP|coor\(16);
\CP|ALT_INV_coor\(0) <= NOT \CP|coor\(0);
\DP|X_LS|ALT_INV_out\(5) <= NOT \DP|X_LS|out\(5);
\DP|X|ALT_INV_out\(5) <= NOT \DP|X|out\(5);
\DP|X_LS|ALT_INV_out\(4) <= NOT \DP|X_LS|out\(4);
\DP|X|ALT_INV_out\(4) <= NOT \DP|X|out\(4);
\DP|X_LS|ALT_INV_out\(3) <= NOT \DP|X_LS|out\(3);
\DP|X|ALT_INV_out\(3) <= NOT \DP|X|out\(3);
\DP|X_LS|ALT_INV_out\(2) <= NOT \DP|X_LS|out\(2);
\DP|X|ALT_INV_out\(2) <= NOT \DP|X|out\(2);
\DP|X_LS|ALT_INV_out\(1) <= NOT \DP|X_LS|out\(1);
\DP|X|ALT_INV_out\(1) <= NOT \DP|X|out\(1);
\DP|X_LS|ALT_INV_out\(0) <= NOT \DP|X_LS|out\(0);
\DP|X|ALT_INV_out\(0) <= NOT \DP|X|out\(0);
\CP|ALT_INV_coor\(1) <= NOT \CP|coor\(1);
\CP|ALT_INV_coor\(2) <= NOT \CP|coor\(2);
\CP|ALT_INV_coor\(3) <= NOT \CP|coor\(3);
\CP|ALT_INV_coor\(4) <= NOT \CP|coor\(4);
\CP|ALT_INV_coor\(5) <= NOT \CP|coor\(5);
\CP|ALT_INV_coor\(6) <= NOT \CP|coor\(6);
\CP|ALT_INV_coor\(7) <= NOT \CP|coor\(7);
\DP|X_LS|ALT_INV_out\(6) <= NOT \DP|X_LS|out\(6);
\DP|X|ALT_INV_out\(6) <= NOT \DP|X|out\(6);
\DP|X|ALT_INV_out\(7) <= NOT \DP|X|out\(7);
\DP|X_LS|ALT_INV_out\(7) <= NOT \DP|X_LS|out\(7);
\DP|X|ALT_INV_out\(8) <= NOT \DP|X|out\(8);
\DP|X_LS|ALT_INV_out\(8) <= NOT \DP|X_LS|out\(8);
\CP|ALT_INV_NPenable3~combout\ <= NOT \CP|NPenable3~combout\;
\CP|ALT_INV_NPenable2~combout\ <= NOT \CP|NPenable2~combout\;
\CP|ALT_INV_NPenable1~combout\ <= NOT \CP|NPenable1~combout\;
\CP|ALT_INV_color_from_CP\(0) <= NOT \CP|color_from_CP\(0);
\CP|ALT_INV_color_from_CP\(1) <= NOT \CP|color_from_CP\(1);
\DP|ALT_INV_y_out\(3) <= NOT \DP|y_out\(3);
\DP|ALT_INV_y_out\(2) <= NOT \DP|y_out\(2);
\DP|ALT_INV_y_out\(1) <= NOT \DP|y_out\(1);
\DP|ALT_INV_y_out\(0) <= NOT \DP|y_out\(0);
\CP|ALT_INV_color_from_CP\(2) <= NOT \CP|color_from_CP\(2);
\DP|Y_LS|ALT_INV_out\(1) <= NOT \DP|Y_LS|out\(1);
\DP|Y_LS|ALT_INV_out\(2) <= NOT \DP|Y_LS|out\(2);
\DP|Y_LS|ALT_INV_out\(3) <= NOT \DP|Y_LS|out\(3);
\DP|Y_LS|ALT_INV_out\(4) <= NOT \DP|Y_LS|out\(4);
\DP|Y_LS|ALT_INV_out\(5) <= NOT \DP|Y_LS|out\(5);
\DP|Y_LS|ALT_INV_out\(6) <= NOT \DP|Y_LS|out\(6);
\DP|Y_LS|ALT_INV_out\(7) <= NOT \DP|Y_LS|out\(7);
\DP|Y|ALT_INV_out\(1) <= NOT \DP|Y|out\(1);
\DP|Y|ALT_INV_out\(2) <= NOT \DP|Y|out\(2);
\DP|Y|ALT_INV_out\(3) <= NOT \DP|Y|out\(3);
\DP|Y|ALT_INV_out\(4) <= NOT \DP|Y|out\(4);
\DP|Y|ALT_INV_out\(5) <= NOT \DP|Y|out\(5);
\DP|Y|ALT_INV_out\(6) <= NOT \DP|Y|out\(6);
\DP|Y|ALT_INV_out\(7) <= NOT \DP|Y|out\(7);
\DP|ALT_INV_color_out\(0) <= NOT \DP|color_out\(0);
\DP|ALT_INV_color_out\(1) <= NOT \DP|color_out\(1);
\DP|ALT_INV_x_out\(5) <= NOT \DP|x_out\(5);
\DP|ALT_INV_x_out\(4) <= NOT \DP|x_out\(4);
\DP|ALT_INV_x_out\(3) <= NOT \DP|x_out\(3);
\DP|ALT_INV_x_out\(2) <= NOT \DP|x_out\(2);
\DP|ALT_INV_x_out\(1) <= NOT \DP|x_out\(1);
\DP|ALT_INV_x_out\(0) <= NOT \DP|x_out\(0);
\DP|ALT_INV_color_out\(2) <= NOT \DP|color_out\(2);
\DP|ALT_INV_y_out\(6) <= NOT \DP|y_out\(6);
\DP|ALT_INV_y_out\(4) <= NOT \DP|y_out\(4);
\DP|ALT_INV_y_out\(7) <= NOT \DP|y_out\(7);
\DP|ALT_INV_y_out\(5) <= NOT \DP|y_out\(5);
\DP|ALT_INV_x_out\(6) <= NOT \DP|x_out\(6);
\DP|ALT_INV_x_out\(7) <= NOT \DP|x_out\(7);
\DP|ALT_INV_x_out\(8) <= NOT \DP|x_out\(8);
\CP|ALT_INV_RCenable~combout\ <= NOT \CP|RCenable~combout\;
\CP|ALT_INV_mimichalfHzclock~combout\ <= NOT \CP|mimichalfHzclock~combout\;
\CP|ALT_INV_currentState.displayState_944~combout\ <= NOT \CP|currentState.displayState_944~combout\;
\CP|ALT_INV_currentState.writeBG2Buffer_992~combout\ <= NOT \CP|currentState.writeBG2Buffer_992~combout\;
\CP|ALT_INV_Dgameover~combout\ <= NOT \CP|Dgameover~combout\;
\CP|ALT_INV_BCenable~combout\ <= NOT \CP|BCenable~combout\;
\CP|ALT_INV_currentState.resetState_1088~combout\ <= NOT \CP|currentState.resetState_1088~combout\;
\CP|ALT_INV_currentState.display_AfterReset_872~combout\ <= NOT \CP|currentState.display_AfterReset_872~combout\;
\CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\ <= NOT \CP|currentState.drawBG_AfterReset_920~combout\;
\CP|ALT_INV_LSCenable~combout\ <= NOT \CP|LSCenable~combout\;
\CP|ALT_INV_currentState.gameOverState_1040~combout\ <= NOT \CP|currentState.gameOverState_1040~combout\;
\CP|ALT_INV_colorIsNotObj~combout\ <= NOT \CP|colorIsNotObj~combout\;
\CP|ALT_INV_currentState.displayState~2_combout\ <= NOT \CP|currentState.displayState~2_combout\;
\CP|ALT_INV_currentState.writeLS2buffer~3_combout\ <= NOT \CP|currentState.writeLS2buffer~3_combout\;
\DP|ALT_INV_y_out[2]~26_combout\ <= NOT \DP|y_out[2]~26_combout\;
\DP|ALT_INV_y_out[2]~25_combout\ <= NOT \DP|y_out[2]~25_combout\;
\DP|ALT_INV_y_out[1]~24_combout\ <= NOT \DP|y_out[1]~24_combout\;
\DP|ALT_INV_y_out[1]~23_combout\ <= NOT \DP|y_out[1]~23_combout\;
\DP|ALT_INV_y_out[0]~22_combout\ <= NOT \DP|y_out[0]~22_combout\;
\DP|ALT_INV_y_out[0]~21_combout\ <= NOT \DP|y_out[0]~21_combout\;
\DP|ALT_INV_x_out[6]~22_combout\ <= NOT \DP|x_out[6]~22_combout\;
\DP|ALT_INV_x_out[6]~21_combout\ <= NOT \DP|x_out[6]~21_combout\;
\CP|ALT_INV_currentState.displayState~1_combout\ <= NOT \CP|currentState.displayState~1_combout\;
\CP|ALT_INV_currentState.writeBG2Buffer~2_combout\ <= NOT \CP|currentState.writeBG2Buffer~2_combout\;
\CP|ALT_INV_currentState.writeBG2Buffer~1_combout\ <= NOT \CP|currentState.writeBG2Buffer~1_combout\;
\CP|ALT_INV_Selector11~17_combout\ <= NOT \CP|Selector11~17_combout\;
\CP|ALT_INV_Selector11~16_combout\ <= NOT \CP|Selector11~16_combout\;
\CP|ALT_INV_Selector11~15_combout\ <= NOT \CP|Selector11~15_combout\;
\CP|ALT_INV_Selector10~14_combout\ <= NOT \CP|Selector10~14_combout\;
\CP|ALT_INV_Selector10~13_combout\ <= NOT \CP|Selector10~13_combout\;
\CP|ALT_INV_Selector10~12_combout\ <= NOT \CP|Selector10~12_combout\;
\CP|ALT_INV_Selector9~17_combout\ <= NOT \CP|Selector9~17_combout\;
\CP|ALT_INV_Selector9~16_combout\ <= NOT \CP|Selector9~16_combout\;
\CP|ALT_INV_Selector9~15_combout\ <= NOT \CP|Selector9~15_combout\;
\DP|ALT_INV_y_out[7]~20_combout\ <= NOT \DP|y_out[7]~20_combout\;
\DP|ALT_INV_y_out[7]~19_combout\ <= NOT \DP|y_out[7]~19_combout\;
\VGA|ALT_INV_writeEn~1_combout\ <= NOT \VGA|writeEn~1_combout\;
\DP|ALT_INV_x_out[7]~20_combout\ <= NOT \DP|x_out[7]~20_combout\;
\DP|ALT_INV_x_out[8]~19_combout\ <= NOT \DP|x_out[8]~19_combout\;
\DP|ALT_INV_y_out[7]~18_combout\ <= NOT \DP|y_out[7]~18_combout\;
\CP|MouseCoor|D4|ALT_INV_curr_state~14_combout\ <= NOT \CP|MouseCoor|D4|curr_state~14_combout\;
\CP|MouseCoor|D4|ALT_INV_curr_state.zero~q\ <= NOT \CP|MouseCoor|D4|curr_state.zero~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state~14_combout\ <= NOT \CP|MouseCoor|D5|curr_state~14_combout\;
\CP|MouseCoor|D2|ALT_INV_curr_state~14_combout\ <= NOT \CP|MouseCoor|D2|curr_state~14_combout\;
\CP|MouseCoor|D4|ALT_INV_curr_state.high1~q\ <= NOT \CP|MouseCoor|D4|curr_state.high1~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.zero~q\ <= NOT \CP|MouseCoor|D5|curr_state.zero~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state~14_combout\ <= NOT \CP|MouseCoor|D3|curr_state~14_combout\;
\CP|MouseCoor|D2|ALT_INV_curr_state.zero~q\ <= NOT \CP|MouseCoor|D2|curr_state.zero~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(8) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(8);
\CP|MouseCoor|D5|ALT_INV_curr_state.high1~q\ <= NOT \CP|MouseCoor|D5|curr_state.high1~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.zero~q\ <= NOT \CP|MouseCoor|D3|curr_state.zero~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.high1~q\ <= NOT \CP|MouseCoor|D2|curr_state.high1~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~1_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\;
\CP|MouseCoor|D4|ALT_INV_Selector4~0_combout\ <= NOT \CP|MouseCoor|D4|Selector4~0_combout\;
\CP|MouseCoor|ALT_INV_data_received\(8) <= NOT \CP|MouseCoor|data_received\(8);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(16) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(16);
\CP|MouseCoor|D3|ALT_INV_curr_state.high1~q\ <= NOT \CP|MouseCoor|D3|curr_state.high1~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(4) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(4);
\CP|MouseCoor|D5|ALT_INV_Selector4~0_combout\ <= NOT \CP|MouseCoor|D5|Selector4~0_combout\;
\CP|MouseCoor|ALT_INV_data_received\(16) <= NOT \CP|MouseCoor|data_received\(16);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(5) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(5);
\CP|MouseCoor|D2|ALT_INV_Selector4~0_combout\ <= NOT \CP|MouseCoor|D2|Selector4~0_combout\;
\CP|MouseCoor|ALT_INV_data_received\(4) <= NOT \CP|MouseCoor|data_received\(4);
\CP|MouseCoor|Mouse|ALT_INV_Selector0~0_combout\ <= NOT \CP|MouseCoor|Mouse|Selector0~0_combout\;
\CP|MouseCoor|Mouse|ALT_INV_Selector3~0_combout\ <= NOT \CP|MouseCoor|Mouse|Selector3~0_combout\;
\CP|rng2|ALT_INV_out\(5) <= NOT \CP|rng2|out\(5);
\CP|MouseCoor|ALT_INV_Xcoords~16_combout\ <= NOT \CP|MouseCoor|Xcoords~16_combout\;
\CP|rng2|ALT_INV_out\(4) <= NOT \CP|rng2|out\(4);
\CP|MouseCoor|ALT_INV_Xcoords~14_combout\ <= NOT \CP|MouseCoor|Xcoords~14_combout\;
\CP|rng2|ALT_INV_out\(3) <= NOT \CP|rng2|out\(3);
\CP|MouseCoor|ALT_INV_Xcoords~12_combout\ <= NOT \CP|MouseCoor|Xcoords~12_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~10_combout\ <= NOT \CP|MouseCoor|Xcoords~10_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~9_combout\ <= NOT \CP|MouseCoor|Xcoords~9_combout\;
\CP|NP3|ALT_INV_out~44_combout\ <= NOT \CP|NP3|out~44_combout\;
\CP|NP3|ALT_INV_mimichalfHzclock~2_combout\ <= NOT \CP|NP3|mimichalfHzclock~2_combout\;
\CP|NP2|ALT_INV_mimichalfHzclock~1_combout\ <= NOT \CP|NP2|mimichalfHzclock~1_combout\;
\CP|MouseCoor|D3|ALT_INV_Selector4~0_combout\ <= NOT \CP|MouseCoor|D3|Selector4~0_combout\;
\CP|MouseCoor|ALT_INV_data_received\(5) <= NOT \CP|MouseCoor|data_received\(5);
\CP|MouseCoor|ALT_INV_Ycoords[0]~10_combout\ <= NOT \CP|MouseCoor|Ycoords[0]~10_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~6_combout\ <= NOT \CP|MouseCoor|LessThan7~6_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~5_combout\ <= NOT \CP|MouseCoor|LessThan7~5_combout\;
\CP|MouseCoor|ALT_INV_always1~4_combout\ <= NOT \CP|MouseCoor|always1~4_combout\;
\CP|MouseCoor|ALT_INV_always1~3_combout\ <= NOT \CP|MouseCoor|always1~3_combout\;
\CP|MouseCoor|ALT_INV_always1~2_combout\ <= NOT \CP|MouseCoor|always1~2_combout\;
\CP|MouseCoor|ALT_INV_always1~1_combout\ <= NOT \CP|MouseCoor|always1~1_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~6_combout\ <= NOT \CP|MouseCoor|Xcoords~6_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~5_combout\ <= NOT \CP|MouseCoor|Xcoords~5_combout\;
\CP|MouseCoor|ALT_INV_Xcoords[8]~2_combout\ <= NOT \CP|MouseCoor|Xcoords[8]~2_combout\;
\CP|MouseCoor|ALT_INV_always1~0_combout\ <= NOT \CP|MouseCoor|always1~0_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~1_combout\ <= NOT \CP|MouseCoor|Xcoords~1_combout\;
\CP|MouseCoor|ALT_INV_Xcoords~0_combout\ <= NOT \CP|MouseCoor|Xcoords~0_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~12_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[3]~12_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~11_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[3]~11_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~1_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\;
\CP|MouseCoor|Mouse|ALT_INV_Selector1~0_combout\ <= NOT \CP|MouseCoor|Mouse|Selector1~0_combout\;
\CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\ <= NOT \CP|MouseCoor|Mouse|Equal0~1_combout\;
\CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\ <= NOT \CP|MouseCoor|Mouse|Equal0~0_combout\;
\CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\ <= NOT \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Add0~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|Add0~0_combout\;
\CP|MouseCoor|ALT_INV_Xcoords\(5) <= NOT \CP|MouseCoor|Xcoords\(5);
\CP|ALT_INV_coor[13]~18_combout\ <= NOT \CP|coor[13]~18_combout\;
\CP|ALT_INV_coor[12]~17_combout\ <= NOT \CP|coor[12]~17_combout\;
\CP|ALT_INV_coor[11]~16_combout\ <= NOT \CP|coor[11]~16_combout\;
\CP|MouseCoor|ALT_INV_Xcoords\(2) <= NOT \CP|MouseCoor|Xcoords\(2);
\CP|ALT_INV_coor[10]~15_combout\ <= NOT \CP|coor[10]~15_combout\;
\CP|MouseCoor|ALT_INV_Xcoords\(1) <= NOT \CP|MouseCoor|Xcoords\(1);
\CP|ALT_INV_coor[9]~14_combout\ <= NOT \CP|coor[9]~14_combout\;
\CP|MouseCoor|ALT_INV_Xcoords\(0) <= NOT \CP|MouseCoor|Xcoords\(0);
\CP|ALT_INV_coor[8]~13_combout\ <= NOT \CP|coor[8]~13_combout\;
\CP|NP3|ALT_INV_out\(8) <= NOT \CP|NP3|out\(8);
\CP|NP2|ALT_INV_out\(8) <= NOT \CP|NP2|out\(8);
\CP|ALT_INV_Add31~6_combout\ <= NOT \CP|Add31~6_combout\;
\CP|ALT_INV_Add31~5_combout\ <= NOT \CP|Add31~5_combout\;
\CP|ALT_INV_Add31~4_combout\ <= NOT \CP|Add31~4_combout\;
\CP|ALT_INV_Add31~3_combout\ <= NOT \CP|Add31~3_combout\;
\CP|ALT_INV_Add31~2_combout\ <= NOT \CP|Add31~2_combout\;
\CP|ALT_INV_Add31~1_combout\ <= NOT \CP|Add31~1_combout\;
\CP|ALT_INV_Add31~0_combout\ <= NOT \CP|Add31~0_combout\;
\CP|ALT_INV_Add28~4_combout\ <= NOT \CP|Add28~4_combout\;
\CP|ALT_INV_Add28~3_combout\ <= NOT \CP|Add28~3_combout\;
\CP|ALT_INV_Add28~2_combout\ <= NOT \CP|Add28~2_combout\;
\CP|ALT_INV_Add28~1_combout\ <= NOT \CP|Add28~1_combout\;
\CP|ALT_INV_Add28~0_combout\ <= NOT \CP|Add28~0_combout\;
\CP|ALT_INV_Add19~4_combout\ <= NOT \CP|Add19~4_combout\;
\CP|ALT_INV_Add19~3_combout\ <= NOT \CP|Add19~3_combout\;
\CP|ALT_INV_Add19~2_combout\ <= NOT \CP|Add19~2_combout\;
\CP|ALT_INV_Add19~1_combout\ <= NOT \CP|Add19~1_combout\;
\CP|ALT_INV_Add19~0_combout\ <= NOT \CP|Add19~0_combout\;
\CP|MouseCoor|ALT_INV_Ycoords[5]~7_combout\ <= NOT \CP|MouseCoor|Ycoords[5]~7_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~4_combout\ <= NOT \CP|MouseCoor|LessThan7~4_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~3_combout\ <= NOT \CP|MouseCoor|LessThan7~3_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~2_combout\ <= NOT \CP|MouseCoor|LessThan7~2_combout\;
\CP|LScounter|ALT_INV_mimic60HzClock4LS~1_combout\ <= NOT \CP|LScounter|mimic60HzClock4LS~1_combout\;
\CP|LScounter|ALT_INV_mimic60HzClock4LS~0_combout\ <= NOT \CP|LScounter|mimic60HzClock4LS~0_combout\;
\CP|MouseCoor|ALT_INV_Ycoords[7]~3_combout\ <= NOT \CP|MouseCoor|Ycoords[7]~3_combout\;
\CP|MouseCoor|ALT_INV_Ycoords[5]~2_combout\ <= NOT \CP|MouseCoor|Ycoords[5]~2_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~1_combout\ <= NOT \CP|MouseCoor|LessThan7~1_combout\;
\CP|MouseCoor|ALT_INV_LessThan7~0_combout\ <= NOT \CP|MouseCoor|LessThan7~0_combout\;
\CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\ <= NOT \CP|MouseCoor|Ycoords[5]~1_combout\;
\CP|MouseCoor|ALT_INV_Ycoords[5]~0_combout\ <= NOT \CP|MouseCoor|Ycoords[5]~0_combout\;
\CP|MouseCoor|ALT_INV_always2~1_combout\ <= NOT \CP|MouseCoor|always2~1_combout\;
\CP|MouseCoor|ALT_INV_always2~0_combout\ <= NOT \CP|MouseCoor|always2~0_combout\;
\CP|MouseCoor|ALT_INV_Ycoords\(8) <= NOT \CP|MouseCoor|Ycoords\(8);
\CP|ALT_INV_coor[14]~12_combout\ <= NOT \CP|coor[14]~12_combout\;
\CP|ALT_INV_coor[15]~11_combout\ <= NOT \CP|coor[15]~11_combout\;
\CP|MouseCoor|ALT_INV_Xcoords\(7) <= NOT \CP|MouseCoor|Xcoords\(7);
\CP|ALT_INV_coor[16]~10_combout\ <= NOT \CP|coor[16]~10_combout\;
\CP|MouseCoor|D1|ALT_INV_curr_state~14_combout\ <= NOT \CP|MouseCoor|D1|curr_state~14_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector2~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\;
\CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\ <= NOT \CP|MouseCoor|Mouse|always1~0_combout\;
\CP|MouseCoor|Mouse|ALT_INV_ps2_data_reg~q\ <= NOT \CP|MouseCoor|Mouse|ps2_data_reg~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_always1~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(1) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(3) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(3);
\CP|ALT_INV_coor_LS\(0) <= NOT \CP|coor_LS\(0);
\CP|ALT_INV_coor[0]~9_combout\ <= NOT \CP|coor[0]~9_combout\;
\CP|NP1|ALT_INV_out[10]~32_combout\ <= NOT \CP|NP1|out[10]~32_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always5~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Add3~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0_combout\;
\CP|ALT_INV_coor_LS\(13) <= NOT \CP|coor_LS\(13);
\CP|ALT_INV_coor_LS\(12) <= NOT \CP|coor_LS\(12);
\CP|ALT_INV_coor_LS\(11) <= NOT \CP|coor_LS\(11);
\CP|ALT_INV_coor_LS\(10) <= NOT \CP|coor_LS\(10);
\CP|ALT_INV_coor_LS\(9) <= NOT \CP|coor_LS\(9);
\CP|ALT_INV_coor_LS\(8) <= NOT \CP|coor_LS\(8);
\CP|MouseCoor|ALT_INV_Ycoords\(1) <= NOT \CP|MouseCoor|Ycoords\(1);
\CP|MouseCoor|ALT_INV_Ycoords\(2) <= NOT \CP|MouseCoor|Ycoords\(2);
\CP|MouseCoor|ALT_INV_Ycoords\(3) <= NOT \CP|MouseCoor|Ycoords\(3);
\CP|MouseCoor|ALT_INV_Ycoords\(4) <= NOT \CP|MouseCoor|Ycoords\(4);
\CP|MouseCoor|ALT_INV_Ycoords\(5) <= NOT \CP|MouseCoor|Ycoords\(5);
\CP|MouseCoor|ALT_INV_Ycoords\(6) <= NOT \CP|MouseCoor|Ycoords\(6);
\CP|MouseCoor|ALT_INV_Ycoords\(7) <= NOT \CP|MouseCoor|Ycoords\(7);
\CP|ALT_INV_coor[1]~8_combout\ <= NOT \CP|coor[1]~8_combout\;
\CP|ALT_INV_coor[2]~7_combout\ <= NOT \CP|coor[2]~7_combout\;
\CP|ALT_INV_coor[3]~6_combout\ <= NOT \CP|coor[3]~6_combout\;
\CP|ALT_INV_coor[4]~5_combout\ <= NOT \CP|coor[4]~5_combout\;
\CP|ALT_INV_coor[5]~4_combout\ <= NOT \CP|coor[5]~4_combout\;
\CP|ALT_INV_coor[6]~3_combout\ <= NOT \CP|coor[6]~3_combout\;
\CP|ALT_INV_coor[7]~2_combout\ <= NOT \CP|coor[7]~2_combout\;
\CP|ALT_INV_coor_LS\(14) <= NOT \CP|coor_LS\(14);
\CP|ALT_INV_coor_LS\(15) <= NOT \CP|coor_LS\(15);
\CP|ALT_INV_coor_LS\(16) <= NOT \CP|coor_LS\(16);
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~16_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~10_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[6]~10_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~9_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[6]~9_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~8_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[9]~8_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~7_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout\;
\CP|MouseCoor|D1|ALT_INV_curr_state.zero~q\ <= NOT \CP|MouseCoor|D1|curr_state.zero~q\;
\CP|NP3|ALT_INV_out~41_combout\ <= NOT \CP|NP3|out~41_combout\;
\CP|NP3|ALT_INV_out~40_combout\ <= NOT \CP|NP3|out~40_combout\;
\CP|NP3|ALT_INV_out~39_combout\ <= NOT \CP|NP3|out~39_combout\;
\CP|NP3|ALT_INV_out~38_combout\ <= NOT \CP|NP3|out~38_combout\;
\CP|NP3|ALT_INV_out~37_combout\ <= NOT \CP|NP3|out~37_combout\;
\CP|NP3|ALT_INV_out~35_combout\ <= NOT \CP|NP3|out~35_combout\;
\CP|NP3|ALT_INV_out~34_combout\ <= NOT \CP|NP3|out~34_combout\;
\CP|NP3|ALT_INV_out~33_combout\ <= NOT \CP|NP3|out~33_combout\;
\CP|NP3|ALT_INV_out~32_combout\ <= NOT \CP|NP3|out~32_combout\;
\CP|NP3|ALT_INV_out~31_combout\ <= NOT \CP|NP3|out~31_combout\;
\CP|NP3|ALT_INV_always1~12_combout\ <= NOT \CP|NP3|always1~12_combout\;
\CP|NP3|ALT_INV_out~30_combout\ <= NOT \CP|NP3|out~30_combout\;
\CP|NP3|ALT_INV_always1~11_combout\ <= NOT \CP|NP3|always1~11_combout\;
\CP|NP3|ALT_INV_out~28_combout\ <= NOT \CP|NP3|out~28_combout\;
\CP|NP3|ALT_INV_out~27_combout\ <= NOT \CP|NP3|out~27_combout\;
\CP|NP3|ALT_INV_out~26_combout\ <= NOT \CP|NP3|out~26_combout\;
\CP|NP3|ALT_INV_out~24_combout\ <= NOT \CP|NP3|out~24_combout\;
\CP|NP3|ALT_INV_out~23_combout\ <= NOT \CP|NP3|out~23_combout\;
\CP|NP3|ALT_INV_out~22_combout\ <= NOT \CP|NP3|out~22_combout\;
\CP|NP3|ALT_INV_Add2~5_combout\ <= NOT \CP|NP3|Add2~5_combout\;
\CP|NP3|ALT_INV_out~20_combout\ <= NOT \CP|NP3|out~20_combout\;
\CP|NP3|ALT_INV_out~19_combout\ <= NOT \CP|NP3|out~19_combout\;
\CP|NP3|ALT_INV_Add9~3_combout\ <= NOT \CP|NP3|Add9~3_combout\;
\CP|NP3|ALT_INV_out~18_combout\ <= NOT \CP|NP3|out~18_combout\;
\CP|NP3|ALT_INV_Add2~4_combout\ <= NOT \CP|NP3|Add2~4_combout\;
\CP|NP3|ALT_INV_out~16_combout\ <= NOT \CP|NP3|out~16_combout\;
\CP|NP3|ALT_INV_out~15_combout\ <= NOT \CP|NP3|out~15_combout\;
\CP|NP3|ALT_INV_Add9~2_combout\ <= NOT \CP|NP3|Add9~2_combout\;
\CP|NP3|ALT_INV_out~14_combout\ <= NOT \CP|NP3|out~14_combout\;
\CP|NP3|ALT_INV_Add2~3_combout\ <= NOT \CP|NP3|Add2~3_combout\;
\CP|NP3|ALT_INV_out~12_combout\ <= NOT \CP|NP3|out~12_combout\;
\CP|NP3|ALT_INV_out~11_combout\ <= NOT \CP|NP3|out~11_combout\;
\CP|NP3|ALT_INV_Add9~1_combout\ <= NOT \CP|NP3|Add9~1_combout\;
\CP|NP3|ALT_INV_out~10_combout\ <= NOT \CP|NP3|out~10_combout\;
\CP|NP3|ALT_INV_Add2~2_combout\ <= NOT \CP|NP3|Add2~2_combout\;
\CP|NP3|ALT_INV_out~7_combout\ <= NOT \CP|NP3|out~7_combout\;
\CP|NP3|ALT_INV_always1~10_combout\ <= NOT \CP|NP3|always1~10_combout\;
\CP|NP3|ALT_INV_always1~9_combout\ <= NOT \CP|NP3|always1~9_combout\;
\CP|NP3|ALT_INV_out~6_combout\ <= NOT \CP|NP3|out~6_combout\;
\CP|NP3|ALT_INV_Add9~0_combout\ <= NOT \CP|NP3|Add9~0_combout\;
\CP|NP3|ALT_INV_out~5_combout\ <= NOT \CP|NP3|out~5_combout\;
\CP|NP3|ALT_INV_out[3]~4_combout\ <= NOT \CP|NP3|out[3]~4_combout\;
\CP|NP3|ALT_INV_out[3]~3_combout\ <= NOT \CP|NP3|out[3]~3_combout\;
\CP|NP3|ALT_INV_always1~8_combout\ <= NOT \CP|NP3|always1~8_combout\;
\CP|NP3|ALT_INV_out[3]~2_combout\ <= NOT \CP|NP3|out[3]~2_combout\;
\CP|NP3|ALT_INV_always1~7_combout\ <= NOT \CP|NP3|always1~7_combout\;
\CP|NP3|ALT_INV_always1~6_combout\ <= NOT \CP|NP3|always1~6_combout\;
\CP|NP3|ALT_INV_LessThan7~1_combout\ <= NOT \CP|NP3|LessThan7~1_combout\;
\CP|NP3|ALT_INV_LessThan7~0_combout\ <= NOT \CP|NP3|LessThan7~0_combout\;
\CP|NP3|ALT_INV_always1~5_combout\ <= NOT \CP|NP3|always1~5_combout\;
\CP|NP3|ALT_INV_always1~4_combout\ <= NOT \CP|NP3|always1~4_combout\;
\CP|NP3|ALT_INV_Add2~1_combout\ <= NOT \CP|NP3|Add2~1_combout\;
\CP|NP3|ALT_INV_Add2~0_combout\ <= NOT \CP|NP3|Add2~0_combout\;
\CP|NP3|ALT_INV_out[3]~1_combout\ <= NOT \CP|NP3|out[3]~1_combout\;
\CP|NP3|ALT_INV_always1~3_combout\ <= NOT \CP|NP3|always1~3_combout\;
\CP|NP3|ALT_INV_out[3]~0_combout\ <= NOT \CP|NP3|out[3]~0_combout\;
\CP|NP3|ALT_INV_always1~2_combout\ <= NOT \CP|NP3|always1~2_combout\;
\CP|NP3|ALT_INV_LessThan3~0_combout\ <= NOT \CP|NP3|LessThan3~0_combout\;
\CP|NP3|ALT_INV_always1~1_combout\ <= NOT \CP|NP3|always1~1_combout\;
\CP|NP2|ALT_INV_out~37_combout\ <= NOT \CP|NP2|out~37_combout\;
\CP|NP2|ALT_INV_out~36_combout\ <= NOT \CP|NP2|out~36_combout\;
\CP|NP2|ALT_INV_Add5~4_combout\ <= NOT \CP|NP2|Add5~4_combout\;
\CP|NP2|ALT_INV_out~34_combout\ <= NOT \CP|NP2|out~34_combout\;
\CP|NP2|ALT_INV_out~33_combout\ <= NOT \CP|NP2|out~33_combout\;
\CP|NP2|ALT_INV_out~32_combout\ <= NOT \CP|NP2|out~32_combout\;
\CP|NP2|ALT_INV_out~31_combout\ <= NOT \CP|NP2|out~31_combout\;
\CP|NP2|ALT_INV_out[7]~30_combout\ <= NOT \CP|NP2|out[7]~30_combout\;
\CP|NP2|ALT_INV_out~27_combout\ <= NOT \CP|NP2|out~27_combout\;
\CP|NP2|ALT_INV_out~26_combout\ <= NOT \CP|NP2|out~26_combout\;
\CP|NP2|ALT_INV_out~25_combout\ <= NOT \CP|NP2|out~25_combout\;
\CP|NP2|ALT_INV_out~24_combout\ <= NOT \CP|NP2|out~24_combout\;
\CP|NP2|ALT_INV_LessThan9~2_combout\ <= NOT \CP|NP2|LessThan9~2_combout\;
\CP|NP2|ALT_INV_LessThan9~1_combout\ <= NOT \CP|NP2|LessThan9~1_combout\;
\CP|NP2|ALT_INV_always1~5_combout\ <= NOT \CP|NP2|always1~5_combout\;
\CP|NP2|ALT_INV_always1~4_combout\ <= NOT \CP|NP2|always1~4_combout\;
\CP|NP2|ALT_INV_always1~3_combout\ <= NOT \CP|NP2|always1~3_combout\;
\CP|NP2|ALT_INV_out~23_combout\ <= NOT \CP|NP2|out~23_combout\;
\CP|NP2|ALT_INV_out~21_combout\ <= NOT \CP|NP2|out~21_combout\;
\CP|NP2|ALT_INV_out~20_combout\ <= NOT \CP|NP2|out~20_combout\;
\CP|NP2|ALT_INV_out~19_combout\ <= NOT \CP|NP2|out~19_combout\;
\CP|NP2|ALT_INV_out~18_combout\ <= NOT \CP|NP2|out~18_combout\;
\CP|NP2|ALT_INV_Add0~2_combout\ <= NOT \CP|NP2|Add0~2_combout\;
\CP|NP2|ALT_INV_out~17_combout\ <= NOT \CP|NP2|out~17_combout\;
\CP|NP2|ALT_INV_Add5~3_combout\ <= NOT \CP|NP2|Add5~3_combout\;
\CP|NP2|ALT_INV_out~15_combout\ <= NOT \CP|NP2|out~15_combout\;
\CP|NP2|ALT_INV_Add5~2_combout\ <= NOT \CP|NP2|Add5~2_combout\;
\CP|NP2|ALT_INV_out~13_combout\ <= NOT \CP|NP2|out~13_combout\;
\CP|NP2|ALT_INV_Add0~1_combout\ <= NOT \CP|NP2|Add0~1_combout\;
\CP|NP2|ALT_INV_out~12_combout\ <= NOT \CP|NP2|out~12_combout\;
\CP|NP2|ALT_INV_Add5~1_combout\ <= NOT \CP|NP2|Add5~1_combout\;
\CP|NP2|ALT_INV_out~9_combout\ <= NOT \CP|NP2|out~9_combout\;
\CP|NP2|ALT_INV_Add0~0_combout\ <= NOT \CP|NP2|Add0~0_combout\;
\CP|NP2|ALT_INV_out~8_combout\ <= NOT \CP|NP2|out~8_combout\;
\CP|NP2|ALT_INV_Add5~0_combout\ <= NOT \CP|NP2|Add5~0_combout\;
\CP|NP2|ALT_INV_out[7]~7_combout\ <= NOT \CP|NP2|out[7]~7_combout\;
\CP|NP2|ALT_INV_out[7]~6_combout\ <= NOT \CP|NP2|out[7]~6_combout\;
\CP|NP2|ALT_INV_out[7]~5_combout\ <= NOT \CP|NP2|out[7]~5_combout\;
\CP|NP2|ALT_INV_out[7]~4_combout\ <= NOT \CP|NP2|out[7]~4_combout\;
\CP|NP2|ALT_INV_always1~2_combout\ <= NOT \CP|NP2|always1~2_combout\;
\CP|NP2|ALT_INV_out[7]~3_combout\ <= NOT \CP|NP2|out[7]~3_combout\;
\CP|NP2|ALT_INV_always1~1_combout\ <= NOT \CP|NP2|always1~1_combout\;
\CP|NP2|ALT_INV_out~2_combout\ <= NOT \CP|NP2|out~2_combout\;
\CP|ALT_INV_Equal0~0_combout\ <= NOT \CP|Equal0~0_combout\;
\CP|ALT_INV_coor[16]~1_combout\ <= NOT \CP|coor[16]~1_combout\;
\CP|ALT_INV_NPenable2~0_combout\ <= NOT \CP|NPenable2~0_combout\;
\CP|RC|ALT_INV_mimic60HzClock~1_combout\ <= NOT \CP|RC|mimic60HzClock~1_combout\;
\CP|RC|ALT_INV_mimic60HzClock~0_combout\ <= NOT \CP|RC|mimic60HzClock~0_combout\;
\CP|ALT_INV_NPenable1~0_combout\ <= NOT \CP|NPenable1~0_combout\;
\CP|collisionD|ALT_INV_out~0_combout\ <= NOT \CP|collisionD|out~0_combout\;
\CP|collisionD|ALT_INV_LessThan3~4_combout\ <= NOT \CP|collisionD|LessThan3~4_combout\;
\CP|collisionD|ALT_INV_LessThan3~3_combout\ <= NOT \CP|collisionD|LessThan3~3_combout\;
\CP|collisionD|ALT_INV_LessThan3~2_combout\ <= NOT \CP|collisionD|LessThan3~2_combout\;
\CP|collisionD|ALT_INV_LessThan3~1_combout\ <= NOT \CP|collisionD|LessThan3~1_combout\;
\CP|collisionD|ALT_INV_LessThan3~0_combout\ <= NOT \CP|collisionD|LessThan3~0_combout\;
\CP|collisionD|ALT_INV_LessThan2~4_combout\ <= NOT \CP|collisionD|LessThan2~4_combout\;
\CP|collisionD|ALT_INV_LessThan2~3_combout\ <= NOT \CP|collisionD|LessThan2~3_combout\;
\CP|collisionD|ALT_INV_LessThan2~2_combout\ <= NOT \CP|collisionD|LessThan2~2_combout\;
\CP|collisionD|ALT_INV_LessThan2~1_combout\ <= NOT \CP|collisionD|LessThan2~1_combout\;
\CP|collisionD|ALT_INV_LessThan2~0_combout\ <= NOT \CP|collisionD|LessThan2~0_combout\;
\CP|collisionD|ALT_INV_LessThan0~4_combout\ <= NOT \CP|collisionD|LessThan0~4_combout\;
\CP|collisionD|ALT_INV_LessThan0~3_combout\ <= NOT \CP|collisionD|LessThan0~3_combout\;
\CP|collisionD|ALT_INV_LessThan0~2_combout\ <= NOT \CP|collisionD|LessThan0~2_combout\;
\CP|collisionD|ALT_INV_LessThan0~1_combout\ <= NOT \CP|collisionD|LessThan0~1_combout\;
\CP|collisionD|ALT_INV_LessThan0~0_combout\ <= NOT \CP|collisionD|LessThan0~0_combout\;
\CP|collisionD|ALT_INV_LessThan1~4_combout\ <= NOT \CP|collisionD|LessThan1~4_combout\;
\CP|collisionD|ALT_INV_LessThan1~3_combout\ <= NOT \CP|collisionD|LessThan1~3_combout\;
\CP|collisionD|ALT_INV_LessThan1~2_combout\ <= NOT \CP|collisionD|LessThan1~2_combout\;
\CP|collisionD|ALT_INV_LessThan1~1_combout\ <= NOT \CP|collisionD|LessThan1~1_combout\;
\CP|collisionD|ALT_INV_LessThan1~0_combout\ <= NOT \CP|collisionD|LessThan1~0_combout\;
\CP|NP1|ALT_INV_POSIN~q\ <= NOT \CP|NP1|POSIN~q\;
\CP|NP1|ALT_INV_out~30_combout\ <= NOT \CP|NP1|out~30_combout\;
\CP|NP1|ALT_INV_Add1~3_combout\ <= NOT \CP|NP1|Add1~3_combout\;
\CP|NP1|ALT_INV_out~29_combout\ <= NOT \CP|NP1|out~29_combout\;
\CP|NP1|ALT_INV_Add7~4_combout\ <= NOT \CP|NP1|Add7~4_combout\;
\CP|NP1|ALT_INV_out~27_combout\ <= NOT \CP|NP1|out~27_combout\;
\CP|NP1|ALT_INV_Add1~2_combout\ <= NOT \CP|NP1|Add1~2_combout\;
\CP|NP1|ALT_INV_out~26_combout\ <= NOT \CP|NP1|out~26_combout\;
\CP|NP1|ALT_INV_Add7~3_combout\ <= NOT \CP|NP1|Add7~3_combout\;
\CP|NP1|ALT_INV_out~24_combout\ <= NOT \CP|NP1|out~24_combout\;
\CP|NP1|ALT_INV_Add1~1_combout\ <= NOT \CP|NP1|Add1~1_combout\;
\CP|NP1|ALT_INV_out~23_combout\ <= NOT \CP|NP1|out~23_combout\;
\CP|NP1|ALT_INV_Add7~2_combout\ <= NOT \CP|NP1|Add7~2_combout\;
\CP|NP1|ALT_INV_out~21_combout\ <= NOT \CP|NP1|out~21_combout\;
\CP|NP1|ALT_INV_Add1~0_combout\ <= NOT \CP|NP1|Add1~0_combout\;
\CP|NP1|ALT_INV_out~20_combout\ <= NOT \CP|NP1|out~20_combout\;
\CP|NP1|ALT_INV_Add7~1_combout\ <= NOT \CP|NP1|Add7~1_combout\;
\CP|NP1|ALT_INV_out~18_combout\ <= NOT \CP|NP1|out~18_combout\;
\CP|NP1|ALT_INV_out~17_combout\ <= NOT \CP|NP1|out~17_combout\;
\CP|NP1|ALT_INV_out~16_combout\ <= NOT \CP|NP1|out~16_combout\;
\CP|NP1|ALT_INV_out~15_combout\ <= NOT \CP|NP1|out~15_combout\;
\CP|NP1|ALT_INV_out~13_combout\ <= NOT \CP|NP1|out~13_combout\;
\CP|NP1|ALT_INV_out~12_combout\ <= NOT \CP|NP1|out~12_combout\;
\CP|NP1|ALT_INV_POSIN~0_combout\ <= NOT \CP|NP1|POSIN~0_combout\;
\CP|NP1|ALT_INV_out~11_combout\ <= NOT \CP|NP1|out~11_combout\;
\CP|NP1|ALT_INV_out~10_combout\ <= NOT \CP|NP1|out~10_combout\;
\CP|NP1|ALT_INV_out~9_combout\ <= NOT \CP|NP1|out~9_combout\;
\CP|NP1|ALT_INV_out~7_combout\ <= NOT \CP|NP1|out~7_combout\;
\CP|NP1|ALT_INV_out~6_combout\ <= NOT \CP|NP1|out~6_combout\;
\CP|NP1|ALT_INV_Add7~0_combout\ <= NOT \CP|NP1|Add7~0_combout\;
\CP|NP1|ALT_INV_out~3_combout\ <= NOT \CP|NP1|out~3_combout\;
\CP|NP1|ALT_INV_out~2_combout\ <= NOT \CP|NP1|out~2_combout\;
\CP|NP1|ALT_INV_out[3]~1_combout\ <= NOT \CP|NP1|out[3]~1_combout\;
\CP|NP1|ALT_INV_out[3]~0_combout\ <= NOT \CP|NP1|out[3]~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~4_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~3_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~2_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~1_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~2_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~1_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always1~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(3) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(3);
\CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\ <= NOT \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~2_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~1_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~0_combout\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_0_IDLE~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\;
\CP|ALT_INV_Selector11~14_combout\ <= NOT \CP|Selector11~14_combout\;
\CP|ALT_INV_Selector11~13_combout\ <= NOT \CP|Selector11~13_combout\;
\CP|ALT_INV_Selector11~12_combout\ <= NOT \CP|Selector11~12_combout\;
\CP|ALT_INV_Selector11~11_combout\ <= NOT \CP|Selector11~11_combout\;
\CP|ALT_INV_Selector11~10_combout\ <= NOT \CP|Selector11~10_combout\;
\CP|ALT_INV_Selector11~9_combout\ <= NOT \CP|Selector11~9_combout\;
\CP|ALT_INV_Selector11~8_combout\ <= NOT \CP|Selector11~8_combout\;
\CP|ALT_INV_Selector11~7_combout\ <= NOT \CP|Selector11~7_combout\;
\CP|ALT_INV_Selector11~6_combout\ <= NOT \CP|Selector11~6_combout\;
\CP|ALT_INV_Selector11~5_combout\ <= NOT \CP|Selector11~5_combout\;
\CP|ALT_INV_Selector11~4_combout\ <= NOT \CP|Selector11~4_combout\;
\CP|ALT_INV_Selector11~3_combout\ <= NOT \CP|Selector11~3_combout\;
\CP|ALT_INV_Selector10~11_combout\ <= NOT \CP|Selector10~11_combout\;
\CP|ALT_INV_Selector10~10_combout\ <= NOT \CP|Selector10~10_combout\;
\CP|ALT_INV_Selector10~9_combout\ <= NOT \CP|Selector10~9_combout\;
\CP|ALT_INV_Selector10~8_combout\ <= NOT \CP|Selector10~8_combout\;
\CP|ALT_INV_Selector10~7_combout\ <= NOT \CP|Selector10~7_combout\;
\CP|ALT_INV_Selector10~6_combout\ <= NOT \CP|Selector10~6_combout\;
\CP|ALT_INV_Selector10~5_combout\ <= NOT \CP|Selector10~5_combout\;
\CP|ALT_INV_Selector10~4_combout\ <= NOT \CP|Selector10~4_combout\;
\CP|ALT_INV_Selector10~3_combout\ <= NOT \CP|Selector10~3_combout\;
\CP|ALT_INV_Selector10~2_combout\ <= NOT \CP|Selector10~2_combout\;
\CP|ALT_INV_Selector10~1_combout\ <= NOT \CP|Selector10~1_combout\;
\CP|ALT_INV_Selector10~0_combout\ <= NOT \CP|Selector10~0_combout\;
\DP|ALT_INV_y_out[3]~17_combout\ <= NOT \DP|y_out[3]~17_combout\;
\DP|ALT_INV_y_out[3]~16_combout\ <= NOT \DP|y_out[3]~16_combout\;
\DP|ALT_INV_y_out[2]~15_combout\ <= NOT \DP|y_out[2]~15_combout\;
\DP|ALT_INV_y_out[1]~14_combout\ <= NOT \DP|y_out[1]~14_combout\;
\DP|ALT_INV_y_out[0]~13_combout\ <= NOT \DP|y_out[0]~13_combout\;
\CP|ALT_INV_Selector0~0_combout\ <= NOT \CP|Selector0~0_combout\;
\CP|ALT_INV_Selector9~14_combout\ <= NOT \CP|Selector9~14_combout\;
\CP|ALT_INV_Selector9~13_combout\ <= NOT \CP|Selector9~13_combout\;
\CP|ALT_INV_Selector9~12_combout\ <= NOT \CP|Selector9~12_combout\;
\CP|ALT_INV_Selector9~11_combout\ <= NOT \CP|Selector9~11_combout\;
\CP|ALT_INV_Selector9~10_combout\ <= NOT \CP|Selector9~10_combout\;
\CP|ALT_INV_Selector9~9_combout\ <= NOT \CP|Selector9~9_combout\;
\CP|ALT_INV_Selector9~8_combout\ <= NOT \CP|Selector9~8_combout\;
\CP|ALT_INV_Selector9~7_combout\ <= NOT \CP|Selector9~7_combout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1);
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0);
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2);
\CP|ALT_INV_WideOr15~combout\ <= NOT \CP|WideOr15~combout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3);
\CP|ALT_INV_Selector9~6_combout\ <= NOT \CP|Selector9~6_combout\;
\CP|ALT_INV_Selector11~2_combout\ <= NOT \CP|Selector11~2_combout\;
\CP|ALT_INV_Selector11~1_combout\ <= NOT \CP|Selector11~1_combout\;
\CP|ALT_INV_Selector9~5_combout\ <= NOT \CP|Selector9~5_combout\;
\CP|ALT_INV_Selector11~0_combout\ <= NOT \CP|Selector11~0_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~14_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\;
\CP|ALT_INV_Selector9~4_combout\ <= NOT \CP|Selector9~4_combout\;
\CP|ALT_INV_Selector9~3_combout\ <= NOT \CP|Selector9~3_combout\;
\CP|ALT_INV_Selector9~2_combout\ <= NOT \CP|Selector9~2_combout\;
\CP|ALT_INV_Selector9~1_combout\ <= NOT \CP|Selector9~1_combout\;
\CP|ALT_INV_Selector9~0_combout\ <= NOT \CP|Selector9~0_combout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3);
\CP|ALT_INV_coor_LS\(1) <= NOT \CP|coor_LS\(1);
\CP|ALT_INV_coor_LS\(2) <= NOT \CP|coor_LS\(2);
\CP|ALT_INV_coor_LS\(3) <= NOT \CP|coor_LS\(3);
\CP|ALT_INV_coor_LS\(4) <= NOT \CP|coor_LS\(4);
\CP|ALT_INV_coor_LS\(5) <= NOT \CP|coor_LS\(5);
\CP|ALT_INV_coor_LS\(6) <= NOT \CP|coor_LS\(6);
\CP|ALT_INV_coor_LS\(7) <= NOT \CP|coor_LS\(7);
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\CP|CLK60|ALT_INV_Equal0~4_combout\ <= NOT \CP|CLK60|Equal0~4_combout\;
\CP|NP2|ALT_INV_always1~0_combout\ <= NOT \CP|NP2|always1~0_combout\;
\CP|NP1|ALT_INV_mimichalfHzclock~1_combout\ <= NOT \CP|NP1|mimichalfHzclock~1_combout\;
\CP|NP1|ALT_INV_LessThan10~3_combout\ <= NOT \CP|NP1|LessThan10~3_combout\;
\CP|NP1|ALT_INV_already_cut~3_combout\ <= NOT \CP|NP1|already_cut~3_combout\;
\CP|MouseCoor|D1|ALT_INV_curr_state.high1~q\ <= NOT \CP|MouseCoor|D1|curr_state.high1~q\;
\CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\ <= NOT \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\;
\CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\ <= NOT \CP|MouseCoor|Mouse|last_ps2_clk~q\;
\CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\ <= NOT \CP|MouseCoor|Mouse|ps2_clk_reg~q\;
\CP|NP3|ALT_INV_already_cut~0_combout\ <= NOT \CP|NP3|already_cut~0_combout\;
\CP|NP3|ALT_INV_LessThan13~2_combout\ <= NOT \CP|NP3|LessThan13~2_combout\;
\CP|NP3|ALT_INV_LessThan13~1_combout\ <= NOT \CP|NP3|LessThan13~1_combout\;
\CP|NP3|ALT_INV_LessThan13~0_combout\ <= NOT \CP|NP3|LessThan13~0_combout\;
\CP|NP3|ALT_INV_mimichalfHzclock~0_combout\ <= NOT \CP|NP3|mimichalfHzclock~0_combout\;
\CP|NP3|ALT_INV_LessThan0~1_combout\ <= NOT \CP|NP3|LessThan0~1_combout\;
\CP|NP3|ALT_INV_LessThan0~0_combout\ <= NOT \CP|NP3|LessThan0~0_combout\;
\CP|NP3|ALT_INV_always1~0_combout\ <= NOT \CP|NP3|always1~0_combout\;
\CP|NP2|ALT_INV_out~1_combout\ <= NOT \CP|NP2|out~1_combout\;
\CP|NP2|ALT_INV_LessThan9~0_combout\ <= NOT \CP|NP2|LessThan9~0_combout\;
\CP|NP2|ALT_INV_out\(3) <= NOT \CP|NP2|out\(3);
\CP|NP2|ALT_INV_out\(2) <= NOT \CP|NP2|out\(2);
\CP|NP2|ALT_INV_LessThan0~0_combout\ <= NOT \CP|NP2|LessThan0~0_combout\;
\CP|NP2|ALT_INV_out~0_combout\ <= NOT \CP|NP2|out~0_combout\;
\CP|NP2|ALT_INV_out\(5) <= NOT \CP|NP2|out\(5);
\CP|NP2|ALT_INV_out\(4) <= NOT \CP|NP2|out\(4);
\CP|NP2|ALT_INV_out\(6) <= NOT \CP|NP2|out\(6);
\CP|NP2|ALT_INV_out\(7) <= NOT \CP|NP2|out\(7);
\CP|NP1|ALT_INV_already_cut~1_combout\ <= NOT \CP|NP1|already_cut~1_combout\;
\CP|NP1|ALT_INV_LessThan10~2_combout\ <= NOT \CP|NP1|LessThan10~2_combout\;
\CP|NP1|ALT_INV_LessThan10~1_combout\ <= NOT \CP|NP1|LessThan10~1_combout\;
\CP|NP1|ALT_INV_LessThan10~0_combout\ <= NOT \CP|NP1|LessThan10~0_combout\;
\CP|NP1|ALT_INV_always1~5_combout\ <= NOT \CP|NP1|always1~5_combout\;
\CP|NP1|ALT_INV_always1~4_combout\ <= NOT \CP|NP1|always1~4_combout\;
\CP|NP1|ALT_INV_already_cut~0_combout\ <= NOT \CP|NP1|already_cut~0_combout\;
\CP|NP1|ALT_INV_always1~3_combout\ <= NOT \CP|NP1|always1~3_combout\;
\CP|NP1|ALT_INV_always1~2_combout\ <= NOT \CP|NP1|always1~2_combout\;
\CP|NP1|ALT_INV_always1~1_combout\ <= NOT \CP|NP1|always1~1_combout\;
\CP|NP1|ALT_INV_always1~0_combout\ <= NOT \CP|NP1|always1~0_combout\;
\CP|NP1|ALT_INV_LessThan4~0_combout\ <= NOT \CP|NP1|LessThan4~0_combout\;
\CP|NP1|ALT_INV_Equal0~1_combout\ <= NOT \CP|NP1|Equal0~1_combout\;
\CP|NP1|ALT_INV_mimichalfHzclock~0_combout\ <= NOT \CP|NP1|mimichalfHzclock~0_combout\;
\CP|NP1|ALT_INV_Equal0~0_combout\ <= NOT \CP|NP1|Equal0~0_combout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2);
\DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\;
\DP|ALT_INV_color_out[0]~11_combout\ <= NOT \DP|color_out[0]~11_combout\;
\DP|ALT_INV_color_out[0]~10_combout\ <= NOT \DP|color_out[0]~10_combout\;
\DP|ALT_INV_color_out[0]~9_combout\ <= NOT \DP|color_out[0]~9_combout\;
\DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\;
\DP|ALT_INV_color_out[1]~8_combout\ <= NOT \DP|color_out[1]~8_combout\;
\DP|ALT_INV_color_out[1]~7_combout\ <= NOT \DP|color_out[1]~7_combout\;
\DP|ALT_INV_color_out[1]~6_combout\ <= NOT \DP|color_out[1]~6_combout\;
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\DP|ALT_INV_x_out[5]~18_combout\ <= NOT \DP|x_out[5]~18_combout\;
\DP|ALT_INV_x_out[5]~17_combout\ <= NOT \DP|x_out[5]~17_combout\;
\DP|ALT_INV_Add6~2_combout\ <= NOT \DP|Add6~2_combout\;
\DP|ALT_INV_x_out[4]~16_combout\ <= NOT \DP|x_out[4]~16_combout\;
\DP|ALT_INV_x_out[4]~15_combout\ <= NOT \DP|x_out[4]~15_combout\;
\DP|ALT_INV_Add6~1_combout\ <= NOT \DP|Add6~1_combout\;
\DP|ALT_INV_x_out[3]~14_combout\ <= NOT \DP|x_out[3]~14_combout\;
\DP|ALT_INV_x_out[3]~13_combout\ <= NOT \DP|x_out[3]~13_combout\;
\DP|ALT_INV_Add6~0_combout\ <= NOT \DP|Add6~0_combout\;
\DP|ALT_INV_x_out[2]~12_combout\ <= NOT \DP|x_out[2]~12_combout\;
\DP|ALT_INV_x_out[2]~11_combout\ <= NOT \DP|x_out[2]~11_combout\;
\DP|ALT_INV_x_out[1]~10_combout\ <= NOT \DP|x_out[1]~10_combout\;
\DP|ALT_INV_x_out[1]~9_combout\ <= NOT \DP|x_out[1]~9_combout\;
\DP|ALT_INV_x_out[0]~8_combout\ <= NOT \DP|x_out[0]~8_combout\;
\DP|ALT_INV_x_out[0]~7_combout\ <= NOT \DP|x_out[0]~7_combout\;
\DP|ALT_INV_color_out[2]~5_combout\ <= NOT \DP|color_out[2]~5_combout\;
\DP|ALT_INV_color_out[2]~4_combout\ <= NOT \DP|color_out[2]~4_combout\;
\DP|ALT_INV_color_out[2]~3_combout\ <= NOT \DP|color_out[2]~3_combout\;
\DP|ALT_INV_color_out[2]~2_combout\ <= NOT \DP|color_out[2]~2_combout\;
\DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\ <= NOT \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(3);
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2);
\DP|ALT_INV_color_out[2]~1_combout\ <= NOT \DP|color_out[2]~1_combout\;
\DP|ALT_INV_color_out[2]~0_combout\ <= NOT \DP|color_out[2]~0_combout\;
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1);
\DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0);
\DP|ALT_INV_y_out[6]~12_combout\ <= NOT \DP|y_out[6]~12_combout\;
\DP|ALT_INV_y_out[6]~11_combout\ <= NOT \DP|y_out[6]~11_combout\;
\DP|ALT_INV_y_out[6]~10_combout\ <= NOT \DP|y_out[6]~10_combout\;
\DP|ALT_INV_y_out[4]~9_combout\ <= NOT \DP|y_out[4]~9_combout\;
\DP|ALT_INV_y_out[4]~8_combout\ <= NOT \DP|y_out[4]~8_combout\;
\DP|ALT_INV_Add7~1_combout\ <= NOT \DP|Add7~1_combout\;
\DP|ALT_INV_y_out[7]~7_combout\ <= NOT \DP|y_out[7]~7_combout\;
\DP|ALT_INV_y_out[7]~6_combout\ <= NOT \DP|y_out[7]~6_combout\;
\DP|ALT_INV_y_out[7]~5_combout\ <= NOT \DP|y_out[7]~5_combout\;
\DP|ALT_INV_y_out[7]~4_combout\ <= NOT \DP|y_out[7]~4_combout\;
\DP|ALT_INV_y_out[5]~3_combout\ <= NOT \DP|y_out[5]~3_combout\;
\DP|ALT_INV_y_out[5]~2_combout\ <= NOT \DP|y_out[5]~2_combout\;
\DP|ALT_INV_Add7~0_combout\ <= NOT \DP|Add7~0_combout\;
\DP|ALT_INV_x_out[6]~6_combout\ <= NOT \DP|x_out[6]~6_combout\;
\DP|ALT_INV_x_out[6]~5_combout\ <= NOT \DP|x_out[6]~5_combout\;
\DP|ALT_INV_x_out[0]~4_combout\ <= NOT \DP|x_out[0]~4_combout\;
\DP|ALT_INV_x_out[7]~3_combout\ <= NOT \DP|x_out[7]~3_combout\;
\DP|ALT_INV_x_out[8]~2_combout\ <= NOT \DP|x_out[8]~2_combout\;
\DP|ALT_INV_x_out[8]~1_combout\ <= NOT \DP|x_out[8]~1_combout\;
\DP|ALT_INV_y_out[7]~1_combout\ <= NOT \DP|y_out[7]~1_combout\;
\DP|ALT_INV_y_out[7]~0_combout\ <= NOT \DP|y_out[7]~0_combout\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_LessThan5~0_combout\ <= NOT \VGA|controller|LessThan5~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\CP|BufferCounter|ALT_INV_out[0]~4_combout\ <= NOT \CP|BufferCounter|out[0]~4_combout\;
\CP|ALT_INV_Equal4~4_combout\ <= NOT \CP|Equal4~4_combout\;
\CP|RC|ALT_INV_out~11_combout\ <= NOT \CP|RC|out~11_combout\;
\CP|RC|ALT_INV_out~6_combout\ <= NOT \CP|RC|out~6_combout\;
\CP|LScounter|ALT_INV_out~11_combout\ <= NOT \CP|LScounter|out~11_combout\;
\CP|LScounter|ALT_INV_out~6_combout\ <= NOT \CP|LScounter|out~6_combout\;
\CP|CLK60|ALT_INV_Equal0~3_combout\ <= NOT \CP|CLK60|Equal0~3_combout\;
\CP|CLK60|ALT_INV_q\(19) <= NOT \CP|CLK60|q\(19);
\CP|CLK60|ALT_INV_q\(18) <= NOT \CP|CLK60|q\(18);
\CP|CLK60|ALT_INV_q\(15) <= NOT \CP|CLK60|q\(15);
\CP|CLK60|ALT_INV_q\(13) <= NOT \CP|CLK60|q\(13);
\CP|CLK60|ALT_INV_q\(12) <= NOT \CP|CLK60|q\(12);
\CP|CLK60|ALT_INV_q\(10) <= NOT \CP|CLK60|q\(10);
\CP|CLK60|ALT_INV_Equal0~2_combout\ <= NOT \CP|CLK60|Equal0~2_combout\;
\CP|CLK60|ALT_INV_q\(9) <= NOT \CP|CLK60|q\(9);
\CP|CLK60|ALT_INV_q\(8) <= NOT \CP|CLK60|q\(8);
\CP|CLK60|ALT_INV_q\(5) <= NOT \CP|CLK60|q\(5);
\CP|CLK60|ALT_INV_q\(4) <= NOT \CP|CLK60|q\(4);
\CP|CLK60|ALT_INV_q\(2) <= NOT \CP|CLK60|q\(2);
\CP|CLK60|ALT_INV_q\(0) <= NOT \CP|CLK60|q\(0);
\CP|CLK60|ALT_INV_Equal0~1_combout\ <= NOT \CP|CLK60|Equal0~1_combout\;
\CP|CLK60|ALT_INV_Equal0~0_combout\ <= NOT \CP|CLK60|Equal0~0_combout\;
\CP|ALT_INV_currentState.writeObj2Buffer~0_combout\ <= NOT \CP|currentState.writeObj2Buffer~0_combout\;
\CP|ALT_INV_Selector2~0_combout\ <= NOT \CP|Selector2~0_combout\;
\CP|BGC|ALT_INV_out[0]~4_combout\ <= NOT \CP|BGC|out[0]~4_combout\;
\CP|ALT_INV_WideOr13~combout\ <= NOT \CP|WideOr13~combout\;
\CP|BGC|ALT_INV_Equal0~1_combout\ <= NOT \CP|BGC|Equal0~1_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[17]~12_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[12]~11_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[17]~10_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~9_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[13]~9_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[8]~8_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[13]~7_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[21]~6_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[16]~5_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout\;
\CP|rng3|ALT_INV_out\(6) <= NOT \CP|rng3|out\(6);
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~6_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[12]~6_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~5_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[12]~5_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~4_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[15]~3_combout\;
\CP|ALT_INV_mimichalfHzclock~0_combout\ <= NOT \CP|mimichalfHzclock~0_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(0) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|address_reg_b\(1);
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\CP|ALT_INV_WideOr12~0_combout\ <= NOT \CP|WideOr12~0_combout\;
\VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \VGA|controller|VGA_VS1~q\;
\CP|ALT_INV_currentState.displayState~0_combout\ <= NOT \CP|currentState.displayState~0_combout\;
\CP|LScounter|ALT_INV_out~0_combout\ <= NOT \CP|LScounter|out~0_combout\;
\CP|ALT_INV_currentState.writeBG2Buffer~0_combout\ <= NOT \CP|currentState.writeBG2Buffer~0_combout\;
\CP|ALT_INV_currentState.drawGameOver~2_combout\ <= NOT \CP|currentState.drawGameOver~2_combout\;
\CP|ALT_INV_currentState.drawButton_AfterReset~0_combout\ <= NOT \CP|currentState.drawButton_AfterReset~0_combout\;
\CP|ALT_INV_comb~0_combout\ <= NOT \CP|comb~0_combout\;
\CP|ALT_INV_currentState.drawGameOver~1_combout\ <= NOT \CP|currentState.drawGameOver~1_combout\;
\CP|ALT_INV_currentState.display_AfterReset~0_combout\ <= NOT \CP|currentState.display_AfterReset~0_combout\;
\CP|ALT_INV_Equal3~1_combout\ <= NOT \CP|Equal3~1_combout\;
\CP|ALT_INV_Equal3~0_combout\ <= NOT \CP|Equal3~0_combout\;
\CP|bcounter|ALT_INV_out\(0) <= NOT \CP|bcounter|out\(0);
\CP|bcounter|ALT_INV_out\(1) <= NOT \CP|bcounter|out\(1);
\CP|bcounter|ALT_INV_out\(2) <= NOT \CP|bcounter|out\(2);
\CP|ALT_INV_Equal4~3_combout\ <= NOT \CP|Equal4~3_combout\;
\CP|ALT_INV_Equal4~2_combout\ <= NOT \CP|Equal4~2_combout\;
\CP|BufferCounter|ALT_INV_out\(16) <= NOT \CP|BufferCounter|out\(16);
\CP|BufferCounter|ALT_INV_out\(15) <= NOT \CP|BufferCounter|out\(15);
\CP|BufferCounter|ALT_INV_out\(14) <= NOT \CP|BufferCounter|out\(14);
\CP|ALT_INV_Equal4~1_combout\ <= NOT \CP|Equal4~1_combout\;
\CP|BufferCounter|ALT_INV_out\(12) <= NOT \CP|BufferCounter|out\(12);
\CP|BufferCounter|ALT_INV_out\(11) <= NOT \CP|BufferCounter|out\(11);
\CP|BufferCounter|ALT_INV_out\(10) <= NOT \CP|BufferCounter|out\(10);
\CP|BufferCounter|ALT_INV_out\(9) <= NOT \CP|BufferCounter|out\(9);
\CP|BufferCounter|ALT_INV_out\(8) <= NOT \CP|BufferCounter|out\(8);
\CP|ALT_INV_Equal4~0_combout\ <= NOT \CP|Equal4~0_combout\;
\CP|BufferCounter|ALT_INV_out\(5) <= NOT \CP|BufferCounter|out\(5);
\CP|BufferCounter|ALT_INV_out\(4) <= NOT \CP|BufferCounter|out\(4);
\CP|BufferCounter|ALT_INV_out\(3) <= NOT \CP|BufferCounter|out\(3);
\CP|BufferCounter|ALT_INV_out\(2) <= NOT \CP|BufferCounter|out\(2);
\CP|BufferCounter|ALT_INV_out\(0) <= NOT \CP|BufferCounter|out\(0);
\CP|BufferCounter|ALT_INV_out\(1) <= NOT \CP|BufferCounter|out\(1);
\CP|BufferCounter|ALT_INV_out\(7) <= NOT \CP|BufferCounter|out\(7);
\CP|BufferCounter|ALT_INV_out\(6) <= NOT \CP|BufferCounter|out\(6);
\CP|BufferCounter|ALT_INV_out\(13) <= NOT \CP|BufferCounter|out\(13);
\CP|ALT_INV_currentState.drawBG_AfterReset~0_combout\ <= NOT \CP|currentState.drawBG_AfterReset~0_combout\;
\CP|ALT_INV_currentState.writeLS2buffer~2_combout\ <= NOT \CP|currentState.writeLS2buffer~2_combout\;
\CP|RC|ALT_INV_out~0_combout\ <= NOT \CP|RC|out~0_combout\;
\CP|ALT_INV_Equal6~1_combout\ <= NOT \CP|Equal6~1_combout\;
\CP|ALT_INV_Equal6~0_combout\ <= NOT \CP|Equal6~0_combout\;
\CP|ALT_INV_Selector4~0_combout\ <= NOT \CP|Selector4~0_combout\;
\CP|ALT_INV_Equal5~1_combout\ <= NOT \CP|Equal5~1_combout\;
\CP|ALT_INV_Equal5~0_combout\ <= NOT \CP|Equal5~0_combout\;
\CP|CLK60|ALT_INV_out~q\ <= NOT \CP|CLK60|out~q\;
\CP|ALT_INV_currentState.drawGameOver~0_combout\ <= NOT \CP|currentState.drawGameOver~0_combout\;
\CP|ALT_INV_currentState.gameOverState~1_combout\ <= NOT \CP|currentState.gameOverState~1_combout\;
\CP|ALT_INV_currentState.writeLS2buffer~1_combout\ <= NOT \CP|currentState.writeLS2buffer~1_combout\;
\CP|ALT_INV_currentState.writeLS2buffer~0_combout\ <= NOT \CP|currentState.writeLS2buffer~0_combout\;
\DP|ALT_INV_x_out[8]~0_combout\ <= NOT \DP|x_out[8]~0_combout\;
\CP|ALT_INV_currentState.gameOverState~0_combout\ <= NOT \CP|currentState.gameOverState~0_combout\;
\CP|ALT_INV_Equal7~2_combout\ <= NOT \CP|Equal7~2_combout\;
\CP|ALT_INV_Equal7~1_combout\ <= NOT \CP|Equal7~1_combout\;
\CP|BGC|ALT_INV_out\(16) <= NOT \CP|BGC|out\(16);
\CP|BGC|ALT_INV_out\(15) <= NOT \CP|BGC|out\(15);
\CP|BGC|ALT_INV_out\(14) <= NOT \CP|BGC|out\(14);
\CP|ALT_INV_Equal7~0_combout\ <= NOT \CP|Equal7~0_combout\;
\CP|BGC|ALT_INV_out\(12) <= NOT \CP|BGC|out\(12);
\CP|BGC|ALT_INV_out\(11) <= NOT \CP|BGC|out\(11);
\CP|BGC|ALT_INV_out\(10) <= NOT \CP|BGC|out\(10);
\CP|BGC|ALT_INV_out\(9) <= NOT \CP|BGC|out\(9);
\CP|BGC|ALT_INV_out\(8) <= NOT \CP|BGC|out\(8);
\CP|BGC|ALT_INV_Equal0~0_combout\ <= NOT \CP|BGC|Equal0~0_combout\;
\CP|BGC|ALT_INV_out\(5) <= NOT \CP|BGC|out\(5);
\CP|BGC|ALT_INV_out\(4) <= NOT \CP|BGC|out\(4);
\CP|BGC|ALT_INV_out\(3) <= NOT \CP|BGC|out\(3);
\CP|BGC|ALT_INV_out\(2) <= NOT \CP|BGC|out\(2);
\CP|BGC|ALT_INV_out\(0) <= NOT \CP|BGC|out\(0);
\CP|BGC|ALT_INV_out\(1) <= NOT \CP|BGC|out\(1);
\CP|BGC|ALT_INV_out\(7) <= NOT \CP|BGC|out\(7);
\CP|BGC|ALT_INV_out\(6) <= NOT \CP|BGC|out\(6);
\CP|BGC|ALT_INV_out\(13) <= NOT \CP|BGC|out\(13);
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~3_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\;
\CP|rng3|ALT_INV_out\(3) <= NOT \CP|rng3|out\(3);
\CP|rng3|ALT_INV_out\(5) <= NOT \CP|rng3|out\(5);
\CP|rng3|ALT_INV_out\(7) <= NOT \CP|rng3|out\(7);
\CP|ALT_INV_Add0~0_combout\ <= NOT \CP|Add0~0_combout\;
\CP|rng1|ALT_INV_out\(3) <= NOT \CP|rng1|out\(3);
\CP|rng1|ALT_INV_out\(5) <= NOT \CP|rng1|out\(5);
\CP|rng1|ALT_INV_out\(7) <= NOT \CP|rng1|out\(7);
\CP|MouseCoor|D1|ALT_INV_Selector4~0_combout\ <= NOT \CP|MouseCoor|D1|Selector4~0_combout\;
\CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\ <= NOT \CP|MouseCoor|D5|WideAnd0~combout\;
\CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\ <= NOT \CP|MouseCoor|D5|WideAnd0~2_combout\;
\CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\ <= NOT \CP|MouseCoor|D5|WideAnd0~1_combout\;
\CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\ <= NOT \CP|MouseCoor|D5|WideAnd0~0_combout\;
\CP|MouseCoor|ALT_INV_data_received\(0) <= NOT \CP|MouseCoor|data_received\(0);
\CP|ALT_INV_coor[16]~0_combout\ <= NOT \CP|coor[16]~0_combout\;
\CP|ALT_INV_colorIsNotObj~0_combout\ <= NOT \CP|colorIsNotObj~0_combout\;
\CP|NP3|ALT_INV_colorIsNotObj~q\ <= NOT \CP|NP3|colorIsNotObj~q\;
\CP|NP2|ALT_INV_colorIsNotObj~q\ <= NOT \CP|NP2|colorIsNotObj~q\;
\CP|NP1|ALT_INV_colorIsNotObj~q\ <= NOT \CP|NP1|colorIsNotObj~q\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(2);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(3);
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\CP|hex1|ALT_INV_HEX0~6_combout\ <= NOT \CP|hex1|HEX0~6_combout\;
\CP|hex1|ALT_INV_HEX0~5_combout\ <= NOT \CP|hex1|HEX0~5_combout\;
\CP|hex1|ALT_INV_HEX0~4_combout\ <= NOT \CP|hex1|HEX0~4_combout\;
\CP|hex1|ALT_INV_HEX0~3_combout\ <= NOT \CP|hex1|HEX0~3_combout\;
\CP|hex1|ALT_INV_HEX0~2_combout\ <= NOT \CP|hex1|HEX0~2_combout\;
\CP|hex1|ALT_INV_HEX0~1_combout\ <= NOT \CP|hex1|HEX0~1_combout\;
\CP|ALT_INV_score\(5) <= NOT \CP|score\(5);
\CP|ALT_INV_score\(4) <= NOT \CP|score\(4);
\CP|ALT_INV_score\(7) <= NOT \CP|score\(7);
\CP|ALT_INV_score\(6) <= NOT \CP|score\(6);
\CP|hex0|ALT_INV_HEX0~6_combout\ <= NOT \CP|hex0|HEX0~6_combout\;
\CP|hex0|ALT_INV_HEX0~5_combout\ <= NOT \CP|hex0|HEX0~5_combout\;
\CP|hex0|ALT_INV_HEX0~4_combout\ <= NOT \CP|hex0|HEX0~4_combout\;
\CP|hex0|ALT_INV_HEX0~3_combout\ <= NOT \CP|hex0|HEX0~3_combout\;
\CP|hex0|ALT_INV_HEX0~2_combout\ <= NOT \CP|hex0|HEX0~2_combout\;
\CP|hex0|ALT_INV_HEX0~1_combout\ <= NOT \CP|hex0|HEX0~1_combout\;
\CP|ALT_INV_score\(1) <= NOT \CP|score\(1);
\CP|ALT_INV_score\(0) <= NOT \CP|score\(0);
\CP|ALT_INV_score\(3) <= NOT \CP|score\(3);
\CP|ALT_INV_score\(2) <= NOT \CP|score\(2);
\CP|ALT_INV_WideOr2~combout\ <= NOT \CP|WideOr2~combout\;
\CP|ALT_INV_WideOr2~0_combout\ <= NOT \CP|WideOr2~0_combout\;
\CP|ALT_INV_WideOr3~combout\ <= NOT \CP|WideOr3~combout\;
\CP|ALT_INV_Equal10~1_combout\ <= NOT \CP|Equal10~1_combout\;
\CP|ALT_INV_Equal10~0_combout\ <= NOT \CP|Equal10~0_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~2_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~1_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\ <= NOT \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\;
\CP|rng1|ALT_INV_out\(1) <= NOT \CP|rng1|out\(1);
\CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\ <= NOT \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\;
\CP|ALT_INV_currentState.drawGameOver~3_combout\ <= NOT \CP|currentState.drawGameOver~3_combout\;
\CP|ALT_INV_Selector10~15_combout\ <= NOT \CP|Selector10~15_combout\;
\CP|ALT_INV_Selector11~18_combout\ <= NOT \CP|Selector11~18_combout\;
\CP|NP1|ALT_INV_out[3]~35_combout\ <= NOT \CP|NP1|out[3]~35_combout\;
\CP|NP2|ALT_INV_out~41_combout\ <= NOT \CP|NP2|out~41_combout\;
\CP|MouseCoor|ALT_INV_always2~2_combout\ <= NOT \CP|MouseCoor|always2~2_combout\;
\CP|MouseCoor|ALT_INV_Xcoords[3]~20_combout\ <= NOT \CP|MouseCoor|Xcoords[3]~20_combout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(9) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(9);
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(8) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(8);
\CP|MouseCoor|D4|ALT_INV_curr_state.high2~q\ <= NOT \CP|MouseCoor|D4|curr_state.high2~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(16) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(16);
\CP|MouseCoor|D4|ALT_INV_curr_state.high3~q\ <= NOT \CP|MouseCoor|D4|curr_state.high3~q\;
\CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\ <= NOT \CP|MouseCoor|D4|curr_state.low1~q\;
\CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\ <= NOT \CP|MouseCoor|D4|curr_state.low2~q\;
\CP|MouseCoor|D4|ALT_INV_curr_state.low3~q\ <= NOT \CP|MouseCoor|D4|curr_state.low3~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.high2~q\ <= NOT \CP|MouseCoor|D5|curr_state.high2~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.high2~q\ <= NOT \CP|MouseCoor|D2|curr_state.high2~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(5) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(5);
\CP|MouseCoor|D4|ALT_INV_curr_state.one~q\ <= NOT \CP|MouseCoor|D4|curr_state.one~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.high3~q\ <= NOT \CP|MouseCoor|D5|curr_state.high3~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\ <= NOT \CP|MouseCoor|D5|curr_state.low1~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\ <= NOT \CP|MouseCoor|D5|curr_state.low2~q\;
\CP|MouseCoor|D5|ALT_INV_curr_state.low3~q\ <= NOT \CP|MouseCoor|D5|curr_state.low3~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.high2~q\ <= NOT \CP|MouseCoor|D3|curr_state.high2~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.high3~q\ <= NOT \CP|MouseCoor|D2|curr_state.high3~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\ <= NOT \CP|MouseCoor|D2|curr_state.low1~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\ <= NOT \CP|MouseCoor|D2|curr_state.low2~q\;
\CP|MouseCoor|D2|ALT_INV_curr_state.low3~q\ <= NOT \CP|MouseCoor|D2|curr_state.low3~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_error_communication_timed_out~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_was_sent~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\;
\CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ <= NOT \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\;
\CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\ <= NOT \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(4) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(4);
\CP|ALT_INV_Add34~65_sumout\ <= NOT \CP|Add34~65_sumout\;
\CP|MouseCoor|ALT_INV_Add1~29_sumout\ <= NOT \CP|MouseCoor|Add1~29_sumout\;
\CP|MouseCoor|ALT_INV_Add2~33_sumout\ <= NOT \CP|MouseCoor|Add2~33_sumout\;
\CP|MouseCoor|ALT_INV_Add1~25_sumout\ <= NOT \CP|MouseCoor|Add1~25_sumout\;
\CP|MouseCoor|ALT_INV_Add2~29_sumout\ <= NOT \CP|MouseCoor|Add2~29_sumout\;
\CP|MouseCoor|ALT_INV_Add2~25_sumout\ <= NOT \CP|MouseCoor|Add2~25_sumout\;
\CP|MouseCoor|ALT_INV_Add1~21_sumout\ <= NOT \CP|MouseCoor|Add1~21_sumout\;
\CP|MouseCoor|ALT_INV_Add2~21_sumout\ <= NOT \CP|MouseCoor|Add2~21_sumout\;
\CP|MouseCoor|ALT_INV_Add1~17_sumout\ <= NOT \CP|MouseCoor|Add1~17_sumout\;
\CP|MouseCoor|ALT_INV_Add2~17_sumout\ <= NOT \CP|MouseCoor|Add2~17_sumout\;
\CP|MouseCoor|ALT_INV_Add1~13_sumout\ <= NOT \CP|MouseCoor|Add1~13_sumout\;
\CP|rng2|ALT_INV_out\(2) <= NOT \CP|rng2|out\(2);
\CP|MouseCoor|ALT_INV_Add2~13_sumout\ <= NOT \CP|MouseCoor|Add2~13_sumout\;
\CP|NP3|ALT_INV_Add6~13_sumout\ <= NOT \CP|NP3|Add6~13_sumout\;
\CP|NP2|ALT_INV_Add4~13_sumout\ <= NOT \CP|NP2|Add4~13_sumout\;
\CP|rng2|ALT_INV_out\(1) <= NOT \CP|rng2|out\(1);
\CP|ALT_INV_Add5~33_sumout\ <= NOT \CP|Add5~33_sumout\;
\CP|ALT_INV_Add5~29_sumout\ <= NOT \CP|Add5~29_sumout\;
\CP|ALT_INV_Add5~25_sumout\ <= NOT \CP|Add5~25_sumout\;
\CP|ALT_INV_Add5~21_sumout\ <= NOT \CP|Add5~21_sumout\;
\CP|ALT_INV_Add5~17_sumout\ <= NOT \CP|Add5~17_sumout\;
\CP|ALT_INV_Add5~13_sumout\ <= NOT \CP|Add5~13_sumout\;
\CP|ALT_INV_Add5~9_sumout\ <= NOT \CP|Add5~9_sumout\;
\CP|MouseCoor|D5|ALT_INV_curr_state.one~q\ <= NOT \CP|MouseCoor|D5|curr_state.one~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.high3~q\ <= NOT \CP|MouseCoor|D3|curr_state.high3~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\ <= NOT \CP|MouseCoor|D3|curr_state.low1~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\ <= NOT \CP|MouseCoor|D3|curr_state.low2~q\;
\CP|MouseCoor|D3|ALT_INV_curr_state.low3~q\ <= NOT \CP|MouseCoor|D3|curr_state.low3~q\;
\CP|MouseCoor|ALT_INV_Add4~29_sumout\ <= NOT \CP|MouseCoor|Add4~29_sumout\;
\CP|MouseCoor|ALT_INV_Add1~9_sumout\ <= NOT \CP|MouseCoor|Add1~9_sumout\;
\CP|MouseCoor|ALT_INV_Add2~9_sumout\ <= NOT \CP|MouseCoor|Add2~9_sumout\;
\CP|rng2|ALT_INV_out\(7) <= NOT \CP|rng2|out\(7);
\CP|MouseCoor|ALT_INV_Add1~5_sumout\ <= NOT \CP|MouseCoor|Add1~5_sumout\;
\CP|MouseCoor|ALT_INV_Add2~5_sumout\ <= NOT \CP|MouseCoor|Add2~5_sumout\;
\CP|MouseCoor|ALT_INV_Add2~1_sumout\ <= NOT \CP|MouseCoor|Add2~1_sumout\;
\CP|MouseCoor|ALT_INV_Add1~1_sumout\ <= NOT \CP|MouseCoor|Add1~1_sumout\;
\CP|MouseCoor|ALT_INV_Add0~33_sumout\ <= NOT \CP|MouseCoor|Add0~33_sumout\;
\CP|MouseCoor|ALT_INV_Add0~29_sumout\ <= NOT \CP|MouseCoor|Add0~29_sumout\;
\CP|MouseCoor|ALT_INV_Add0~25_sumout\ <= NOT \CP|MouseCoor|Add0~25_sumout\;
\CP|MouseCoor|ALT_INV_Add0~21_sumout\ <= NOT \CP|MouseCoor|Add0~21_sumout\;
\CP|MouseCoor|ALT_INV_Add0~17_sumout\ <= NOT \CP|MouseCoor|Add0~17_sumout\;
\CP|MouseCoor|ALT_INV_Add0~13_sumout\ <= NOT \CP|MouseCoor|Add0~13_sumout\;
\CP|MouseCoor|ALT_INV_Add0~9_sumout\ <= NOT \CP|MouseCoor|Add0~9_sumout\;
\CP|MouseCoor|ALT_INV_Add0~5_sumout\ <= NOT \CP|MouseCoor|Add0~5_sumout\;
\CP|MouseCoor|ALT_INV_Add0~1_sumout\ <= NOT \CP|MouseCoor|Add0~1_sumout\;
\CP|MouseCoor|D2|ALT_INV_curr_state.one~q\ <= NOT \CP|MouseCoor|D2|curr_state.one~q\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~9_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_2~9_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\;
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(0) <= NOT \CP|MouseCoor|Mouse|idle_counter\(0);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(3) <= NOT \CP|MouseCoor|Mouse|idle_counter\(3);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(2) <= NOT \CP|MouseCoor|Mouse|idle_counter\(2);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(1) <= NOT \CP|MouseCoor|Mouse|idle_counter\(1);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(4) <= NOT \CP|MouseCoor|Mouse|idle_counter\(4);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(5) <= NOT \CP|MouseCoor|Mouse|idle_counter\(5);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(6) <= NOT \CP|MouseCoor|Mouse|idle_counter\(6);
\CP|MouseCoor|Mouse|ALT_INV_idle_counter\(7) <= NOT \CP|MouseCoor|Mouse|idle_counter\(7);
\CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ <= NOT \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\;
\CP|ALT_INV_Add34~61_sumout\ <= NOT \CP|Add34~61_sumout\;
\CP|NP3|ALT_INV_out\(13) <= NOT \CP|NP3|out\(13);
\CP|NP2|ALT_INV_out\(13) <= NOT \CP|NP2|out\(13);
\CP|NP1|ALT_INV_out\(13) <= NOT \CP|NP1|out\(13);
\CP|MouseCoor|ALT_INV_Xcoords\(4) <= NOT \CP|MouseCoor|Xcoords\(4);
\CP|NP3|ALT_INV_out\(12) <= NOT \CP|NP3|out\(12);
\CP|NP2|ALT_INV_out\(12) <= NOT \CP|NP2|out\(12);
\CP|NP1|ALT_INV_out\(12) <= NOT \CP|NP1|out\(12);
\CP|NP3|ALT_INV_out\(11) <= NOT \CP|NP3|out\(11);
\CP|NP2|ALT_INV_out\(11) <= NOT \CP|NP2|out\(11);
\CP|NP1|ALT_INV_out\(11) <= NOT \CP|NP1|out\(11);
\CP|NP3|ALT_INV_out\(10) <= NOT \CP|NP3|out\(10);
\CP|NP2|ALT_INV_out\(10) <= NOT \CP|NP2|out\(10);
\CP|NP1|ALT_INV_out\(10) <= NOT \CP|NP1|out\(10);
\CP|NP3|ALT_INV_out\(9) <= NOT \CP|NP3|out\(9);
\CP|NP2|ALT_INV_out\(9) <= NOT \CP|NP2|out\(9);
\CP|NP1|ALT_INV_out\(9) <= NOT \CP|NP1|out\(9);
\CP|NP1|ALT_INV_out\(8) <= NOT \CP|NP1|out\(8);
\CP|ALT_INV_Add6~33_sumout\ <= NOT \CP|Add6~33_sumout\;
\CP|ALT_INV_Add6~29_sumout\ <= NOT \CP|Add6~29_sumout\;
\CP|ALT_INV_Add6~25_sumout\ <= NOT \CP|Add6~25_sumout\;
\CP|ALT_INV_Add6~21_sumout\ <= NOT \CP|Add6~21_sumout\;
\CP|ALT_INV_Add6~17_sumout\ <= NOT \CP|Add6~17_sumout\;
\CP|ALT_INV_Add5~5_sumout\ <= NOT \CP|Add5~5_sumout\;
\CP|ALT_INV_Add5~1_sumout\ <= NOT \CP|Add5~1_sumout\;
\CP|ALT_INV_Add6~13_sumout\ <= NOT \CP|Add6~13_sumout\;
\CP|ALT_INV_Add6~9_sumout\ <= NOT \CP|Add6~9_sumout\;
\CP|ALT_INV_Add6~5_sumout\ <= NOT \CP|Add6~5_sumout\;
\CP|ALT_INV_Add6~1_sumout\ <= NOT \CP|Add6~1_sumout\;
\CP|MouseCoor|ALT_INV_Add4~25_sumout\ <= NOT \CP|MouseCoor|Add4~25_sumout\;
\CP|MouseCoor|ALT_INV_Add4~21_sumout\ <= NOT \CP|MouseCoor|Add4~21_sumout\;
\CP|MouseCoor|ALT_INV_Add4~17_sumout\ <= NOT \CP|MouseCoor|Add4~17_sumout\;
\CP|MouseCoor|ALT_INV_Add4~13_sumout\ <= NOT \CP|MouseCoor|Add4~13_sumout\;
\CP|MouseCoor|ALT_INV_Add4~9_sumout\ <= NOT \CP|MouseCoor|Add4~9_sumout\;
\CP|MouseCoor|ALT_INV_Add4~5_sumout\ <= NOT \CP|MouseCoor|Add4~5_sumout\;
\CP|MouseCoor|ALT_INV_Add4~1_sumout\ <= NOT \CP|MouseCoor|Add4~1_sumout\;
\CP|MouseCoor|ALT_INV_Add5~37_sumout\ <= NOT \CP|MouseCoor|Add5~37_sumout\;
\CP|MouseCoor|ALT_INV_Add5~33_sumout\ <= NOT \CP|MouseCoor|Add5~33_sumout\;
\CP|MouseCoor|ALT_INV_Add5~29_sumout\ <= NOT \CP|MouseCoor|Add5~29_sumout\;
\CP|MouseCoor|ALT_INV_Add5~25_sumout\ <= NOT \CP|MouseCoor|Add5~25_sumout\;
\CP|MouseCoor|ALT_INV_Add5~21_sumout\ <= NOT \CP|MouseCoor|Add5~21_sumout\;
\CP|MouseCoor|ALT_INV_Add5~17_sumout\ <= NOT \CP|MouseCoor|Add5~17_sumout\;
\CP|MouseCoor|ALT_INV_Add5~13_sumout\ <= NOT \CP|MouseCoor|Add5~13_sumout\;
\CP|MouseCoor|ALT_INV_Add5~9_sumout\ <= NOT \CP|MouseCoor|Add5~9_sumout\;
\CP|MouseCoor|ALT_INV_Add5~5_sumout\ <= NOT \CP|MouseCoor|Add5~5_sumout\;
\CP|MouseCoor|ALT_INV_Add5~1_sumout\ <= NOT \CP|MouseCoor|Add5~1_sumout\;
\CP|MouseCoor|D3|ALT_INV_curr_state.one~q\ <= NOT \CP|MouseCoor|D3|curr_state.one~q\;
\CP|NP3|ALT_INV_out\(14) <= NOT \CP|NP3|out\(14);
\CP|NP2|ALT_INV_out\(14) <= NOT \CP|NP2|out\(14);
\CP|NP1|ALT_INV_out\(14) <= NOT \CP|NP1|out\(14);
\CP|NP3|ALT_INV_out\(15) <= NOT \CP|NP3|out\(15);
\CP|NP2|ALT_INV_out\(15) <= NOT \CP|NP2|out\(15);
\CP|NP1|ALT_INV_out\(15) <= NOT \CP|NP1|out\(15);
\CP|NP3|ALT_INV_out\(16) <= NOT \CP|NP3|out\(16);
\CP|NP2|ALT_INV_out\(16) <= NOT \CP|NP2|out\(16);
\CP|NP1|ALT_INV_out\(16) <= NOT \CP|NP1|out\(16);
\CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\ <= NOT \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\;
\CP|ALT_INV_Add34~57_sumout\ <= NOT \CP|Add34~57_sumout\;
\CP|ALT_INV_Add34~53_sumout\ <= NOT \CP|Add34~53_sumout\;
\CP|ALT_INV_Add34~49_sumout\ <= NOT \CP|Add34~49_sumout\;
\CP|ALT_INV_Add34~45_sumout\ <= NOT \CP|Add34~45_sumout\;
\CP|ALT_INV_Add34~41_sumout\ <= NOT \CP|Add34~41_sumout\;
\CP|ALT_INV_Add34~37_sumout\ <= NOT \CP|Add34~37_sumout\;
\CP|ALT_INV_Add34~33_sumout\ <= NOT \CP|Add34~33_sumout\;
\CP|ALT_INV_Add34~29_sumout\ <= NOT \CP|Add34~29_sumout\;
\CP|ALT_INV_Add34~25_sumout\ <= NOT \CP|Add34~25_sumout\;
\CP|ALT_INV_Add34~21_sumout\ <= NOT \CP|Add34~21_sumout\;
\CP|ALT_INV_Add34~17_sumout\ <= NOT \CP|Add34~17_sumout\;
\CP|ALT_INV_Add34~13_sumout\ <= NOT \CP|Add34~13_sumout\;
\CP|ALT_INV_Add34~9_sumout\ <= NOT \CP|Add34~9_sumout\;
\CP|ALT_INV_Add34~5_sumout\ <= NOT \CP|Add34~5_sumout\;
\CP|ALT_INV_Add34~1_sumout\ <= NOT \CP|Add34~1_sumout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\;
\CP|ALT_INV_Add3~13_sumout\ <= NOT \CP|Add3~13_sumout\;
\CP|ALT_INV_Add3~9_sumout\ <= NOT \CP|Add3~9_sumout\;
\CP|ALT_INV_Add9~13_sumout\ <= NOT \CP|Add9~13_sumout\;
\CP|ALT_INV_Add9~9_sumout\ <= NOT \CP|Add9~9_sumout\;
\CP|ALT_INV_Add9~5_sumout\ <= NOT \CP|Add9~5_sumout\;
\CP|ALT_INV_Add9~1_sumout\ <= NOT \CP|Add9~1_sumout\;
\CP|ALT_INV_Add3~5_sumout\ <= NOT \CP|Add3~5_sumout\;
\CP|ALT_INV_Add3~1_sumout\ <= NOT \CP|Add3~1_sumout\;
\CP|ALT_INV_Add4~13_sumout\ <= NOT \CP|Add4~13_sumout\;
\CP|ALT_INV_Add4~9_sumout\ <= NOT \CP|Add4~9_sumout\;
\CP|ALT_INV_Add4~5_sumout\ <= NOT \CP|Add4~5_sumout\;
\CP|ALT_INV_Add4~1_sumout\ <= NOT \CP|Add4~1_sumout\;
\CP|LScounter|ALT_INV_mimic60HzClock4LS~q\ <= NOT \CP|LScounter|mimic60HzClock4LS~q\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|op_4~21_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~13_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\;
\CP|NP3|ALT_INV_POSIN~q\ <= NOT \CP|NP3|POSIN~q\;
\CP|NP3|ALT_INV_Add11~29_sumout\ <= NOT \CP|NP3|Add11~29_sumout\;
\CP|NP3|ALT_INV_Add10~25_sumout\ <= NOT \CP|NP3|Add10~25_sumout\;
\CP|NP3|ALT_INV_Add12~29_sumout\ <= NOT \CP|NP3|Add12~29_sumout\;
\CP|NP3|ALT_INV_Add8~29_sumout\ <= NOT \CP|NP3|Add8~29_sumout\;
\CP|NP3|ALT_INV_Add7~25_sumout\ <= NOT \CP|NP3|Add7~25_sumout\;
\CP|NP3|ALT_INV_Add4~29_sumout\ <= NOT \CP|NP3|Add4~29_sumout\;
\CP|NP3|ALT_INV_Add3~25_sumout\ <= NOT \CP|NP3|Add3~25_sumout\;
\CP|NP3|ALT_INV_Add5~29_sumout\ <= NOT \CP|NP3|Add5~29_sumout\;
\CP|NP3|ALT_INV_Add1~29_sumout\ <= NOT \CP|NP3|Add1~29_sumout\;
\CP|NP3|ALT_INV_Add0~25_sumout\ <= NOT \CP|NP3|Add0~25_sumout\;
\CP|NP3|ALT_INV_Add8~25_sumout\ <= NOT \CP|NP3|Add8~25_sumout\;
\CP|NP3|ALT_INV_Add1~25_sumout\ <= NOT \CP|NP3|Add1~25_sumout\;
\CP|NP3|ALT_INV_Add11~25_sumout\ <= NOT \CP|NP3|Add11~25_sumout\;
\CP|NP3|ALT_INV_Add4~25_sumout\ <= NOT \CP|NP3|Add4~25_sumout\;
\CP|NP3|ALT_INV_Add12~25_sumout\ <= NOT \CP|NP3|Add12~25_sumout\;
\CP|NP3|ALT_INV_Add5~25_sumout\ <= NOT \CP|NP3|Add5~25_sumout\;
\CP|NP3|ALT_INV_Add8~21_sumout\ <= NOT \CP|NP3|Add8~21_sumout\;
\CP|NP3|ALT_INV_Add12~21_sumout\ <= NOT \CP|NP3|Add12~21_sumout\;
\CP|NP3|ALT_INV_Add10~21_sumout\ <= NOT \CP|NP3|Add10~21_sumout\;
\CP|NP3|ALT_INV_Add11~21_sumout\ <= NOT \CP|NP3|Add11~21_sumout\;
\CP|NP3|ALT_INV_Add7~21_sumout\ <= NOT \CP|NP3|Add7~21_sumout\;
\CP|NP3|ALT_INV_Add0~21_sumout\ <= NOT \CP|NP3|Add0~21_sumout\;
\CP|NP3|ALT_INV_Add1~21_sumout\ <= NOT \CP|NP3|Add1~21_sumout\;
\CP|NP3|ALT_INV_Add5~21_sumout\ <= NOT \CP|NP3|Add5~21_sumout\;
\CP|NP3|ALT_INV_Add3~21_sumout\ <= NOT \CP|NP3|Add3~21_sumout\;
\CP|NP3|ALT_INV_Add4~21_sumout\ <= NOT \CP|NP3|Add4~21_sumout\;
\CP|NP3|ALT_INV_Add8~17_sumout\ <= NOT \CP|NP3|Add8~17_sumout\;
\CP|NP3|ALT_INV_Add12~17_sumout\ <= NOT \CP|NP3|Add12~17_sumout\;
\CP|NP3|ALT_INV_Add10~17_sumout\ <= NOT \CP|NP3|Add10~17_sumout\;
\CP|NP3|ALT_INV_Add11~17_sumout\ <= NOT \CP|NP3|Add11~17_sumout\;
\CP|NP3|ALT_INV_Add7~17_sumout\ <= NOT \CP|NP3|Add7~17_sumout\;
\CP|NP3|ALT_INV_Add0~17_sumout\ <= NOT \CP|NP3|Add0~17_sumout\;
\CP|NP3|ALT_INV_Add1~17_sumout\ <= NOT \CP|NP3|Add1~17_sumout\;
\CP|NP3|ALT_INV_Add5~17_sumout\ <= NOT \CP|NP3|Add5~17_sumout\;
\CP|NP3|ALT_INV_Add3~17_sumout\ <= NOT \CP|NP3|Add3~17_sumout\;
\CP|NP3|ALT_INV_Add4~17_sumout\ <= NOT \CP|NP3|Add4~17_sumout\;
\CP|NP3|ALT_INV_Add8~13_sumout\ <= NOT \CP|NP3|Add8~13_sumout\;
\CP|NP3|ALT_INV_Add12~13_sumout\ <= NOT \CP|NP3|Add12~13_sumout\;
\CP|NP3|ALT_INV_Add10~13_sumout\ <= NOT \CP|NP3|Add10~13_sumout\;
\CP|NP3|ALT_INV_Add11~13_sumout\ <= NOT \CP|NP3|Add11~13_sumout\;
\CP|NP3|ALT_INV_Add7~13_sumout\ <= NOT \CP|NP3|Add7~13_sumout\;
\CP|NP3|ALT_INV_Add0~13_sumout\ <= NOT \CP|NP3|Add0~13_sumout\;
\CP|NP3|ALT_INV_Add1~13_sumout\ <= NOT \CP|NP3|Add1~13_sumout\;
\CP|NP3|ALT_INV_Add5~13_sumout\ <= NOT \CP|NP3|Add5~13_sumout\;
\CP|NP3|ALT_INV_Add3~13_sumout\ <= NOT \CP|NP3|Add3~13_sumout\;
\CP|NP3|ALT_INV_Add4~13_sumout\ <= NOT \CP|NP3|Add4~13_sumout\;
\CP|NP3|ALT_INV_Add8~9_sumout\ <= NOT \CP|NP3|Add8~9_sumout\;
\CP|NP3|ALT_INV_Add12~9_sumout\ <= NOT \CP|NP3|Add12~9_sumout\;
\CP|NP3|ALT_INV_Add10~9_sumout\ <= NOT \CP|NP3|Add10~9_sumout\;
\CP|NP3|ALT_INV_Add11~9_sumout\ <= NOT \CP|NP3|Add11~9_sumout\;
\CP|NP3|ALT_INV_Add7~9_sumout\ <= NOT \CP|NP3|Add7~9_sumout\;
\CP|NP3|ALT_INV_Add0~9_sumout\ <= NOT \CP|NP3|Add0~9_sumout\;
\CP|NP3|ALT_INV_Add1~9_sumout\ <= NOT \CP|NP3|Add1~9_sumout\;
\CP|NP3|ALT_INV_Add5~9_sumout\ <= NOT \CP|NP3|Add5~9_sumout\;
\CP|NP3|ALT_INV_Add3~9_sumout\ <= NOT \CP|NP3|Add3~9_sumout\;
\CP|NP3|ALT_INV_Add4~9_sumout\ <= NOT \CP|NP3|Add4~9_sumout\;
\CP|NP3|ALT_INV_Add8~5_sumout\ <= NOT \CP|NP3|Add8~5_sumout\;
\CP|NP3|ALT_INV_Add12~5_sumout\ <= NOT \CP|NP3|Add12~5_sumout\;
\CP|NP3|ALT_INV_Add10~5_sumout\ <= NOT \CP|NP3|Add10~5_sumout\;
\CP|NP3|ALT_INV_Add11~5_sumout\ <= NOT \CP|NP3|Add11~5_sumout\;
\CP|NP3|ALT_INV_Add7~5_sumout\ <= NOT \CP|NP3|Add7~5_sumout\;
\CP|NP3|ALT_INV_Add0~5_sumout\ <= NOT \CP|NP3|Add0~5_sumout\;
\CP|NP3|ALT_INV_Add1~5_sumout\ <= NOT \CP|NP3|Add1~5_sumout\;
\CP|NP3|ALT_INV_Add5~5_sumout\ <= NOT \CP|NP3|Add5~5_sumout\;
\CP|NP3|ALT_INV_Add3~5_sumout\ <= NOT \CP|NP3|Add3~5_sumout\;
\CP|NP3|ALT_INV_Add4~5_sumout\ <= NOT \CP|NP3|Add4~5_sumout\;
\CP|NP3|ALT_INV_Add8~1_sumout\ <= NOT \CP|NP3|Add8~1_sumout\;
\CP|NP3|ALT_INV_Add12~1_sumout\ <= NOT \CP|NP3|Add12~1_sumout\;
\CP|NP3|ALT_INV_Add10~1_sumout\ <= NOT \CP|NP3|Add10~1_sumout\;
\CP|NP3|ALT_INV_Add11~1_sumout\ <= NOT \CP|NP3|Add11~1_sumout\;
\CP|NP3|ALT_INV_Add7~1_sumout\ <= NOT \CP|NP3|Add7~1_sumout\;
\CP|NP3|ALT_INV_Add0~1_sumout\ <= NOT \CP|NP3|Add0~1_sumout\;
\CP|NP3|ALT_INV_Add1~1_sumout\ <= NOT \CP|NP3|Add1~1_sumout\;
\CP|NP3|ALT_INV_Add5~1_sumout\ <= NOT \CP|NP3|Add5~1_sumout\;
\CP|NP3|ALT_INV_Add3~1_sumout\ <= NOT \CP|NP3|Add3~1_sumout\;
\CP|NP3|ALT_INV_Add4~1_sumout\ <= NOT \CP|NP3|Add4~1_sumout\;
\CP|NP2|ALT_INV_Add3~29_sumout\ <= NOT \CP|NP2|Add3~29_sumout\;
\CP|NP2|ALT_INV_Add1~25_sumout\ <= NOT \CP|NP2|Add1~25_sumout\;
\CP|NP2|ALT_INV_Add8~29_sumout\ <= NOT \CP|NP2|Add8~29_sumout\;
\CP|NP2|ALT_INV_Add6~25_sumout\ <= NOT \CP|NP2|Add6~25_sumout\;
\CP|NP2|ALT_INV_Add7~29_sumout\ <= NOT \CP|NP2|Add7~29_sumout\;
\CP|NP2|ALT_INV_Add2~29_sumout\ <= NOT \CP|NP2|Add2~29_sumout\;
\CP|NP2|ALT_INV_Add8~25_sumout\ <= NOT \CP|NP2|Add8~25_sumout\;
\CP|NP2|ALT_INV_Add6~21_sumout\ <= NOT \CP|NP2|Add6~21_sumout\;
\CP|NP2|ALT_INV_Add7~25_sumout\ <= NOT \CP|NP2|Add7~25_sumout\;
\CP|NP2|ALT_INV_Add1~21_sumout\ <= NOT \CP|NP2|Add1~21_sumout\;
\CP|NP2|ALT_INV_Add2~25_sumout\ <= NOT \CP|NP2|Add2~25_sumout\;
\CP|NP2|ALT_INV_Add3~25_sumout\ <= NOT \CP|NP2|Add3~25_sumout\;
\CP|NP2|ALT_INV_Add7~21_sumout\ <= NOT \CP|NP2|Add7~21_sumout\;
\CP|NP2|ALT_INV_Add2~21_sumout\ <= NOT \CP|NP2|Add2~21_sumout\;
\CP|NP2|ALT_INV_Add8~21_sumout\ <= NOT \CP|NP2|Add8~21_sumout\;
\CP|NP2|ALT_INV_Add3~21_sumout\ <= NOT \CP|NP2|Add3~21_sumout\;
\CP|NP2|ALT_INV_Add3~17_sumout\ <= NOT \CP|NP2|Add3~17_sumout\;
\CP|NP2|ALT_INV_Add1~17_sumout\ <= NOT \CP|NP2|Add1~17_sumout\;
\CP|NP2|ALT_INV_Add8~17_sumout\ <= NOT \CP|NP2|Add8~17_sumout\;
\CP|NP2|ALT_INV_Add6~17_sumout\ <= NOT \CP|NP2|Add6~17_sumout\;
\CP|NP2|ALT_INV_Add7~17_sumout\ <= NOT \CP|NP2|Add7~17_sumout\;
\CP|NP2|ALT_INV_Add2~17_sumout\ <= NOT \CP|NP2|Add2~17_sumout\;
\CP|NP2|ALT_INV_Add3~13_sumout\ <= NOT \CP|NP2|Add3~13_sumout\;
\CP|NP2|ALT_INV_Add1~13_sumout\ <= NOT \CP|NP2|Add1~13_sumout\;
\CP|NP2|ALT_INV_Add8~13_sumout\ <= NOT \CP|NP2|Add8~13_sumout\;
\CP|NP2|ALT_INV_Add6~13_sumout\ <= NOT \CP|NP2|Add6~13_sumout\;
\CP|NP2|ALT_INV_Add7~13_sumout\ <= NOT \CP|NP2|Add7~13_sumout\;
\CP|NP2|ALT_INV_Add2~13_sumout\ <= NOT \CP|NP2|Add2~13_sumout\;
\CP|NP2|ALT_INV_Add3~9_sumout\ <= NOT \CP|NP2|Add3~9_sumout\;
\CP|NP2|ALT_INV_Add1~9_sumout\ <= NOT \CP|NP2|Add1~9_sumout\;
\CP|NP2|ALT_INV_Add8~9_sumout\ <= NOT \CP|NP2|Add8~9_sumout\;
\CP|NP2|ALT_INV_Add6~9_sumout\ <= NOT \CP|NP2|Add6~9_sumout\;
\CP|NP2|ALT_INV_Add7~9_sumout\ <= NOT \CP|NP2|Add7~9_sumout\;
\CP|NP2|ALT_INV_Add2~9_sumout\ <= NOT \CP|NP2|Add2~9_sumout\;
\CP|NP2|ALT_INV_Add3~5_sumout\ <= NOT \CP|NP2|Add3~5_sumout\;
\CP|NP2|ALT_INV_Add1~5_sumout\ <= NOT \CP|NP2|Add1~5_sumout\;
\CP|NP2|ALT_INV_Add8~5_sumout\ <= NOT \CP|NP2|Add8~5_sumout\;
\CP|NP2|ALT_INV_Add6~5_sumout\ <= NOT \CP|NP2|Add6~5_sumout\;
\CP|NP2|ALT_INV_Add7~5_sumout\ <= NOT \CP|NP2|Add7~5_sumout\;
\CP|NP2|ALT_INV_Add2~5_sumout\ <= NOT \CP|NP2|Add2~5_sumout\;
\CP|NP2|ALT_INV_Add3~1_sumout\ <= NOT \CP|NP2|Add3~1_sumout\;
\CP|NP2|ALT_INV_Add1~1_sumout\ <= NOT \CP|NP2|Add1~1_sumout\;
\CP|NP2|ALT_INV_Add8~1_sumout\ <= NOT \CP|NP2|Add8~1_sumout\;
\CP|NP2|ALT_INV_Add6~1_sumout\ <= NOT \CP|NP2|Add6~1_sumout\;
\CP|NP2|ALT_INV_Add7~1_sumout\ <= NOT \CP|NP2|Add7~1_sumout\;
\CP|NP2|ALT_INV_Add2~1_sumout\ <= NOT \CP|NP2|Add2~1_sumout\;
\CP|NP2|ALT_INV_POSIN~q\ <= NOT \CP|NP2|POSIN~q\;
\CP|ALT_INV_Add35~65_sumout\ <= NOT \CP|Add35~65_sumout\;
\CP|ALT_INV_Add35~61_sumout\ <= NOT \CP|Add35~61_sumout\;
\CP|collisionD|ALT_INV_Add2~21_sumout\ <= NOT \CP|collisionD|Add2~21_sumout\;
\CP|ALT_INV_Add35~57_sumout\ <= NOT \CP|Add35~57_sumout\;
\CP|collisionD|ALT_INV_Add2~17_sumout\ <= NOT \CP|collisionD|Add2~17_sumout\;
\CP|ALT_INV_Add35~53_sumout\ <= NOT \CP|Add35~53_sumout\;
\CP|collisionD|ALT_INV_Add2~13_sumout\ <= NOT \CP|collisionD|Add2~13_sumout\;
\CP|ALT_INV_Add35~49_sumout\ <= NOT \CP|Add35~49_sumout\;
\CP|collisionD|ALT_INV_Add2~9_sumout\ <= NOT \CP|collisionD|Add2~9_sumout\;
\CP|ALT_INV_Add35~45_sumout\ <= NOT \CP|Add35~45_sumout\;
\CP|collisionD|ALT_INV_Add2~5_sumout\ <= NOT \CP|collisionD|Add2~5_sumout\;
\CP|ALT_INV_Add35~41_sumout\ <= NOT \CP|Add35~41_sumout\;
\CP|collisionD|ALT_INV_Add2~1_sumout\ <= NOT \CP|collisionD|Add2~1_sumout\;
\CP|ALT_INV_Add35~37_sumout\ <= NOT \CP|Add35~37_sumout\;
\CP|collisionD|ALT_INV_Add0~33_sumout\ <= NOT \CP|collisionD|Add0~33_sumout\;
\CP|collisionD|ALT_INV_Add0~29_sumout\ <= NOT \CP|collisionD|Add0~29_sumout\;
\CP|collisionD|ALT_INV_Add0~25_sumout\ <= NOT \CP|collisionD|Add0~25_sumout\;
\CP|collisionD|ALT_INV_Add0~21_sumout\ <= NOT \CP|collisionD|Add0~21_sumout\;
\CP|collisionD|ALT_INV_Add0~17_sumout\ <= NOT \CP|collisionD|Add0~17_sumout\;
\CP|collisionD|ALT_INV_Add0~13_sumout\ <= NOT \CP|collisionD|Add0~13_sumout\;
\CP|collisionD|ALT_INV_Add0~9_sumout\ <= NOT \CP|collisionD|Add0~9_sumout\;
\CP|collisionD|ALT_INV_Add0~5_sumout\ <= NOT \CP|collisionD|Add0~5_sumout\;
\CP|collisionD|ALT_INV_Add0~1_sumout\ <= NOT \CP|collisionD|Add0~1_sumout\;
\CP|collisionD|ALT_INV_Add1~33_sumout\ <= NOT \CP|collisionD|Add1~33_sumout\;
\CP|ALT_INV_Add35~33_sumout\ <= NOT \CP|Add35~33_sumout\;
\CP|collisionD|ALT_INV_Add1~29_sumout\ <= NOT \CP|collisionD|Add1~29_sumout\;
\CP|ALT_INV_Add35~29_sumout\ <= NOT \CP|Add35~29_sumout\;
\CP|collisionD|ALT_INV_Add1~25_sumout\ <= NOT \CP|collisionD|Add1~25_sumout\;
\CP|ALT_INV_Add35~25_sumout\ <= NOT \CP|Add35~25_sumout\;
\CP|collisionD|ALT_INV_Add1~21_sumout\ <= NOT \CP|collisionD|Add1~21_sumout\;
\CP|ALT_INV_Add35~21_sumout\ <= NOT \CP|Add35~21_sumout\;
\CP|collisionD|ALT_INV_Add1~17_sumout\ <= NOT \CP|collisionD|Add1~17_sumout\;
\CP|ALT_INV_Add35~17_sumout\ <= NOT \CP|Add35~17_sumout\;
\CP|collisionD|ALT_INV_Add1~13_sumout\ <= NOT \CP|collisionD|Add1~13_sumout\;
\CP|ALT_INV_Add35~13_sumout\ <= NOT \CP|Add35~13_sumout\;
\CP|collisionD|ALT_INV_Add1~9_sumout\ <= NOT \CP|collisionD|Add1~9_sumout\;
\CP|ALT_INV_Add35~9_sumout\ <= NOT \CP|Add35~9_sumout\;
\CP|collisionD|ALT_INV_Add1~5_sumout\ <= NOT \CP|collisionD|Add1~5_sumout\;
\CP|ALT_INV_Add35~5_sumout\ <= NOT \CP|Add35~5_sumout\;
\CP|collisionD|ALT_INV_Add1~1_sumout\ <= NOT \CP|collisionD|Add1~1_sumout\;
\CP|ALT_INV_Add35~1_sumout\ <= NOT \CP|Add35~1_sumout\;
\CP|NP1|ALT_INV_Add0~29_sumout\ <= NOT \CP|NP1|Add0~29_sumout\;
\CP|NP1|ALT_INV_Add4~29_sumout\ <= NOT \CP|NP1|Add4~29_sumout\;
\CP|NP1|ALT_INV_Add2~25_sumout\ <= NOT \CP|NP1|Add2~25_sumout\;
\CP|NP1|ALT_INV_Add3~29_sumout\ <= NOT \CP|NP1|Add3~29_sumout\;
\CP|NP1|ALT_INV_Add6~29_sumout\ <= NOT \CP|NP1|Add6~29_sumout\;
\CP|NP1|ALT_INV_Add10~29_sumout\ <= NOT \CP|NP1|Add10~29_sumout\;
\CP|NP1|ALT_INV_Add8~25_sumout\ <= NOT \CP|NP1|Add8~25_sumout\;
\CP|NP1|ALT_INV_Add9~29_sumout\ <= NOT \CP|NP1|Add9~29_sumout\;
\CP|NP1|ALT_INV_Add0~25_sumout\ <= NOT \CP|NP1|Add0~25_sumout\;
\CP|NP1|ALT_INV_Add4~25_sumout\ <= NOT \CP|NP1|Add4~25_sumout\;
\CP|NP1|ALT_INV_Add2~21_sumout\ <= NOT \CP|NP1|Add2~21_sumout\;
\CP|NP1|ALT_INV_Add3~25_sumout\ <= NOT \CP|NP1|Add3~25_sumout\;
\CP|NP1|ALT_INV_Add6~25_sumout\ <= NOT \CP|NP1|Add6~25_sumout\;
\CP|NP1|ALT_INV_Add10~25_sumout\ <= NOT \CP|NP1|Add10~25_sumout\;
\CP|NP1|ALT_INV_Add8~21_sumout\ <= NOT \CP|NP1|Add8~21_sumout\;
\CP|NP1|ALT_INV_Add9~25_sumout\ <= NOT \CP|NP1|Add9~25_sumout\;
\CP|NP1|ALT_INV_Add0~21_sumout\ <= NOT \CP|NP1|Add0~21_sumout\;
\CP|NP1|ALT_INV_Add4~21_sumout\ <= NOT \CP|NP1|Add4~21_sumout\;
\CP|NP1|ALT_INV_Add2~17_sumout\ <= NOT \CP|NP1|Add2~17_sumout\;
\CP|NP1|ALT_INV_Add3~21_sumout\ <= NOT \CP|NP1|Add3~21_sumout\;
\CP|NP1|ALT_INV_Add6~21_sumout\ <= NOT \CP|NP1|Add6~21_sumout\;
\CP|NP1|ALT_INV_Add10~21_sumout\ <= NOT \CP|NP1|Add10~21_sumout\;
\CP|NP1|ALT_INV_Add8~17_sumout\ <= NOT \CP|NP1|Add8~17_sumout\;
\CP|NP1|ALT_INV_Add9~21_sumout\ <= NOT \CP|NP1|Add9~21_sumout\;
\CP|NP1|ALT_INV_Add0~17_sumout\ <= NOT \CP|NP1|Add0~17_sumout\;
\CP|NP1|ALT_INV_Add4~17_sumout\ <= NOT \CP|NP1|Add4~17_sumout\;
\CP|NP1|ALT_INV_Add2~13_sumout\ <= NOT \CP|NP1|Add2~13_sumout\;
\CP|NP1|ALT_INV_Add3~17_sumout\ <= NOT \CP|NP1|Add3~17_sumout\;
\CP|NP1|ALT_INV_Add6~17_sumout\ <= NOT \CP|NP1|Add6~17_sumout\;
\CP|NP1|ALT_INV_Add10~17_sumout\ <= NOT \CP|NP1|Add10~17_sumout\;
\CP|NP1|ALT_INV_Add8~13_sumout\ <= NOT \CP|NP1|Add8~13_sumout\;
\CP|NP1|ALT_INV_Add9~17_sumout\ <= NOT \CP|NP1|Add9~17_sumout\;
\CP|NP1|ALT_INV_Add3~13_sumout\ <= NOT \CP|NP1|Add3~13_sumout\;
\CP|NP1|ALT_INV_Add2~9_sumout\ <= NOT \CP|NP1|Add2~9_sumout\;
\CP|NP1|ALT_INV_Add4~13_sumout\ <= NOT \CP|NP1|Add4~13_sumout\;
\CP|NP1|ALT_INV_Add0~13_sumout\ <= NOT \CP|NP1|Add0~13_sumout\;
\CP|NP1|ALT_INV_Add9~13_sumout\ <= NOT \CP|NP1|Add9~13_sumout\;
\CP|NP1|ALT_INV_Add8~9_sumout\ <= NOT \CP|NP1|Add8~9_sumout\;
\CP|NP1|ALT_INV_Add10~13_sumout\ <= NOT \CP|NP1|Add10~13_sumout\;
\CP|NP1|ALT_INV_Add6~13_sumout\ <= NOT \CP|NP1|Add6~13_sumout\;
\CP|NP1|ALT_INV_Add4~9_sumout\ <= NOT \CP|NP1|Add4~9_sumout\;
\CP|NP1|ALT_INV_Add3~9_sumout\ <= NOT \CP|NP1|Add3~9_sumout\;
\CP|NP1|ALT_INV_Add0~9_sumout\ <= NOT \CP|NP1|Add0~9_sumout\;
\CP|NP1|ALT_INV_Add10~9_sumout\ <= NOT \CP|NP1|Add10~9_sumout\;
\CP|NP1|ALT_INV_Add9~9_sumout\ <= NOT \CP|NP1|Add9~9_sumout\;
\CP|NP1|ALT_INV_Add6~9_sumout\ <= NOT \CP|NP1|Add6~9_sumout\;
\CP|NP1|ALT_INV_Add0~5_sumout\ <= NOT \CP|NP1|Add0~5_sumout\;
\CP|NP1|ALT_INV_Add4~5_sumout\ <= NOT \CP|NP1|Add4~5_sumout\;
\CP|NP1|ALT_INV_Add2~5_sumout\ <= NOT \CP|NP1|Add2~5_sumout\;
\CP|NP1|ALT_INV_Add3~5_sumout\ <= NOT \CP|NP1|Add3~5_sumout\;
\CP|NP1|ALT_INV_Add6~5_sumout\ <= NOT \CP|NP1|Add6~5_sumout\;
\CP|NP1|ALT_INV_Add10~5_sumout\ <= NOT \CP|NP1|Add10~5_sumout\;
\CP|NP1|ALT_INV_Add8~5_sumout\ <= NOT \CP|NP1|Add8~5_sumout\;
\CP|NP1|ALT_INV_Add9~5_sumout\ <= NOT \CP|NP1|Add9~5_sumout\;
\CP|NP1|ALT_INV_Add0~1_sumout\ <= NOT \CP|NP1|Add0~1_sumout\;
\CP|NP1|ALT_INV_Add4~1_sumout\ <= NOT \CP|NP1|Add4~1_sumout\;
\CP|NP1|ALT_INV_Add2~1_sumout\ <= NOT \CP|NP1|Add2~1_sumout\;
\CP|NP1|ALT_INV_Add3~1_sumout\ <= NOT \CP|NP1|Add3~1_sumout\;
\CP|NP1|ALT_INV_Add6~1_sumout\ <= NOT \CP|NP1|Add6~1_sumout\;
\CP|NP1|ALT_INV_Add10~1_sumout\ <= NOT \CP|NP1|Add10~1_sumout\;
\CP|NP1|ALT_INV_Add8~1_sumout\ <= NOT \CP|NP1|Add8~1_sumout\;
\CP|NP1|ALT_INV_Add9~1_sumout\ <= NOT \CP|NP1|Add9~1_sumout\;
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(11) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(11);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(9) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(9);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(12) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(12);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(20) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(20);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(19) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(19);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(1) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(1);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(17) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(17);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(2);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(3) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(3);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(4) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(4);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(5) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(5);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(6) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(6);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(13) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(13);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(15) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(15);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(14) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(14);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(8) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(8);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(18) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(18);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(10) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(10);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(7) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(7);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(16) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(16);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(15) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(15);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(14) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(14);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(3) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(3);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(2);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(1) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(1);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(4) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(4);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(5) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(5);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(6) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(6);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(7) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(7);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(8) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(8);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(9) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(9);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(10) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(10);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(11) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(11);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(12) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(12);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(13) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(13);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(16) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(16);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(17) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(17);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(2) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(2);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(3) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(3);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(12) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(12);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(4) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(4);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(8) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(8);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(11) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(11);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(6) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(6);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(5) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(5);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(10) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(10);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(9) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(9);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(7) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7);
\CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(1) <= NOT \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1);
\CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|bt_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|ls_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|ls_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|ls_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|jet_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|lord_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|robot_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(0);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|bt_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|bt_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a29\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\DP|ALT_INV_Add5~29_sumout\ <= NOT \DP|Add5~29_sumout\;
\DP|ALT_INV_Add3~29_sumout\ <= NOT \DP|Add3~29_sumout\;
\DP|ALT_INV_Add5~25_sumout\ <= NOT \DP|Add5~25_sumout\;
\DP|ALT_INV_Add3~25_sumout\ <= NOT \DP|Add3~25_sumout\;
\DP|ALT_INV_Add5~21_sumout\ <= NOT \DP|Add5~21_sumout\;
\DP|ALT_INV_Add3~21_sumout\ <= NOT \DP|Add3~21_sumout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|jet_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|jet_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|lord_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|lord_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|robot_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|robot_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(1);
\CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(2);
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\DP|ALT_INV_Add1~13_sumout\ <= NOT \DP|Add1~13_sumout\;
\DP|ALT_INV_Add1~9_sumout\ <= NOT \DP|Add1~9_sumout\;
\DP|ALT_INV_Add1~5_sumout\ <= NOT \DP|Add1~5_sumout\;
\DP|ALT_INV_Add1~1_sumout\ <= NOT \DP|Add1~1_sumout\;
\DP|ALT_INV_Add5~17_sumout\ <= NOT \DP|Add5~17_sumout\;
\DP|ALT_INV_Add3~17_sumout\ <= NOT \DP|Add3~17_sumout\;
\CP|CLK60|ALT_INV_Add0~77_sumout\ <= NOT \CP|CLK60|Add0~77_sumout\;
\CP|CLK60|ALT_INV_Add0~73_sumout\ <= NOT \CP|CLK60|Add0~73_sumout\;
\CP|CLK60|ALT_INV_Add0~69_sumout\ <= NOT \CP|CLK60|Add0~69_sumout\;
\CP|CLK60|ALT_INV_Add0~65_sumout\ <= NOT \CP|CLK60|Add0~65_sumout\;
\CP|CLK60|ALT_INV_Add0~61_sumout\ <= NOT \CP|CLK60|Add0~61_sumout\;
\CP|CLK60|ALT_INV_Add0~57_sumout\ <= NOT \CP|CLK60|Add0~57_sumout\;
\CP|CLK60|ALT_INV_Add0~53_sumout\ <= NOT \CP|CLK60|Add0~53_sumout\;
\CP|CLK60|ALT_INV_Add0~49_sumout\ <= NOT \CP|CLK60|Add0~49_sumout\;
\CP|CLK60|ALT_INV_Add0~45_sumout\ <= NOT \CP|CLK60|Add0~45_sumout\;
\CP|CLK60|ALT_INV_Add0~41_sumout\ <= NOT \CP|CLK60|Add0~41_sumout\;
\CP|CLK60|ALT_INV_Add0~37_sumout\ <= NOT \CP|CLK60|Add0~37_sumout\;
\CP|CLK60|ALT_INV_Add0~33_sumout\ <= NOT \CP|CLK60|Add0~33_sumout\;
\CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~9_sumout\ <= NOT \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9_sumout\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\;
\CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(0) <= NOT \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(0);
\CP|NP3|p|ALT_INV_out~q\ <= NOT \CP|NP3|p|out~q\;
\CP|NP3|ALT_INV_out\(1) <= NOT \CP|NP3|out\(1);
\CP|NP3|ALT_INV_out\(0) <= NOT \CP|NP3|out\(0);
\CP|NP3|ALT_INV_out\(2) <= NOT \CP|NP3|out\(2);
\CP|NP3|ALT_INV_out\(3) <= NOT \CP|NP3|out\(3);
\CP|NP3|ALT_INV_out\(4) <= NOT \CP|NP3|out\(4);
\CP|NP3|ALT_INV_out\(5) <= NOT \CP|NP3|out\(5);
\CP|NP3|ALT_INV_out\(6) <= NOT \CP|NP3|out\(6);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|colorIsNotObj~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|MouseCoor|D1|curr_state.one~q\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|Add0~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|Equal10~1_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|ALT_INV_WideOr3~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|ALT_INV_WideOr2~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|WideOr1~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|WideOr0~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|HEX0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex0|ALT_INV_HEX0~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|HEX0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~3_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~4_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~5_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|hex1|ALT_INV_HEX0~6_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X28_Y0_N2
\VGA_BLANK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK);

-- Location: IOOBUF_X89_Y4_N45
\VGA_SYNC~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X30_Y81_N19
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X24_Y81_N53
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X89_Y23_N22
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X89_Y23_N39
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X38_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X30_Y0_N36
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X6_Y0_N2
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => PS2_CLK);

-- Location: IOOBUF_X6_Y0_N19
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~1_combout\,
	oe => \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~2_combout\,
	devoe => ww_devoe,
	o => PS2_DAT);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X29_Y4_N17
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\);

-- Location: LABCELL_X31_Y4_N0
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~5_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	cin => GND,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~5_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\);

-- Location: LABCELL_X31_Y4_N3
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~49_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~6\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~49_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\);

-- Location: LABCELL_X31_Y4_N30
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~29_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~29_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\);

-- Location: LABCELL_X31_Y4_N33
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~41_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~42\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~30\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~41_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~42\);

-- Location: FF_X31_Y4_N35
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~41_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(12));

-- Location: LABCELL_X31_Y4_N36
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~1_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(13) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~42\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~1_sumout\);

-- Location: FF_X31_Y4_N38
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~1_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(13));

-- Location: LABCELL_X31_Y4_N54
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(12) & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(13) & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(3) & (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(2) & \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\);

-- Location: LABCELL_X31_Y4_N42
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & ( \KEY[0]~input_o\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & ( 
-- \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\) # 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7)))) ) ) ) # ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & ( !\KEY[0]~input_o\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\);

-- Location: FF_X31_Y4_N5
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~49_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(2));

-- Location: LABCELL_X31_Y4_N6
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~45_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~50\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~45_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\);

-- Location: FF_X31_Y4_N8
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~45_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(3));

-- Location: LABCELL_X31_Y4_N9
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~37_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~46\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~37_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\);

-- Location: FF_X31_Y4_N10
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~37_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(4));

-- Location: LABCELL_X31_Y4_N12
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~21_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~38\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~21_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\);

-- Location: FF_X31_Y4_N14
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~21_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(5));

-- Location: LABCELL_X31_Y4_N15
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~25_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~22\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~25_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\);

-- Location: FF_X31_Y4_N17
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~25_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(6));

-- Location: LABCELL_X31_Y4_N18
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~9_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~26\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~9_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\);

-- Location: FF_X31_Y4_N20
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~9_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7));

-- Location: LABCELL_X31_Y4_N21
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~33_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~10\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~33_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\);

-- Location: FF_X31_Y4_N23
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~33_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(8));

-- Location: LABCELL_X31_Y4_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~13_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~34\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~13_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\);

-- Location: FF_X31_Y4_N25
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~13_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(9));

-- Location: LABCELL_X31_Y4_N27
\CP|MouseCoor|Mouse|PS2_Command_Out|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~17_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~14\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~17_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~18\);

-- Location: FF_X31_Y4_N29
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~17_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(10));

-- Location: FF_X31_Y4_N31
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~29_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(11));

-- Location: LABCELL_X31_Y4_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(10) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(9) & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(11) & (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(5) & (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(8) & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\);

-- Location: LABCELL_X29_Y4_N30
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) & ( \KEY[0]~input_o\ & ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) & ( \KEY[0]~input_o\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) # ((\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\ & (!\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\))) ) ) ) # ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) & ( !\KEY[0]~input_o\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7) & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000001001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\);

-- Location: FF_X31_Y4_N2
\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add0~5_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1));

-- Location: LABCELL_X29_Y4_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~0_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(1) & (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~1_combout\ & 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\);

-- Location: LABCELL_X29_Y4_N27
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector1~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\ & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\ ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\) # (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_0_IDLE~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~2_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector1~0_combout\);

-- Location: FF_X29_Y4_N29
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\);

-- Location: IOIBUF_X6_Y0_N1
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: LABCELL_X30_Y4_N36
\CP|MouseCoor|Mouse|ps2_clk_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|ps2_clk_reg~0_combout\ = ( \PS2_CLK~input_o\ ) # ( !\PS2_CLK~input_o\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_PS2_CLK~input_o\,
	combout => \CP|MouseCoor|Mouse|ps2_clk_reg~0_combout\);

-- Location: FF_X30_Y4_N38
\CP|MouseCoor|Mouse|ps2_clk_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|ps2_clk_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|ps2_clk_reg~q\);

-- Location: LABCELL_X29_Y5_N30
\CP|MouseCoor|Mouse|last_ps2_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|last_ps2_clk~0_combout\ = ( \KEY[0]~input_o\ & ( \CP|MouseCoor|Mouse|ps2_clk_reg~q\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|last_ps2_clk~0_combout\);

-- Location: FF_X29_Y5_N32
\CP|MouseCoor|Mouse|last_ps2_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|last_ps2_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|last_ps2_clk~q\);

-- Location: MLABCELL_X28_Y5_N0
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~49_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	cin => GND,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~49_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\);

-- Location: LABCELL_X29_Y5_N51
\CP|MouseCoor|Mouse|ps2_clk_negedge\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ = (\CP|MouseCoor|Mouse|last_ps2_clk~q\ & !\CP|MouseCoor|Mouse|ps2_clk_reg~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	combout => \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\);

-- Location: LABCELL_X29_Y5_N18
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~2_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0) & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- (\KEY[0]~input_o\ & (!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & \CP|MouseCoor|Mouse|last_ps2_clk~q\))) ) ) ) # ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0) & ( 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & (\KEY[0]~input_o\ & (!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & \CP|MouseCoor|Mouse|last_ps2_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~2_combout\);

-- Location: LABCELL_X29_Y5_N36
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) # ((!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & \CP|MouseCoor|Mouse|last_ps2_clk~q\)) ) ) # 
-- ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\);

-- Location: FF_X29_Y5_N20
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~2_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1));

-- Location: LABCELL_X29_Y5_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1) & ( (\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & (\KEY[0]~input_o\ & 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0)))) ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1) & ( 
-- (\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & (\KEY[0]~input_o\ & (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0)))) ) ) ) # ( 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1) & ( (\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & (\KEY[0]~input_o\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000010000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(2),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~0_combout\);

-- Location: FF_X29_Y5_N26
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2));

-- Location: LABCELL_X29_Y5_N57
\CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(3) $ (((!\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0)) # 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1)))) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111111000000001111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(3),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(2),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0_combout\);

-- Location: LABCELL_X29_Y5_N54
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~4_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add3~0_combout\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & (\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & 
-- \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Add3~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~4_combout\);

-- Location: FF_X29_Y5_N56
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~4_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(3));

-- Location: LABCELL_X29_Y5_N6
\CP|MouseCoor|Mouse|PS2_Command_Out|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(3) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0) & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2) & (\CP|MouseCoor|Mouse|last_ps2_clk~q\ & 
-- (!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(2),
	datab => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(3),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\);

-- Location: LABCELL_X29_Y6_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector4~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( ((\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & !\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\))) # (\CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & 
-- !\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000111111110100000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always1~0_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector4~0_combout\);

-- Location: FF_X29_Y6_N50
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\);

-- Location: LABCELL_X29_Y6_N51
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector5~0_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_reg~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & (\CP|MouseCoor|Mouse|last_ps2_clk~q\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) ) ) # ( !\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & ((\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)))) # (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & 
-- (((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) # (\CP|MouseCoor|Mouse|last_ps2_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector5~0_combout\);

-- Location: FF_X29_Y6_N53
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\);

-- Location: LABCELL_X29_Y6_N12
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\ = ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\);

-- Location: MLABCELL_X28_Y5_N27
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~21_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~21_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\);

-- Location: MLABCELL_X28_Y5_N30
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~17_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~22\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~17_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\);

-- Location: FF_X28_Y5_N31
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~17_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(11));

-- Location: MLABCELL_X28_Y5_N33
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~13_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~18\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~13_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\);

-- Location: FF_X28_Y5_N34
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~13_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(12));

-- Location: MLABCELL_X28_Y5_N36
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~9_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~14\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~9_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\);

-- Location: FF_X28_Y5_N38
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~9_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(13));

-- Location: MLABCELL_X28_Y5_N39
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~61_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~10\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~61_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\);

-- Location: FF_X28_Y5_N40
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~61_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(14));

-- Location: MLABCELL_X28_Y5_N42
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~65_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~62\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~65_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\);

-- Location: FF_X28_Y5_N43
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~65_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(15));

-- Location: LABCELL_X29_Y5_N42
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(1) & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(3) & (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(2) & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(14) & !\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\);

-- Location: MLABCELL_X28_Y5_N45
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~5_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~6\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~66\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~5_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~6\);

-- Location: FF_X28_Y5_N46
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~5_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(16));

-- Location: MLABCELL_X28_Y5_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~1_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(17) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~6\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~1_sumout\);

-- Location: FF_X28_Y5_N50
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~1_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(17));

-- Location: MLABCELL_X28_Y5_N54
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(8) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(9) & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(4) & 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(6) & (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(7) & !\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\);

-- Location: MLABCELL_X28_Y4_N3
\CP|MouseCoor|Mouse|PS2_Command_Out|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ & 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\);

-- Location: LABCELL_X29_Y5_N0
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ & ( \KEY[0]~input_o\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ & ( \KEY[0]~input_o\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(17)) # (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\))) ) ) ) # ( 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|always5~0_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always5~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\);

-- Location: FF_X28_Y5_N1
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~49_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(1));

-- Location: MLABCELL_X28_Y5_N3
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~53_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~50\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~53_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\);

-- Location: FF_X28_Y5_N4
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~53_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(2));

-- Location: MLABCELL_X28_Y5_N6
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~57_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~54\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~57_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\);

-- Location: FF_X28_Y5_N7
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~57_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(3));

-- Location: MLABCELL_X28_Y5_N9
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~45_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~58\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~45_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\);

-- Location: FF_X28_Y5_N10
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~45_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(4));

-- Location: MLABCELL_X28_Y5_N12
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~41_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~46\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~41_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\);

-- Location: FF_X28_Y5_N14
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~41_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(5));

-- Location: MLABCELL_X28_Y5_N15
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~37_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~42\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~37_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\);

-- Location: FF_X28_Y5_N17
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~37_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(6));

-- Location: MLABCELL_X28_Y5_N18
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~33_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~38\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~33_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\);

-- Location: FF_X28_Y5_N20
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~33_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(7));

-- Location: MLABCELL_X28_Y5_N21
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~29_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~34\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~29_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\);

-- Location: FF_X28_Y5_N23
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~29_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(8));

-- Location: MLABCELL_X28_Y5_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~25_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~30\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~25_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~26\);

-- Location: FF_X28_Y5_N26
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~25_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(9));

-- Location: FF_X28_Y5_N28
\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add2~21_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(10));

-- Location: LABCELL_X29_Y5_N33
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(11) & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(10) & (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(13) & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(12) & \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\);

-- Location: LABCELL_X29_Y5_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~1_combout\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~0_combout\ & (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~2_combout\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|transfer_counter\(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\);

-- Location: MLABCELL_X28_Y6_N0
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~57_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	cin => GND,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~57_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\);

-- Location: MLABCELL_X28_Y6_N18
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~5_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~5_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\);

-- Location: MLABCELL_X28_Y6_N21
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~17_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~6\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~17_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\);

-- Location: MLABCELL_X28_Y6_N30
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~77_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~77_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\);

-- Location: MLABCELL_X28_Y6_N33
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~69_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~78\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~69_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\);

-- Location: FF_X28_Y6_N34
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~69_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(12));

-- Location: MLABCELL_X28_Y6_N36
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~29_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~70\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~29_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\);

-- Location: FF_X28_Y6_N37
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~29_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(13));

-- Location: MLABCELL_X28_Y6_N39
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~21_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~30\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~21_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\);

-- Location: FF_X28_Y6_N40
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~21_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(14));

-- Location: MLABCELL_X28_Y6_N42
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~25_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~22\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~25_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\);

-- Location: FF_X28_Y6_N43
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~25_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(15));

-- Location: MLABCELL_X28_Y6_N45
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~1_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~26\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~1_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\);

-- Location: FF_X28_Y6_N46
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~1_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(16));

-- Location: MLABCELL_X28_Y6_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~53_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~2\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~53_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\);

-- Location: FF_X28_Y6_N49
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~53_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(17));

-- Location: MLABCELL_X28_Y6_N51
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~13_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~54\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~13_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\);

-- Location: FF_X28_Y6_N52
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~13_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(18));

-- Location: LABCELL_X29_Y6_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(8) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(13) & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(14) & 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(15) & (!\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(10) & \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\);

-- Location: LABCELL_X29_Y6_N18
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(17) & ( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(6) & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(3) & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(2) & (\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(5) & !\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\);

-- Location: LABCELL_X29_Y6_N42
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ & ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\) # 
-- ((!\KEY[0]~input_o\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\))) ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ & ( 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ ) ) # ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ & ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\);

-- Location: FF_X28_Y6_N22
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~17_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(8));

-- Location: MLABCELL_X28_Y6_N24
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~73_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~18\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~73_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\);

-- Location: FF_X28_Y6_N25
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~73_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(9));

-- Location: MLABCELL_X28_Y6_N27
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~9_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~74\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~9_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~10\);

-- Location: FF_X28_Y6_N28
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~9_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(10));

-- Location: FF_X28_Y6_N31
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~77_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(11));

-- Location: MLABCELL_X28_Y6_N54
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~61_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~62\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~14\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~61_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~62\);

-- Location: FF_X28_Y6_N55
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~61_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(19));

-- Location: MLABCELL_X28_Y6_N57
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~65_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(20) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~62\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~65_sumout\);

-- Location: FF_X28_Y6_N59
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~65_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(20));

-- Location: LABCELL_X29_Y6_N54
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(12) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(19) & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(11) & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(1) & (\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(20) & \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\);

-- Location: LABCELL_X29_Y6_N36
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\ & (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\ & \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\))) ) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ ) ) # ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101011111111111111111010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	datae => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\);

-- Location: FF_X28_Y6_N1
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~57_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(1));

-- Location: MLABCELL_X28_Y6_N3
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~49_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~58\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~49_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\);

-- Location: FF_X28_Y6_N4
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~49_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(2));

-- Location: MLABCELL_X28_Y6_N6
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~45_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~50\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~45_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\);

-- Location: FF_X28_Y6_N7
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~45_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(3));

-- Location: MLABCELL_X28_Y6_N9
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~41_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~46\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~41_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\);

-- Location: FF_X28_Y6_N10
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~41_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(4));

-- Location: MLABCELL_X28_Y6_N12
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~37_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~42\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~37_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\);

-- Location: FF_X28_Y6_N13
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~37_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(5));

-- Location: MLABCELL_X28_Y6_N15
\CP|MouseCoor|Mouse|PS2_Command_Out|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~33_sumout\ = SUM(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\ ))
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\ = CARRY(( \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	cin => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~38\,
	sumout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~33_sumout\,
	cout => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~34\);

-- Location: FF_X28_Y6_N16
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~33_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(6));

-- Location: FF_X28_Y6_N19
\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Add1~5_sumout\,
	sclr => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(7));

-- Location: LABCELL_X29_Y6_N15
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(16) & ( !\CP|MouseCoor|Mouse|PS2_Command_Out|waiting_counter\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\);

-- Location: LABCELL_X29_Y6_N30
\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~1_combout\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~0_combout\ & (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~2_combout\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\);

-- Location: LABCELL_X29_Y6_N0
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector2~0_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\) ) ) # ( !\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & 
-- (((\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\)))) # (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ & 
-- ((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\) # ((\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & \CP|MouseCoor|Mouse|PS2_Command_Out|Equal2~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001111010001000100111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~4_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal2~2_combout\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector2~0_combout\);

-- Location: FF_X29_Y6_N2
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\);

-- Location: LABCELL_X29_Y6_N6
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector3~0_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & ( ((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & (!\CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\ & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\))) # (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) ) ) # ( !\CP|MouseCoor|Mouse|ps2_clk_negedge~combout\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & (!\CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\ & \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001111100011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_negedge~combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector3~0_combout\);

-- Location: FF_X29_Y6_N8
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\);

-- Location: LABCELL_X29_Y5_N39
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~3_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( (!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & (\KEY[0]~input_o\ & (\CP|MouseCoor|Mouse|last_ps2_clk~q\ & 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~3_combout\);

-- Location: FF_X29_Y5_N41
\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit~3_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0));

-- Location: LABCELL_X29_Y5_N15
\CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\ & ( \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command\(2) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_ps2_command\(2),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_0_IDLE~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command~0_combout\);

-- Location: FF_X29_Y5_N16
\CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command\(2));

-- Location: LABCELL_X29_Y5_N12
\CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|ps2_command\(2) & (((!\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(0) & 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(1))) # (\CP|MouseCoor|Mouse|PS2_Command_Out|cur_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001011110000000000101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_cur_bit\(2),
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_ps2_command\(2),
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~1_combout\);

-- Location: LABCELL_X31_Y4_N57
\CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~2_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( ((\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\)) # (\CP|MouseCoor|Mouse|PS2_Command_Out|command_initiate_counter\(13)) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|PS2_DAT~2_combout\);

-- Location: LABCELL_X46_Y6_N33
\CP|rng1|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng1|out~1_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng1|out\(0) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(0),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng1|out~1_combout\);

-- Location: MLABCELL_X52_Y7_N24
\CP|NP1|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~2_combout\ = ( \CP|NP1|out\(4) & ( !\CP|NP1|out\(7) & ( (!\CP|NP1|out\(5) & \CP|NP1|out\(6)) ) ) ) # ( !\CP|NP1|out\(4) & ( !\CP|NP1|out\(7) & ( (!\CP|NP1|out\(5) & (\CP|NP1|out\(6) & \CP|NP1|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	datab => \CP|NP1|ALT_INV_out\(6),
	datac => \CP|NP1|ALT_INV_out\(3),
	datae => \CP|NP1|ALT_INV_out\(4),
	dataf => \CP|NP1|ALT_INV_out\(7),
	combout => \CP|NP1|always1~2_combout\);

-- Location: MLABCELL_X52_Y8_N24
\CP|NP1|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|LessThan4~0_combout\ = ( !\CP|NP1|out\(2) & ( !\CP|NP1|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(3),
	dataf => \CP|NP1|ALT_INV_out\(2),
	combout => \CP|NP1|LessThan4~0_combout\);

-- Location: LABCELL_X53_Y8_N36
\CP|NP1|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~0_combout\ = ( \CP|NP1|LessThan4~0_combout\ & ( (!\CP|NP1|out\(6) & (!\CP|NP1|out\(5) & (!\CP|NP1|out\(4) & \CP|NP1|out\(7)))) # (\CP|NP1|out\(6) & (\CP|NP1|out\(5) & ((!\CP|NP1|out\(7))))) ) ) # ( !\CP|NP1|LessThan4~0_combout\ & ( 
-- (\CP|NP1|out\(6) & (\CP|NP1|out\(5) & !\CP|NP1|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001100000000001000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(4),
	datad => \CP|NP1|ALT_INV_out\(7),
	dataf => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	combout => \CP|NP1|always1~0_combout\);

-- Location: LABCELL_X53_Y7_N30
\CP|NP1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~9_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add2~10\ = CARRY(( \CP|NP1|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP1|Add2~9_sumout\,
	cout => \CP|NP1|Add2~10\);

-- Location: MLABCELL_X52_Y7_N54
\CP|NP1|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|LessThan10~0_combout\ = ( \CP|NP1|out\(2) & ( \CP|NP1|out\(1) & ( (\CP|NP1|out\(5) & (\CP|NP1|out\(3) & \CP|NP1|out\(4))) ) ) ) # ( \CP|NP1|out\(2) & ( !\CP|NP1|out\(1) & ( (\CP|NP1|out\(5) & (\CP|NP1|out\(0) & (\CP|NP1|out\(3) & 
-- \CP|NP1|out\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	datab => \CP|NP1|ALT_INV_out\(0),
	datac => \CP|NP1|ALT_INV_out\(3),
	datad => \CP|NP1|ALT_INV_out\(4),
	datae => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|NP1|ALT_INV_out\(1),
	combout => \CP|NP1|LessThan10~0_combout\);

-- Location: LABCELL_X48_Y8_N3
\CP|NP1|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|LessThan10~1_combout\ = ( !\CP|NP1|out\(7) & ( !\CP|NP1|out\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|NP1|ALT_INV_out\(7),
	dataf => \CP|NP1|ALT_INV_out\(6),
	combout => \CP|NP1|LessThan10~1_combout\);

-- Location: LABCELL_X50_Y8_N9
\CP|NP1|POSIN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|POSIN~0_combout\ = ( \CP|NP1|p|out~q\ & ( (!\CP|NP1|LessThan10~1_combout\) # (\CP|NP1|LessThan10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_LessThan10~0_combout\,
	datab => \CP|NP1|ALT_INV_LessThan10~1_combout\,
	dataf => \CP|NP1|p|ALT_INV_out~q\,
	combout => \CP|NP1|POSIN~0_combout\);

-- Location: LABCELL_X53_Y8_N39
\CP|NP1|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~3_combout\ = ( \CP|NP1|LessThan4~0_combout\ & ( (!\CP|NP1|out\(6) & (\CP|NP1|out\(7) & ((\CP|NP1|out\(4)) # (\CP|NP1|out\(5))))) ) ) # ( !\CP|NP1|LessThan4~0_combout\ & ( (!\CP|NP1|out\(6) & (\CP|NP1|out\(7) & ((!\CP|NP1|out\(5)) # 
-- (!\CP|NP1|out\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001000000010100000100000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(7),
	datad => \CP|NP1|ALT_INV_out\(4),
	dataf => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	combout => \CP|NP1|always1~3_combout\);

-- Location: MLABCELL_X52_Y8_N30
\CP|NP1|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~9_combout\ = (\CP|NP1|out\(0) & (((\CP|NP1|always1~2_combout\ & !\CP|NP1|always1~0_combout\)) # (\CP|NP1|always1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000001000000111100000100000011110000010000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~0_combout\,
	datac => \CP|NP1|ALT_INV_out\(0),
	datad => \CP|NP1|ALT_INV_always1~3_combout\,
	combout => \CP|NP1|out~9_combout\);

-- Location: LABCELL_X53_Y8_N42
\CP|NP1|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~1_combout\ = ( !\CP|NP1|out\(4) & ( \CP|NP1|out\(6) & ( (!\CP|NP1|out\(5) & (!\CP|NP1|out\(3) & !\CP|NP1|out\(7))) ) ) ) # ( \CP|NP1|out\(4) & ( !\CP|NP1|out\(6) & ( (\CP|NP1|out\(2) & (\CP|NP1|out\(5) & (\CP|NP1|out\(3) & 
-- !\CP|NP1|out\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(2),
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(3),
	datad => \CP|NP1|ALT_INV_out\(7),
	datae => \CP|NP1|ALT_INV_out\(4),
	dataf => \CP|NP1|ALT_INV_out\(6),
	combout => \CP|NP1|always1~1_combout\);

-- Location: LABCELL_X53_Y8_N0
\CP|NP1|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add10~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add10~9_sumout\,
	cout => \CP|NP1|Add10~10\);

-- Location: LABCELL_X55_Y8_N30
\CP|NP1|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add9~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add9~9_sumout\,
	cout => \CP|NP1|Add9~10\);

-- Location: MLABCELL_X52_Y8_N36
\CP|NP1|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~10_combout\ = ( \CP|NP1|always1~0_combout\ & ( \CP|NP1|Add9~9_sumout\ & ( \CP|NP1|Add10~9_sumout\ ) ) ) # ( !\CP|NP1|always1~0_combout\ & ( \CP|NP1|Add9~9_sumout\ & ( (!\CP|NP1|always1~2_combout\ & ((\CP|NP1|Add10~9_sumout\) # 
-- (\CP|NP1|always1~1_combout\))) ) ) ) # ( \CP|NP1|always1~0_combout\ & ( !\CP|NP1|Add9~9_sumout\ & ( \CP|NP1|Add10~9_sumout\ ) ) ) # ( !\CP|NP1|always1~0_combout\ & ( !\CP|NP1|Add9~9_sumout\ & ( (!\CP|NP1|always1~2_combout\ & (!\CP|NP1|always1~1_combout\ & 
-- \CP|NP1|Add10~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000011110000111100101010001010100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~1_combout\,
	datac => \CP|NP1|ALT_INV_Add10~9_sumout\,
	datae => \CP|NP1|ALT_INV_always1~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add9~9_sumout\,
	combout => \CP|NP1|out~10_combout\);

-- Location: MLABCELL_X52_Y8_N42
\CP|NP1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Equal0~0_combout\ = ( !\CP|NP1|out\(2) & ( (!\CP|NP1|out\(1) & (!\CP|NP1|out\(3) & !\CP|NP1|out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(1),
	datac => \CP|NP1|ALT_INV_out\(3),
	datad => \CP|NP1|ALT_INV_out\(0),
	dataf => \CP|NP1|ALT_INV_out\(2),
	combout => \CP|NP1|Equal0~0_combout\);

-- Location: MLABCELL_X52_Y6_N12
\CP|NP1|always1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~5_combout\ = ( \CP|NP1|out\(6) & ( \CP|NP1|out\(7) & ( (!\CP|NP1|out\(4)) # ((!\CP|NP1|out\(5)) # (\CP|NP1|Equal0~0_combout\)) ) ) ) # ( !\CP|NP1|out\(6) & ( \CP|NP1|out\(7) & ( (\CP|NP1|out\(4) & (!\CP|NP1|LessThan4~0_combout\ & 
-- \CP|NP1|out\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100001111111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datab => \CP|NP1|ALT_INV_Equal0~0_combout\,
	datac => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	datad => \CP|NP1|ALT_INV_out\(5),
	datae => \CP|NP1|ALT_INV_out\(6),
	dataf => \CP|NP1|ALT_INV_out\(7),
	combout => \CP|NP1|always1~5_combout\);

-- Location: LABCELL_X51_Y8_N30
\CP|NP1|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add6~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add6~9_sumout\,
	cout => \CP|NP1|Add6~10\);

-- Location: MLABCELL_X52_Y8_N18
\CP|NP1|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~11_combout\ = ( \CP|NP1|Add6~9_sumout\ & ( (!\CP|NP1|out~9_combout\ & (!\CP|NP1|always1~5_combout\ & ((!\CP|NP1|out~10_combout\) # (\CP|NP1|always1~3_combout\)))) ) ) # ( !\CP|NP1|Add6~9_sumout\ & ( ((!\CP|NP1|out~9_combout\ & 
-- ((!\CP|NP1|out~10_combout\) # (\CP|NP1|always1~3_combout\)))) # (\CP|NP1|always1~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011111111110001001111111111000100000000001100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~3_combout\,
	datab => \CP|NP1|ALT_INV_out~9_combout\,
	datac => \CP|NP1|ALT_INV_out~10_combout\,
	datad => \CP|NP1|ALT_INV_always1~5_combout\,
	dataf => \CP|NP1|ALT_INV_Add6~9_sumout\,
	combout => \CP|NP1|out~11_combout\);

-- Location: MLABCELL_X52_Y8_N15
\CP|NP1|always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|always1~4_combout\ = ( \CP|NP1|out\(7) & ( \CP|NP1|out\(4) & ( (!\CP|NP1|out\(5) & ((!\CP|NP1|out\(6)))) # (\CP|NP1|out\(5) & ((\CP|NP1|out\(6)) # (\CP|NP1|LessThan4~0_combout\))) ) ) ) # ( !\CP|NP1|out\(7) & ( \CP|NP1|out\(4) ) ) # ( 
-- \CP|NP1|out\(7) & ( !\CP|NP1|out\(4) & ( !\CP|NP1|out\(6) ) ) ) # ( !\CP|NP1|out\(7) & ( !\CP|NP1|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111111101001111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(6),
	datae => \CP|NP1|ALT_INV_out\(7),
	dataf => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|always1~4_combout\);

-- Location: LABCELL_X51_Y8_N0
\CP|NP1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add0~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add0~9_sumout\,
	cout => \CP|NP1|Add0~10\);

-- Location: LABCELL_X55_Y7_N0
\CP|NP1|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add4~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add4~9_sumout\,
	cout => \CP|NP1|Add4~10\);

-- Location: MLABCELL_X52_Y7_N30
\CP|NP1|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~9_sumout\ = SUM(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add3~10\ = CARRY(( \CP|NP1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP1|Add3~9_sumout\,
	cout => \CP|NP1|Add3~10\);

-- Location: MLABCELL_X52_Y8_N33
\CP|NP1|out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~12_combout\ = ( \CP|NP1|Add3~9_sumout\ & ( (!\CP|NP1|always1~0_combout\ & (!\CP|NP1|always1~2_combout\ & ((\CP|NP1|Add4~9_sumout\) # (\CP|NP1|always1~1_combout\)))) # (\CP|NP1|always1~0_combout\ & (((\CP|NP1|Add4~9_sumout\)))) ) ) # ( 
-- !\CP|NP1|Add3~9_sumout\ & ( (\CP|NP1|Add4~9_sumout\ & (((!\CP|NP1|always1~2_combout\ & !\CP|NP1|always1~1_combout\)) # (\CP|NP1|always1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110011000000001011001100001000101110110000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~0_combout\,
	datac => \CP|NP1|ALT_INV_always1~1_combout\,
	datad => \CP|NP1|ALT_INV_Add4~9_sumout\,
	dataf => \CP|NP1|ALT_INV_Add3~9_sumout\,
	combout => \CP|NP1|out~12_combout\);

-- Location: MLABCELL_X52_Y8_N21
\CP|NP1|out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~13_combout\ = ( \CP|NP1|out~12_combout\ & ( (!\CP|NP1|always1~4_combout\ & (((!\CP|NP1|Add0~9_sumout\)))) # (\CP|NP1|always1~4_combout\ & (\CP|NP1|always1~3_combout\ & (!\CP|NP1|out~9_combout\))) ) ) # ( !\CP|NP1|out~12_combout\ & ( 
-- (!\CP|NP1|always1~4_combout\ & ((!\CP|NP1|Add0~9_sumout\))) # (\CP|NP1|always1~4_combout\ & (!\CP|NP1|out~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110011110100000001001111010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~3_combout\,
	datab => \CP|NP1|ALT_INV_out~9_combout\,
	datac => \CP|NP1|ALT_INV_always1~4_combout\,
	datad => \CP|NP1|ALT_INV_Add0~9_sumout\,
	dataf => \CP|NP1|ALT_INV_out~12_combout\,
	combout => \CP|NP1|out~13_combout\);

-- Location: LABCELL_X50_Y8_N0
\CP|NP1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Equal0~1_combout\ = ( \CP|NP1|Equal0~0_combout\ & ( !\CP|NP1|mimichalfHzclock~0_combout\ ) ) # ( !\CP|NP1|Equal0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001100110011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_mimichalfHzclock~0_combout\,
	datae => \CP|NP1|ALT_INV_Equal0~0_combout\,
	combout => \CP|NP1|Equal0~1_combout\);

-- Location: MLABCELL_X47_Y8_N15
\CP|NP1|out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~14_combout\ = ( \CP|NP1|out~13_combout\ & ( \CP|NP1|Equal0~1_combout\ & ( (\CP|NP1|POSIN~0_combout\ & !\CP|NP1|out~11_combout\) ) ) ) # ( !\CP|NP1|out~13_combout\ & ( \CP|NP1|Equal0~1_combout\ & ( (!\CP|NP1|POSIN~0_combout\) # 
-- (!\CP|NP1|out~11_combout\) ) ) ) # ( \CP|NP1|out~13_combout\ & ( !\CP|NP1|Equal0~1_combout\ ) ) # ( !\CP|NP1|out~13_combout\ & ( !\CP|NP1|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111010111110100101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_POSIN~0_combout\,
	datac => \CP|NP1|ALT_INV_out~11_combout\,
	datae => \CP|NP1|ALT_INV_out~13_combout\,
	dataf => \CP|NP1|ALT_INV_Equal0~1_combout\,
	combout => \CP|NP1|out~14_combout\);

-- Location: LABCELL_X43_Y5_N0
\CP|RC|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~37_sumout\ = SUM(( \CP|RC|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|RC|Add2~38\ = CARRY(( \CP|RC|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|RC|Add2~37_sumout\,
	cout => \CP|RC|Add2~38\);

-- Location: LABCELL_X35_Y8_N0
\CP|bcounter|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~25_sumout\ = SUM(( \CP|bcounter|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|bcounter|Add2~26\ = CARRY(( \CP|bcounter|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|bcounter|Add2~25_sumout\,
	cout => \CP|bcounter|Add2~26\);

-- Location: LABCELL_X36_Y8_N9
\CP|bcounter|out[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out[0]~6_combout\ = ( \KEY[0]~input_o\ & ( (\CP|BCenable~combout\ & (!\CP|Equal3~0_combout\ & \CP|bcounter|Add2~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ALT_INV_Equal3~0_combout\,
	datad => \CP|bcounter|ALT_INV_Add2~25_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|bcounter|out[0]~6_combout\);

-- Location: FF_X36_Y8_N11
\CP|bcounter|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(0));

-- Location: LABCELL_X35_Y8_N3
\CP|bcounter|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~21_sumout\ = SUM(( \CP|bcounter|out\(1) ) + ( GND ) + ( \CP|bcounter|Add2~26\ ))
-- \CP|bcounter|Add2~22\ = CARRY(( \CP|bcounter|out\(1) ) + ( GND ) + ( \CP|bcounter|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(1),
	cin => \CP|bcounter|Add2~26\,
	sumout => \CP|bcounter|Add2~21_sumout\,
	cout => \CP|bcounter|Add2~22\);

-- Location: LABCELL_X35_Y8_N51
\CP|bcounter|out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out[1]~5_combout\ = ( \CP|bcounter|Add2~21_sumout\ & ( \KEY[0]~input_o\ & ( (\CP|BCenable~combout\ & ((!\CP|Equal3~0_combout\) # ((!\CP|Equal3~1_combout\) # (\CP|bcounter|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datab => \CP|ALT_INV_Equal3~0_combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|ALT_INV_Equal3~1_combout\,
	datae => \CP|bcounter|ALT_INV_Add2~21_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|bcounter|out[1]~5_combout\);

-- Location: FF_X35_Y8_N53
\CP|bcounter|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(1));

-- Location: LABCELL_X35_Y8_N6
\CP|bcounter|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~17_sumout\ = SUM(( \CP|bcounter|out\(2) ) + ( GND ) + ( \CP|bcounter|Add2~22\ ))
-- \CP|bcounter|Add2~18\ = CARRY(( \CP|bcounter|out\(2) ) + ( GND ) + ( \CP|bcounter|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(2),
	cin => \CP|bcounter|Add2~22\,
	sumout => \CP|bcounter|Add2~17_sumout\,
	cout => \CP|bcounter|Add2~18\);

-- Location: LABCELL_X35_Y8_N48
\CP|bcounter|out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out[2]~4_combout\ = ( \CP|bcounter|Add2~17_sumout\ & ( \KEY[0]~input_o\ & ( (\CP|BCenable~combout\ & ((!\CP|Equal3~0_combout\) # ((!\CP|Equal3~1_combout\) # (\CP|bcounter|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datab => \CP|ALT_INV_Equal3~0_combout\,
	datac => \CP|ALT_INV_Equal3~1_combout\,
	datad => \CP|bcounter|ALT_INV_out\(6),
	datae => \CP|bcounter|ALT_INV_Add2~17_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|bcounter|out[2]~4_combout\);

-- Location: FF_X35_Y8_N50
\CP|bcounter|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(2));

-- Location: LABCELL_X35_Y8_N9
\CP|bcounter|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~13_sumout\ = SUM(( \CP|bcounter|out\(3) ) + ( GND ) + ( \CP|bcounter|Add2~18\ ))
-- \CP|bcounter|Add2~14\ = CARRY(( \CP|bcounter|out\(3) ) + ( GND ) + ( \CP|bcounter|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(3),
	cin => \CP|bcounter|Add2~18\,
	sumout => \CP|bcounter|Add2~13_sumout\,
	cout => \CP|bcounter|Add2~14\);

-- Location: LABCELL_X36_Y8_N0
\CP|bcounter|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~3_combout\ = ( \CP|Equal3~1_combout\ & ( \CP|bcounter|Add2~13_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|bcounter|out\(6)) # (!\CP|Equal3~0_combout\)) ) ) ) # ( !\CP|Equal3~1_combout\ & ( \CP|bcounter|Add2~13_sumout\ & ( 
-- (!\CP|BCenable~combout\) # (!\CP|Equal3~0_combout\) ) ) ) # ( \CP|Equal3~1_combout\ & ( !\CP|bcounter|Add2~13_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|bcounter|out\(6) & \CP|Equal3~0_combout\)) ) ) ) # ( !\CP|Equal3~1_combout\ & ( 
-- !\CP|bcounter|Add2~13_sumout\ & ( !\CP|BCenable~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101111101011111111101010101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|bcounter|ALT_INV_Add2~13_sumout\,
	combout => \CP|bcounter|out~3_combout\);

-- Location: LABCELL_X35_Y7_N6
\CP|bcounter|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|always0~0_combout\ = ( \KEY[0]~input_o\ & ( !\CP|BCenable~combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_BCenable~combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|bcounter|always0~0_combout\);

-- Location: FF_X36_Y8_N2
\CP|bcounter|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~3_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(3));

-- Location: LABCELL_X35_Y8_N12
\CP|bcounter|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~9_sumout\ = SUM(( \CP|bcounter|out\(4) ) + ( GND ) + ( \CP|bcounter|Add2~14\ ))
-- \CP|bcounter|Add2~10\ = CARRY(( \CP|bcounter|out\(4) ) + ( GND ) + ( \CP|bcounter|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(4),
	cin => \CP|bcounter|Add2~14\,
	sumout => \CP|bcounter|Add2~9_sumout\,
	cout => \CP|bcounter|Add2~10\);

-- Location: LABCELL_X36_Y8_N27
\CP|bcounter|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~2_combout\ = ( \CP|bcounter|out\(6) & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\ & \CP|bcounter|Add2~9_sumout\)) ) ) # ( !\CP|bcounter|out\(6) & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\ & 
-- (\CP|bcounter|Add2~9_sumout\)) # (\CP|Equal3~0_combout\ & ((\CP|Equal3~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111010111111101011101011111110101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datab => \CP|ALT_INV_Equal3~0_combout\,
	datac => \CP|bcounter|ALT_INV_Add2~9_sumout\,
	datad => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|bcounter|ALT_INV_out\(6),
	combout => \CP|bcounter|out~2_combout\);

-- Location: FF_X36_Y8_N29
\CP|bcounter|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~2_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(4));

-- Location: LABCELL_X35_Y8_N15
\CP|bcounter|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~5_sumout\ = SUM(( \CP|bcounter|out\(5) ) + ( GND ) + ( \CP|bcounter|Add2~10\ ))
-- \CP|bcounter|Add2~6\ = CARRY(( \CP|bcounter|out\(5) ) + ( GND ) + ( \CP|bcounter|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(5),
	cin => \CP|bcounter|Add2~10\,
	sumout => \CP|bcounter|Add2~5_sumout\,
	cout => \CP|bcounter|Add2~6\);

-- Location: LABCELL_X36_Y8_N24
\CP|bcounter|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~1_combout\ = ( \CP|bcounter|Add2~5_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\) # ((!\CP|bcounter|out\(6) & \CP|Equal3~1_combout\))) ) ) # ( !\CP|bcounter|Add2~5_sumout\ & ( (!\CP|BCenable~combout\) # 
-- ((\CP|Equal3~0_combout\ & (!\CP|bcounter|out\(6) & \CP|Equal3~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111010101010101011101011101110111111101110111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datab => \CP|ALT_INV_Equal3~0_combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|bcounter|ALT_INV_Add2~5_sumout\,
	combout => \CP|bcounter|out~1_combout\);

-- Location: FF_X36_Y8_N26
\CP|bcounter|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~1_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(5));

-- Location: LABCELL_X35_Y10_N0
\CP|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal3~0_combout\ = ( !\CP|bcounter|out\(1) & ( !\CP|bcounter|out\(0) & ( (\CP|bcounter|out\(4) & (\CP|bcounter|out\(5) & (\CP|bcounter|out\(3) & !\CP|bcounter|out\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(4),
	datab => \CP|bcounter|ALT_INV_out\(5),
	datac => \CP|bcounter|ALT_INV_out\(3),
	datad => \CP|bcounter|ALT_INV_out\(2),
	datae => \CP|bcounter|ALT_INV_out\(1),
	dataf => \CP|bcounter|ALT_INV_out\(0),
	combout => \CP|Equal3~0_combout\);

-- Location: LABCELL_X35_Y9_N0
\CP|bcounter|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~30_cout\ = CARRY(( \CP|bcounter|out\(3) ) + ( \CP|bcounter|out\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(3),
	datac => \CP|bcounter|ALT_INV_out\(4),
	cin => GND,
	cout => \CP|bcounter|Add1~30_cout\);

-- Location: LABCELL_X35_Y9_N3
\CP|bcounter|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~26_cout\ = CARRY(( \CP|bcounter|out\(5) ) + ( GND ) + ( \CP|bcounter|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(5),
	cin => \CP|bcounter|Add1~30_cout\,
	cout => \CP|bcounter|Add1~26_cout\);

-- Location: LABCELL_X35_Y9_N6
\CP|bcounter|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~1_sumout\ = SUM(( \CP|bcounter|out\(6) ) + ( GND ) + ( \CP|bcounter|Add1~26_cout\ ))
-- \CP|bcounter|Add1~2\ = CARRY(( \CP|bcounter|out\(6) ) + ( GND ) + ( \CP|bcounter|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(6),
	cin => \CP|bcounter|Add1~26_cout\,
	sumout => \CP|bcounter|Add1~1_sumout\,
	cout => \CP|bcounter|Add1~2\);

-- Location: LABCELL_X35_Y8_N18
\CP|bcounter|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~1_sumout\ = SUM(( \CP|bcounter|out\(6) ) + ( GND ) + ( \CP|bcounter|Add2~6\ ))
-- \CP|bcounter|Add2~2\ = CARRY(( \CP|bcounter|out\(6) ) + ( GND ) + ( \CP|bcounter|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(6),
	cin => \CP|bcounter|Add2~6\,
	sumout => \CP|bcounter|Add2~1_sumout\,
	cout => \CP|bcounter|Add2~2\);

-- Location: LABCELL_X35_Y9_N48
\CP|bcounter|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~0_combout\ = ( \CP|bcounter|Add1~1_sumout\ & ( \CP|bcounter|Add2~1_sumout\ & ( (\CP|BCenable~combout\ & (((!\CP|Equal3~1_combout\) # (!\CP|Equal3~0_combout\)) # (\CP|bcounter|out\(6)))) ) ) ) # ( !\CP|bcounter|Add1~1_sumout\ & ( 
-- \CP|bcounter|Add2~1_sumout\ & ( (\CP|BCenable~combout\ & !\CP|Equal3~0_combout\) ) ) ) # ( \CP|bcounter|Add1~1_sumout\ & ( !\CP|bcounter|Add2~1_sumout\ & ( (\CP|BCenable~combout\ & (\CP|Equal3~0_combout\ & ((!\CP|Equal3~1_combout\) # 
-- (\CP|bcounter|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011000100110011000000000011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(6),
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ALT_INV_Equal3~1_combout\,
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|bcounter|ALT_INV_Add1~1_sumout\,
	dataf => \CP|bcounter|ALT_INV_Add2~1_sumout\,
	combout => \CP|bcounter|out~0_combout\);

-- Location: FF_X35_Y9_N50
\CP|bcounter|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~0_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(6));

-- Location: LABCELL_X35_Y9_N9
\CP|bcounter|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~5_sumout\ = SUM(( \CP|bcounter|out\(7) ) + ( GND ) + ( \CP|bcounter|Add1~2\ ))
-- \CP|bcounter|Add1~6\ = CARRY(( \CP|bcounter|out\(7) ) + ( GND ) + ( \CP|bcounter|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(7),
	cin => \CP|bcounter|Add1~2\,
	sumout => \CP|bcounter|Add1~5_sumout\,
	cout => \CP|bcounter|Add1~6\);

-- Location: LABCELL_X35_Y8_N21
\CP|bcounter|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~29_sumout\ = SUM(( \CP|bcounter|out\(7) ) + ( GND ) + ( \CP|bcounter|Add2~2\ ))
-- \CP|bcounter|Add2~30\ = CARRY(( \CP|bcounter|out\(7) ) + ( GND ) + ( \CP|bcounter|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(7),
	cin => \CP|bcounter|Add2~2\,
	sumout => \CP|bcounter|Add2~29_sumout\,
	cout => \CP|bcounter|Add2~30\);

-- Location: LABCELL_X35_Y9_N51
\CP|bcounter|out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~7_combout\ = ( \CP|bcounter|Add1~5_sumout\ & ( \CP|bcounter|Add2~29_sumout\ & ( (\CP|BCenable~combout\ & (((!\CP|Equal3~0_combout\) # (!\CP|Equal3~1_combout\)) # (\CP|bcounter|out\(6)))) ) ) ) # ( !\CP|bcounter|Add1~5_sumout\ & ( 
-- \CP|bcounter|Add2~29_sumout\ & ( (\CP|BCenable~combout\ & !\CP|Equal3~0_combout\) ) ) ) # ( \CP|bcounter|Add1~5_sumout\ & ( !\CP|bcounter|Add2~29_sumout\ & ( (\CP|BCenable~combout\ & (\CP|Equal3~0_combout\ & ((!\CP|Equal3~1_combout\) # 
-- (\CP|bcounter|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000100110000001100000011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(6),
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ALT_INV_Equal3~0_combout\,
	datad => \CP|ALT_INV_Equal3~1_combout\,
	datae => \CP|bcounter|ALT_INV_Add1~5_sumout\,
	dataf => \CP|bcounter|ALT_INV_Add2~29_sumout\,
	combout => \CP|bcounter|out~7_combout\);

-- Location: FF_X35_Y9_N53
\CP|bcounter|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~7_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(7));

-- Location: LABCELL_X35_Y8_N24
\CP|bcounter|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~45_sumout\ = SUM(( \CP|bcounter|out\(8) ) + ( GND ) + ( \CP|bcounter|Add2~30\ ))
-- \CP|bcounter|Add2~46\ = CARRY(( \CP|bcounter|out\(8) ) + ( GND ) + ( \CP|bcounter|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(8),
	cin => \CP|bcounter|Add2~30\,
	sumout => \CP|bcounter|Add2~45_sumout\,
	cout => \CP|bcounter|Add2~46\);

-- Location: LABCELL_X35_Y9_N12
\CP|bcounter|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~21_sumout\ = SUM(( \CP|bcounter|out\(8) ) + ( GND ) + ( \CP|bcounter|Add1~6\ ))
-- \CP|bcounter|Add1~22\ = CARRY(( \CP|bcounter|out\(8) ) + ( GND ) + ( \CP|bcounter|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(8),
	cin => \CP|bcounter|Add1~6\,
	sumout => \CP|bcounter|Add1~21_sumout\,
	cout => \CP|bcounter|Add1~22\);

-- Location: LABCELL_X35_Y9_N42
\CP|bcounter|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~11_combout\ = ( \CP|Equal3~1_combout\ & ( \CP|bcounter|Add1~21_sumout\ & ( (\CP|BCenable~combout\ & ((!\CP|Equal3~0_combout\ & ((\CP|bcounter|Add2~45_sumout\))) # (\CP|Equal3~0_combout\ & (\CP|bcounter|out\(6))))) ) ) ) # ( 
-- !\CP|Equal3~1_combout\ & ( \CP|bcounter|Add1~21_sumout\ & ( (\CP|BCenable~combout\ & ((\CP|bcounter|Add2~45_sumout\) # (\CP|Equal3~0_combout\))) ) ) ) # ( \CP|Equal3~1_combout\ & ( !\CP|bcounter|Add1~21_sumout\ & ( (!\CP|Equal3~0_combout\ & 
-- (\CP|BCenable~combout\ & \CP|bcounter|Add2~45_sumout\)) ) ) ) # ( !\CP|Equal3~1_combout\ & ( !\CP|bcounter|Add1~21_sumout\ & ( (!\CP|Equal3~0_combout\ & (\CP|BCenable~combout\ & \CP|bcounter|Add2~45_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal3~0_combout\,
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|bcounter|ALT_INV_Add2~45_sumout\,
	datae => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|bcounter|ALT_INV_Add1~21_sumout\,
	combout => \CP|bcounter|out~11_combout\);

-- Location: FF_X35_Y9_N44
\CP|bcounter|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~11_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(8));

-- Location: LABCELL_X35_Y9_N15
\CP|bcounter|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~17_sumout\ = SUM(( \CP|bcounter|out\(9) ) + ( GND ) + ( \CP|bcounter|Add1~22\ ))
-- \CP|bcounter|Add1~18\ = CARRY(( \CP|bcounter|out\(9) ) + ( GND ) + ( \CP|bcounter|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(9),
	cin => \CP|bcounter|Add1~22\,
	sumout => \CP|bcounter|Add1~17_sumout\,
	cout => \CP|bcounter|Add1~18\);

-- Location: LABCELL_X35_Y8_N27
\CP|bcounter|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~41_sumout\ = SUM(( \CP|bcounter|out\(9) ) + ( GND ) + ( \CP|bcounter|Add2~46\ ))
-- \CP|bcounter|Add2~42\ = CARRY(( \CP|bcounter|out\(9) ) + ( GND ) + ( \CP|bcounter|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(9),
	cin => \CP|bcounter|Add2~46\,
	sumout => \CP|bcounter|Add2~41_sumout\,
	cout => \CP|bcounter|Add2~42\);

-- Location: LABCELL_X35_Y9_N30
\CP|bcounter|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~10_combout\ = ( \CP|bcounter|Add1~17_sumout\ & ( \CP|bcounter|Add2~41_sumout\ ) ) # ( !\CP|bcounter|Add1~17_sumout\ & ( \CP|bcounter|Add2~41_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\) # ((\CP|Equal3~1_combout\ & 
-- !\CP|bcounter|out\(6)))) ) ) ) # ( \CP|bcounter|Add1~17_sumout\ & ( !\CP|bcounter|Add2~41_sumout\ & ( (!\CP|BCenable~combout\) # (\CP|Equal3~0_combout\) ) ) ) # ( !\CP|bcounter|Add1~17_sumout\ & ( !\CP|bcounter|Add2~41_sumout\ & ( (!\CP|BCenable~combout\) 
-- # ((\CP|Equal3~1_combout\ & (!\CP|bcounter|out\(6) & \CP|Equal3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011100110011001111111111111111110111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal3~1_combout\,
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|bcounter|ALT_INV_Add1~17_sumout\,
	dataf => \CP|bcounter|ALT_INV_Add2~41_sumout\,
	combout => \CP|bcounter|out~10_combout\);

-- Location: FF_X35_Y9_N32
\CP|bcounter|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~10_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(9));

-- Location: LABCELL_X35_Y8_N30
\CP|bcounter|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~37_sumout\ = SUM(( \CP|bcounter|out\(10) ) + ( GND ) + ( \CP|bcounter|Add2~42\ ))
-- \CP|bcounter|Add2~38\ = CARRY(( \CP|bcounter|out\(10) ) + ( GND ) + ( \CP|bcounter|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(10),
	cin => \CP|bcounter|Add2~42\,
	sumout => \CP|bcounter|Add2~37_sumout\,
	cout => \CP|bcounter|Add2~38\);

-- Location: LABCELL_X35_Y9_N18
\CP|bcounter|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~13_sumout\ = SUM(( \CP|bcounter|out\(10) ) + ( GND ) + ( \CP|bcounter|Add1~18\ ))
-- \CP|bcounter|Add1~14\ = CARRY(( \CP|bcounter|out\(10) ) + ( GND ) + ( \CP|bcounter|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(10),
	cin => \CP|bcounter|Add1~18\,
	sumout => \CP|bcounter|Add1~13_sumout\,
	cout => \CP|bcounter|Add1~14\);

-- Location: LABCELL_X35_Y9_N24
\CP|bcounter|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~9_combout\ = ( \CP|Equal3~1_combout\ & ( \CP|bcounter|Add1~13_sumout\ & ( ((!\CP|BCenable~combout\) # (\CP|Equal3~0_combout\)) # (\CP|bcounter|Add2~37_sumout\) ) ) ) # ( !\CP|Equal3~1_combout\ & ( \CP|bcounter|Add1~13_sumout\ & ( 
-- ((!\CP|BCenable~combout\) # (\CP|Equal3~0_combout\)) # (\CP|bcounter|Add2~37_sumout\) ) ) ) # ( \CP|Equal3~1_combout\ & ( !\CP|bcounter|Add1~13_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\ & (\CP|bcounter|Add2~37_sumout\)) # 
-- (\CP|Equal3~0_combout\ & ((!\CP|bcounter|out\(6))))) ) ) ) # ( !\CP|Equal3~1_combout\ & ( !\CP|bcounter|Add1~13_sumout\ & ( (!\CP|BCenable~combout\) # ((\CP|bcounter|Add2~37_sumout\ & !\CP|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111001100110111011111110011011101111111111101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_Add2~37_sumout\,
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|bcounter|ALT_INV_out\(6),
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|bcounter|ALT_INV_Add1~13_sumout\,
	combout => \CP|bcounter|out~9_combout\);

-- Location: FF_X35_Y9_N26
\CP|bcounter|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~9_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(10));

-- Location: LABCELL_X35_Y9_N21
\CP|bcounter|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add1~9_sumout\ = SUM(( \CP|bcounter|out\(11) ) + ( GND ) + ( \CP|bcounter|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(11),
	cin => \CP|bcounter|Add1~14\,
	sumout => \CP|bcounter|Add1~9_sumout\);

-- Location: LABCELL_X35_Y8_N33
\CP|bcounter|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|Add2~33_sumout\ = SUM(( \CP|bcounter|out\(11) ) + ( GND ) + ( \CP|bcounter|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(11),
	cin => \CP|bcounter|Add2~38\,
	sumout => \CP|bcounter|Add2~33_sumout\);

-- Location: LABCELL_X35_Y9_N33
\CP|bcounter|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bcounter|out~8_combout\ = ( \CP|bcounter|Add1~9_sumout\ & ( \CP|bcounter|Add2~33_sumout\ ) ) # ( !\CP|bcounter|Add1~9_sumout\ & ( \CP|bcounter|Add2~33_sumout\ & ( (!\CP|BCenable~combout\) # ((!\CP|Equal3~0_combout\) # ((\CP|Equal3~1_combout\ & 
-- !\CP|bcounter|out\(6)))) ) ) ) # ( \CP|bcounter|Add1~9_sumout\ & ( !\CP|bcounter|Add2~33_sumout\ & ( (!\CP|BCenable~combout\) # (\CP|Equal3~0_combout\) ) ) ) # ( !\CP|bcounter|Add1~9_sumout\ & ( !\CP|bcounter|Add2~33_sumout\ & ( (!\CP|BCenable~combout\) # 
-- ((\CP|Equal3~1_combout\ & (\CP|Equal3~0_combout\ & !\CP|bcounter|out\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001100110011111100111111111101111111001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal3~1_combout\,
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ALT_INV_Equal3~0_combout\,
	datad => \CP|bcounter|ALT_INV_out\(6),
	datae => \CP|bcounter|ALT_INV_Add1~9_sumout\,
	dataf => \CP|bcounter|ALT_INV_Add2~33_sumout\,
	combout => \CP|bcounter|out~8_combout\);

-- Location: FF_X35_Y9_N35
\CP|bcounter|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bcounter|out~8_combout\,
	sclr => \CP|bcounter|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bcounter|out\(11));

-- Location: LABCELL_X40_Y9_N3
\CP|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal3~1_combout\ = ( \CP|bcounter|out\(10) & ( \CP|bcounter|out\(11) & ( (!\CP|bcounter|out\(7) & (\CP|bcounter|out\(9) & !\CP|bcounter|out\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(7),
	datab => \CP|bcounter|ALT_INV_out\(9),
	datac => \CP|bcounter|ALT_INV_out\(8),
	datae => \CP|bcounter|ALT_INV_out\(10),
	dataf => \CP|bcounter|ALT_INV_out\(11),
	combout => \CP|Equal3~1_combout\);

-- Location: LABCELL_X37_Y8_N12
\CP|currentState.drawButton_AfterReset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawButton_AfterReset~0_combout\ = ( \CP|bcounter|out\(6) & ( \CP|BCenable~combout\ ) ) # ( !\CP|bcounter|out\(6) & ( \CP|BCenable~combout\ & ( (!\CP|Equal3~1_combout\) # ((!\CP|Equal3~0_combout\) # 
-- ((\CP|currentState.drawBG_AfterReset_920~combout\ & \CP|Equal7~2_combout\))) ) ) ) # ( \CP|bcounter|out\(6) & ( !\CP|BCenable~combout\ & ( (\CP|currentState.drawBG_AfterReset_920~combout\ & \CP|Equal7~2_combout\) ) ) ) # ( !\CP|bcounter|out\(6) & ( 
-- !\CP|BCenable~combout\ & ( (\CP|currentState.drawBG_AfterReset_920~combout\ & \CP|Equal7~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \CP|ALT_INV_Equal7~2_combout\,
	datac => \CP|ALT_INV_Equal3~1_combout\,
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|bcounter|ALT_INV_out\(6),
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|currentState.drawButton_AfterReset~0_combout\);

-- Location: MLABCELL_X39_Y8_N57
\CP|BCenable\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BCenable~combout\ = (\KEY[0]~input_o\ & ((!\CP|currentState.drawGameOver~3_combout\ & ((\CP|BCenable~combout\))) # (\CP|currentState.drawGameOver~3_combout\ & (\CP|currentState.drawButton_AfterReset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000100000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_currentState.drawButton_AfterReset~0_combout\,
	datac => \CP|ALT_INV_BCenable~combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	combout => \CP|BCenable~combout\);

-- Location: LABCELL_X36_Y9_N36
\CP|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr2~0_combout\ = ( !\CP|BCenable~combout\ & ( (!\CP|currentState.resetState_1088~combout\ & !\CP|currentState.drawBG_AfterReset_920~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_currentState.resetState_1088~combout\,
	datad => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|WideOr2~0_combout\);

-- Location: LABCELL_X37_Y8_N45
\CP|currentState.gameOverState~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.gameOverState~0_combout\ = ( \CP|Dgameover~combout\ & ( (!\CP|currentState.gameOverState_1040~combout\ & !\CP|Equal7~2_combout\) ) ) # ( !\CP|Dgameover~combout\ & ( !\CP|currentState.gameOverState_1040~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|currentState.gameOverState~0_combout\);

-- Location: FF_X43_Y8_N2
\CP|rng3|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(1));

-- Location: FF_X42_Y8_N53
\CP|rng3|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(2));

-- Location: LABCELL_X42_Y8_N21
\CP|rng3|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng3|out~3_combout\ = (!\KEY[0]~input_o\) # (\CP|rng3|out\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(2),
	datab => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng3|out~3_combout\);

-- Location: FF_X42_Y8_N23
\CP|rng3|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|rng3|out~3_combout\,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(3));

-- Location: FF_X45_Y8_N59
\CP|rng3|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(4));

-- Location: LABCELL_X46_Y8_N54
\CP|rng3|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng3|out~2_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng3|out\(4) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng3|ALT_INV_out\(4),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng3|out~2_combout\);

-- Location: FF_X45_Y8_N14
\CP|rng3|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out~2_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(5));

-- Location: LABCELL_X46_Y8_N21
\CP|rng3|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng3|out~4_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng3|out\(5) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(5),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng3|out~4_combout\);

-- Location: FF_X45_Y8_N56
\CP|rng3|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out~4_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(6));

-- Location: LABCELL_X48_Y8_N24
\CP|rng3|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng3|out~1_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng3|out\(6) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|rng3|ALT_INV_out\(6),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng3|out~1_combout\);

-- Location: FF_X45_Y8_N17
\CP|rng3|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng3|out~1_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(7));

-- Location: LABCELL_X46_Y8_N27
\CP|rng3|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng3|out~0_combout\ = ( \CP|rng3|out\(4) & ( !\CP|rng3|out\(5) $ (!\CP|rng3|out\(3) $ (!\CP|rng3|out\(7))) ) ) # ( !\CP|rng3|out\(4) & ( !\CP|rng3|out\(5) $ (!\CP|rng3|out\(3) $ (\CP|rng3|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(5),
	datab => \CP|rng3|ALT_INV_out\(3),
	datac => \CP|rng3|ALT_INV_out\(7),
	dataf => \CP|rng3|ALT_INV_out\(4),
	combout => \CP|rng3|out~0_combout\);

-- Location: FF_X46_Y8_N29
\CP|rng3|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|rng3|out~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng3|out\(0));

-- Location: LABCELL_X43_Y8_N24
\CP|Mod1|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X43_Y8_N27
\CP|Mod1|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \CP|rng3|out\(0) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_8~6\ = CARRY(( \CP|rng3|out\(0) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(0),
	cin => \CP|Mod1|auto_generated|divider|divider|op_8~22_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X45_Y8_N0
\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ = SUM(( \CP|rng3|out\(5) ) + ( !VCC ) + ( !VCC ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ = CARRY(( \CP|rng3|out\(5) ) + ( !VCC ) + ( !VCC ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(5),
	cin => GND,
	sharein => GND,
	sumout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	shareout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\);

-- Location: LABCELL_X45_Y8_N3
\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout\ = SUM(( \CP|rng3|out\(6) ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\ = CARRY(( \CP|rng3|out\(6) ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(6),
	cin => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	sharein => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\,
	sumout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\,
	shareout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\);

-- Location: LABCELL_X45_Y8_N6
\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9_sumout\ = SUM(( \CP|rng3|out\(7) ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\ ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\ ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~10\ = CARRY(( \CP|rng3|out\(7) ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\ ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\ ))
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|rng3|ALT_INV_out\(7),
	cin => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~14\,
	sharein => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~15\,
	sumout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~10\,
	shareout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~11\);

-- Location: LABCELL_X45_Y8_N9
\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~11\ ) + ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~10\,
	sharein => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~11\,
	sumout => \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: LABCELL_X45_Y8_N12
\CP|Mod1|auto_generated|divider|divider|StageOut[9]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\ = ( !\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[1]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~13_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\);

-- Location: LABCELL_X45_Y8_N57
\CP|Mod1|auto_generated|divider|divider|StageOut[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\ = ( \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \CP|rng3|out\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(6),
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\);

-- Location: LABCELL_X45_Y8_N18
\CP|Mod1|auto_generated|divider|divider|op_4~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\);

-- Location: LABCELL_X45_Y8_N21
\CP|Mod1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \CP|rng3|out\(4) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_4~10\ = CARRY(( \CP|rng3|out\(4) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(4),
	cin => \CP|Mod1|auto_generated|divider|divider|op_4~18_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X45_Y8_N24
\CP|Mod1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\))) # 
-- (\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\CP|rng3|out\(5))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~10\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\))) # 
-- (\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\CP|rng3|out\(5))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \CP|rng3|ALT_INV_out\(5),
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_4~10\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X45_Y8_N27
\CP|Mod1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (\CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\) # (\CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\) ) + ( GND ) + ( 
-- \CP|Mod1|auto_generated|divider|divider|op_4~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_4~22\ = CARRY(( (\CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\) # (\CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\) ) + ( GND ) + ( 
-- \CP|Mod1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~16_combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_4~6\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X45_Y8_N30
\CP|Mod1|auto_generated|divider|divider|op_4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~14_cout\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[2]~9_sumout\))) # 
-- (\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\CP|rng3|out\(7))) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|rng3|ALT_INV_out\(7),
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~9_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_4~22\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_4~14_cout\);

-- Location: LABCELL_X45_Y8_N33
\CP|Mod1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|op_4~14_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X45_Y8_N15
\CP|Mod1|auto_generated|divider|divider|StageOut[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[13]~7_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[13]~7_combout\);

-- Location: LABCELL_X45_Y8_N54
\CP|Mod1|auto_generated|divider|divider|StageOut[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\ = ( \CP|rng3|out\(5) & ( (\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\) # (\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) ) # ( 
-- !\CP|rng3|out\(5) & ( (!\CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \CP|Mod1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	dataf => \CP|rng3|ALT_INV_out\(5),
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\);

-- Location: LABCELL_X45_Y8_N36
\CP|Mod1|auto_generated|divider|divider|op_5~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\);

-- Location: LABCELL_X45_Y8_N39
\CP|Mod1|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \CP|rng3|out\(3) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_5~6\ = CARRY(( \CP|rng3|out\(3) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(3),
	cin => \CP|Mod1|auto_generated|divider|divider|op_5~22_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X45_Y8_N42
\CP|Mod1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\CP|rng3|out\(4))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\CP|rng3|out\(4))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|rng3|ALT_INV_out\(4),
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_5~6\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X45_Y8_N45
\CP|Mod1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~14\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_4~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[8]~8_combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_5~14\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X45_Y8_N48
\CP|Mod1|auto_generated|divider|divider|op_5~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~18_cout\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_4~21_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\CP|Mod1|auto_generated|divider|divider|StageOut[9]~16_combout\)) # (\CP|Mod1|auto_generated|divider|divider|StageOut[9]~15_combout\))) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[9]~16_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_5~10\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_5~18_cout\);

-- Location: LABCELL_X45_Y8_N51
\CP|Mod1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_5~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|op_5~18_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X46_Y8_N12
\CP|Mod1|auto_generated|divider|divider|StageOut[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[13]~9_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[8]~8_combout\ & ( \CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[8]~8_combout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[13]~9_combout\);

-- Location: LABCELL_X46_Y8_N18
\CP|Mod1|auto_generated|divider|divider|StageOut[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\ = ( \CP|rng3|out\(4) & ( (\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\) # (\CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\) ) ) # ( !\CP|rng3|out\(4) & ( 
-- (\CP|Mod1|auto_generated|divider|divider|op_4~9_sumout\ & !\CP|Mod1|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \CP|rng3|ALT_INV_out\(4),
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\);

-- Location: LABCELL_X43_Y8_N42
\CP|Mod1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X43_Y8_N45
\CP|Mod1|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( \CP|rng3|out\(2) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_6~6\ = CARRY(( \CP|rng3|out\(2) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(2),
	cin => \CP|Mod1|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X43_Y8_N48
\CP|Mod1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|rng3|out\(3))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|rng3|out\(3))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \CP|rng3|ALT_INV_out\(3),
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_6~6\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X43_Y8_N51
\CP|Mod1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~18\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[12]~11_combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_6~18\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X43_Y8_N54
\CP|Mod1|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_5~9_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\CP|Mod1|auto_generated|divider|divider|StageOut[13]~9_combout\)) # (\CP|Mod1|auto_generated|divider|divider|StageOut[13]~7_combout\))) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[13]~9_combout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_6~22\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X43_Y8_N57
\CP|Mod1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|op_6~10_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X43_Y8_N3
\CP|Mod1|auto_generated|divider|divider|StageOut[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout\);

-- Location: LABCELL_X42_Y8_N18
\CP|Mod1|auto_generated|divider|divider|StageOut[16]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( \CP|rng3|out\(3) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \CP|Mod1|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng3|ALT_INV_out\(3),
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\);

-- Location: LABCELL_X43_Y8_N6
\CP|Mod1|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X43_Y8_N9
\CP|Mod1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \CP|rng3|out\(1) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_7~10\ = CARRY(( \CP|rng3|out\(1) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng3|ALT_INV_out\(1),
	cin => \CP|Mod1|auto_generated|divider|divider|op_7~18_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X43_Y8_N12
\CP|Mod1|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\CP|rng3|out\(2))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~10\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\CP|rng3|out\(2))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng3|ALT_INV_out\(2),
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_7~10\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X43_Y8_N15
\CP|Mod1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_6~17_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[16]~5_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_7~6\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X42_Y8_N48
\CP|Mod1|auto_generated|divider|divider|StageOut[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[17]~10_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_5~13_sumout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[17]~10_combout\);

-- Location: LABCELL_X46_Y8_N15
\CP|Mod1|auto_generated|divider|divider|StageOut[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[17]~12_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[12]~11_combout\ & ( \CP|Mod1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[12]~11_combout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[17]~12_combout\);

-- Location: LABCELL_X43_Y8_N18
\CP|Mod1|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_6~21_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\CP|Mod1|auto_generated|divider|divider|StageOut[17]~12_combout\)) # (\CP|Mod1|auto_generated|divider|divider|StageOut[17]~10_combout\))) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_7~22\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X43_Y8_N21
\CP|Mod1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|op_7~14_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X42_Y8_N3
\CP|Mod1|auto_generated|divider|divider|StageOut[21]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[21]~6_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[16]~5_combout\ & ( \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[16]~5_combout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[21]~6_combout\);

-- Location: LABCELL_X42_Y8_N0
\CP|Mod1|auto_generated|divider|divider|StageOut[20]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\ & ( (!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\) # (\CP|rng3|out\(2)) ) ) # ( 
-- !\CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\ & ( (\CP|rng3|out\(2) & \CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng3|ALT_INV_out\(2),
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\);

-- Location: LABCELL_X43_Y8_N30
\CP|Mod1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|rng3|out\(1))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~6\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|rng3|out\(1))) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \CP|rng3|ALT_INV_out\(1),
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_8~6\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X43_Y8_N33
\CP|Mod1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~14\ ))
-- \CP|Mod1|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[20]~3_combout\)) ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[20]~3_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_8~14\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X43_Y8_N36
\CP|Mod1|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\CP|Mod1|auto_generated|divider|divider|StageOut[21]~6_combout\)) # (\CP|Mod1|auto_generated|divider|divider|StageOut[21]~4_combout\))) ) + ( VCC ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[21]~6_combout\,
	cin => \CP|Mod1|auto_generated|divider|divider|op_8~10\,
	cout => \CP|Mod1|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X43_Y8_N39
\CP|Mod1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod1|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod1|auto_generated|divider|divider|op_8~18_cout\,
	sumout => \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X43_Y8_N0
\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|rng3|out\(0) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \CP|Mod1|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \CP|rng3|ALT_INV_out\(0),
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\);

-- Location: LABCELL_X42_Y8_N9
\CP|Mod1|auto_generated|divider|divider|StageOut[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ = ( \CP|rng3|out\(1) & ( \CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( \CP|rng3|out\(1) & ( !\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\ ) ) ) # ( !\CP|rng3|out\(1) & ( !\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_7~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datae => \CP|rng3|ALT_INV_out\(1),
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\);

-- Location: LABCELL_X42_Y8_N45
\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ = ( \CP|rng3|out\(2) & ( (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\)))) # 
-- (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\)) # (\CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\))) ) ) # ( !\CP|rng3|out\(2) & ( 
-- (!\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (((\CP|Mod1|auto_generated|divider|divider|op_7~5_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_7~1_sumout\ & (\CP|Mod1|auto_generated|divider|divider|op_6~5_sumout\ & 
-- ((!\CP|Mod1|auto_generated|divider|divider|op_6~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010000001100110101000000110011010111110011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \CP|rng3|ALT_INV_out\(2),
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\);

-- Location: MLABCELL_X39_Y8_N30
\CP|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal10~0_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ & 
-- !\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\) ) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ & !\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\) ) ) ) # ( \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- !\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~2_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~1_combout\,
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Equal10~0_combout\);

-- Location: LABCELL_X37_Y8_N42
\CP|currentState.gameOverState~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.gameOverState~1_combout\ = ( \CP|Equal10~0_combout\ & ( (!\CP|currentState.gameOverState~0_combout\ & ((!\CP|currentState.writeLS2buffer~1_combout\) # ((!\CP|currentState.writeLS2buffer~0_combout\) # 
-- (\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\)))) ) ) # ( !\CP|Equal10~0_combout\ & ( !\CP|currentState.gameOverState~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100100011001100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.writeLS2buffer~1_combout\,
	datab => \CP|ALT_INV_currentState.gameOverState~0_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	datad => \CP|ALT_INV_currentState.writeLS2buffer~0_combout\,
	dataf => \CP|ALT_INV_Equal10~0_combout\,
	combout => \CP|currentState.gameOverState~1_combout\);

-- Location: LABCELL_X37_Y8_N21
\CP|currentState.gameOverState_1040\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.gameOverState_1040~combout\ = ( \CP|currentState.gameOverState~1_combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.gameOverState_1040~combout\) # (\CP|currentState.drawGameOver~3_combout\))) ) ) # ( 
-- !\CP|currentState.gameOverState~1_combout\ & ( (\KEY[0]~input_o\ & (!\CP|currentState.drawGameOver~3_combout\ & \CP|currentState.gameOverState_1040~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	datad => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	dataf => \CP|ALT_INV_currentState.gameOverState~1_combout\,
	combout => \CP|currentState.gameOverState_1040~combout\);

-- Location: LABCELL_X37_Y8_N27
\CP|WideOr12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr12~0_combout\ = ( !\CP|currentState.gameOverState_1040~combout\ & ( !\CP|currentState.displayState_944~combout\ & ( !\CP|currentState.display_AfterReset_872~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datae => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	dataf => \CP|ALT_INV_currentState.displayState_944~combout\,
	combout => \CP|WideOr12~0_combout\);

-- Location: LABCELL_X31_Y9_N0
\CP|BufferCounter|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~17_sumout\ = SUM(( \CP|BufferCounter|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|BufferCounter|Add2~18\ = CARRY(( \CP|BufferCounter|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|BufferCounter|Add2~17_sumout\,
	cout => \CP|BufferCounter|Add2~18\);

-- Location: LABCELL_X35_Y8_N42
\CP|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal4~0_combout\ = ( !\CP|BufferCounter|out\(0) & ( \CP|BufferCounter|out\(4) & ( (!\CP|BufferCounter|out\(2) & (!\CP|BufferCounter|out\(3) & (!\CP|BufferCounter|out\(1) & \CP|BufferCounter|out\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(2),
	datab => \CP|BufferCounter|ALT_INV_out\(3),
	datac => \CP|BufferCounter|ALT_INV_out\(1),
	datad => \CP|BufferCounter|ALT_INV_out\(5),
	datae => \CP|BufferCounter|ALT_INV_out\(0),
	dataf => \CP|BufferCounter|ALT_INV_out\(4),
	combout => \CP|Equal4~0_combout\);

-- Location: MLABCELL_X34_Y9_N57
\CP|BufferCounter|out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out[0]~4_combout\ = ( \CP|BufferCounter|out\(7) & ( (\CP|BufferCounter|Add2~17_sumout\ & ((!\CP|BufferCounter|out\(6)) # (!\CP|Equal4~0_combout\))) ) ) # ( !\CP|BufferCounter|out\(7) & ( \CP|BufferCounter|Add2~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(6),
	datac => \CP|BufferCounter|ALT_INV_Add2~17_sumout\,
	datad => \CP|ALT_INV_Equal4~0_combout\,
	dataf => \CP|BufferCounter|ALT_INV_out\(7),
	combout => \CP|BufferCounter|out[0]~4_combout\);

-- Location: MLABCELL_X34_Y9_N30
\CP|BufferCounter|out[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out[0]~5_combout\ = ( \CP|currentState.gameOverState_1040~combout\ & ( \CP|currentState.display_AfterReset_872~combout\ & ( (\KEY[0]~input_o\ & (\CP|BufferCounter|out[0]~4_combout\ & !\CP|Equal4~3_combout\)) ) ) ) # ( 
-- !\CP|currentState.gameOverState_1040~combout\ & ( \CP|currentState.display_AfterReset_872~combout\ & ( (\KEY[0]~input_o\ & (\CP|BufferCounter|out[0]~4_combout\ & !\CP|Equal4~3_combout\)) ) ) ) # ( \CP|currentState.gameOverState_1040~combout\ & ( 
-- !\CP|currentState.display_AfterReset_872~combout\ & ( (\KEY[0]~input_o\ & (\CP|BufferCounter|out[0]~4_combout\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|currentState.gameOverState_1040~combout\ & ( !\CP|currentState.display_AfterReset_872~combout\ & ( 
-- (\KEY[0]~input_o\ & (\CP|BufferCounter|out[0]~4_combout\ & (!\CP|Equal4~3_combout\ & \CP|currentState.displayState_944~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|BufferCounter|ALT_INV_out[0]~4_combout\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_currentState.displayState_944~combout\,
	datae => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	dataf => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	combout => \CP|BufferCounter|out[0]~5_combout\);

-- Location: FF_X34_Y9_N32
\CP|BufferCounter|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(0));

-- Location: LABCELL_X31_Y9_N3
\CP|BufferCounter|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~13_sumout\ = SUM(( \CP|BufferCounter|out\(1) ) + ( GND ) + ( \CP|BufferCounter|Add2~18\ ))
-- \CP|BufferCounter|Add2~14\ = CARRY(( \CP|BufferCounter|out\(1) ) + ( GND ) + ( \CP|BufferCounter|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(1),
	cin => \CP|BufferCounter|Add2~18\,
	sumout => \CP|BufferCounter|Add2~13_sumout\,
	cout => \CP|BufferCounter|Add2~14\);

-- Location: LABCELL_X36_Y7_N0
\CP|BufferCounter|out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out[1]~3_combout\ = ( \CP|BufferCounter|Add2~13_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|Equal4~3_combout\ & (((\CP|currentState.gameOverState_1040~combout\) # (\CP|currentState.display_AfterReset_872~combout\)) # 
-- (\CP|currentState.displayState_944~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~13_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out[1]~3_combout\);

-- Location: FF_X36_Y7_N2
\CP|BufferCounter|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(1));

-- Location: LABCELL_X31_Y9_N6
\CP|BufferCounter|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~21_sumout\ = SUM(( \CP|BufferCounter|out\(2) ) + ( GND ) + ( \CP|BufferCounter|Add2~14\ ))
-- \CP|BufferCounter|Add2~22\ = CARRY(( \CP|BufferCounter|out\(2) ) + ( GND ) + ( \CP|BufferCounter|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(2),
	cin => \CP|BufferCounter|Add2~14\,
	sumout => \CP|BufferCounter|Add2~21_sumout\,
	cout => \CP|BufferCounter|Add2~22\);

-- Location: LABCELL_X36_Y7_N12
\CP|BufferCounter|out[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out[2]~6_combout\ = ( \CP|BufferCounter|Add2~21_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|Equal4~3_combout\ & (((\CP|currentState.gameOverState_1040~combout\) # (\CP|currentState.display_AfterReset_872~combout\)) # 
-- (\CP|currentState.displayState_944~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~21_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out[2]~6_combout\);

-- Location: FF_X36_Y7_N14
\CP|BufferCounter|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(2));

-- Location: LABCELL_X31_Y9_N9
\CP|BufferCounter|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~25_sumout\ = SUM(( \CP|BufferCounter|out\(3) ) + ( GND ) + ( \CP|BufferCounter|Add2~22\ ))
-- \CP|BufferCounter|Add2~26\ = CARRY(( \CP|BufferCounter|out\(3) ) + ( GND ) + ( \CP|BufferCounter|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(3),
	cin => \CP|BufferCounter|Add2~22\,
	sumout => \CP|BufferCounter|Add2~25_sumout\,
	cout => \CP|BufferCounter|Add2~26\);

-- Location: LABCELL_X36_Y7_N3
\CP|BufferCounter|out[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out[3]~7_combout\ = ( \CP|BufferCounter|Add2~25_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|Equal4~3_combout\ & (((\CP|currentState.gameOverState_1040~combout\) # (\CP|currentState.display_AfterReset_872~combout\)) # 
-- (\CP|currentState.displayState_944~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~25_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out[3]~7_combout\);

-- Location: FF_X36_Y7_N5
\CP|BufferCounter|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(3));

-- Location: LABCELL_X31_Y9_N12
\CP|BufferCounter|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~29_sumout\ = SUM(( \CP|BufferCounter|out\(4) ) + ( GND ) + ( \CP|BufferCounter|Add2~26\ ))
-- \CP|BufferCounter|Add2~30\ = CARRY(( \CP|BufferCounter|out\(4) ) + ( GND ) + ( \CP|BufferCounter|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(4),
	cin => \CP|BufferCounter|Add2~26\,
	sumout => \CP|BufferCounter|Add2~29_sumout\,
	cout => \CP|BufferCounter|Add2~30\);

-- Location: MLABCELL_X34_Y9_N27
\CP|BufferCounter|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~8_combout\ = ( \CP|BufferCounter|Add2~29_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|WideOr12~0_combout\ & ((!\CP|Equal4~4_combout\) # (\CP|Equal4~3_combout\))) ) ) ) # ( !\CP|BufferCounter|Add2~29_sumout\ & ( \KEY[0]~input_o\ & ( 
-- (!\CP|WideOr12~0_combout\ & \CP|Equal4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_WideOr12~0_combout\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~29_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out~8_combout\);

-- Location: FF_X34_Y9_N29
\CP|BufferCounter|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(4));

-- Location: LABCELL_X31_Y9_N15
\CP|BufferCounter|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~33_sumout\ = SUM(( \CP|BufferCounter|out\(5) ) + ( GND ) + ( \CP|BufferCounter|Add2~30\ ))
-- \CP|BufferCounter|Add2~34\ = CARRY(( \CP|BufferCounter|out\(5) ) + ( GND ) + ( \CP|BufferCounter|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(5),
	cin => \CP|BufferCounter|Add2~30\,
	sumout => \CP|BufferCounter|Add2~33_sumout\,
	cout => \CP|BufferCounter|Add2~34\);

-- Location: LABCELL_X33_Y9_N36
\CP|BufferCounter|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~9_combout\ = ( \CP|Equal4~4_combout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & \CP|Equal4~3_combout\)) ) ) # ( !\CP|Equal4~4_combout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & ((\CP|BufferCounter|Add2~33_sumout\) 
-- # (\CP|Equal4~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000000100010001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|BufferCounter|ALT_INV_Add2~33_sumout\,
	dataf => \CP|ALT_INV_Equal4~4_combout\,
	combout => \CP|BufferCounter|out~9_combout\);

-- Location: FF_X33_Y9_N38
\CP|BufferCounter|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(5));

-- Location: LABCELL_X31_Y9_N18
\CP|BufferCounter|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~5_sumout\ = SUM(( \CP|BufferCounter|out\(6) ) + ( GND ) + ( \CP|BufferCounter|Add2~34\ ))
-- \CP|BufferCounter|Add2~6\ = CARRY(( \CP|BufferCounter|out\(6) ) + ( GND ) + ( \CP|BufferCounter|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BufferCounter|ALT_INV_out\(6),
	cin => \CP|BufferCounter|Add2~34\,
	sumout => \CP|BufferCounter|Add2~5_sumout\,
	cout => \CP|BufferCounter|Add2~6\);

-- Location: MLABCELL_X34_Y9_N45
\CP|BufferCounter|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~1_combout\ = ( \CP|BufferCounter|Add2~5_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|WideOr12~0_combout\ & ((!\CP|Equal4~4_combout\) # (\CP|Equal4~3_combout\))) ) ) ) # ( !\CP|BufferCounter|Add2~5_sumout\ & ( \KEY[0]~input_o\ & ( 
-- (!\CP|WideOr12~0_combout\ & \CP|Equal4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_WideOr12~0_combout\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~5_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out~1_combout\);

-- Location: FF_X34_Y9_N47
\CP|BufferCounter|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(6));

-- Location: LABCELL_X31_Y9_N21
\CP|BufferCounter|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~9_sumout\ = SUM(( \CP|BufferCounter|out\(7) ) + ( GND ) + ( \CP|BufferCounter|Add2~6\ ))
-- \CP|BufferCounter|Add2~10\ = CARRY(( \CP|BufferCounter|out\(7) ) + ( GND ) + ( \CP|BufferCounter|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(7),
	cin => \CP|BufferCounter|Add2~6\,
	sumout => \CP|BufferCounter|Add2~9_sumout\,
	cout => \CP|BufferCounter|Add2~10\);

-- Location: MLABCELL_X34_Y9_N48
\CP|BufferCounter|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~2_combout\ = ( \CP|BufferCounter|Add2~9_sumout\ & ( \CP|Equal4~3_combout\ & ( (\KEY[0]~input_o\ & !\CP|WideOr12~0_combout\) ) ) ) # ( !\CP|BufferCounter|Add2~9_sumout\ & ( \CP|Equal4~3_combout\ & ( (\KEY[0]~input_o\ & 
-- !\CP|WideOr12~0_combout\) ) ) ) # ( \CP|BufferCounter|Add2~9_sumout\ & ( !\CP|Equal4~3_combout\ & ( (\KEY[0]~input_o\ & (!\CP|WideOr12~0_combout\ & !\CP|Equal4~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_WideOr12~0_combout\,
	datad => \CP|ALT_INV_Equal4~4_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~9_sumout\,
	dataf => \CP|ALT_INV_Equal4~3_combout\,
	combout => \CP|BufferCounter|out~2_combout\);

-- Location: FF_X34_Y9_N50
\CP|BufferCounter|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(7));

-- Location: MLABCELL_X34_Y9_N12
\CP|Equal4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal4~4_combout\ = ( \CP|BufferCounter|out\(6) & ( (\CP|BufferCounter|out\(7) & \CP|Equal4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(7),
	datac => \CP|ALT_INV_Equal4~0_combout\,
	dataf => \CP|BufferCounter|ALT_INV_out\(6),
	combout => \CP|Equal4~4_combout\);

-- Location: LABCELL_X33_Y9_N0
\CP|BufferCounter|Add1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~46_cout\ = CARRY(( \CP|BufferCounter|out\(5) ) + ( \CP|BufferCounter|out\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(5),
	datac => \CP|BufferCounter|ALT_INV_out\(4),
	cin => GND,
	cout => \CP|BufferCounter|Add1~46_cout\);

-- Location: LABCELL_X33_Y9_N3
\CP|BufferCounter|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~42_cout\ = CARRY(( GND ) + ( \CP|BufferCounter|out\(6) ) + ( \CP|BufferCounter|Add1~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|BufferCounter|ALT_INV_out\(6),
	cin => \CP|BufferCounter|Add1~46_cout\,
	cout => \CP|BufferCounter|Add1~42_cout\);

-- Location: LABCELL_X33_Y9_N6
\CP|BufferCounter|Add1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~38_cout\ = CARRY(( \CP|BufferCounter|out\(7) ) + ( GND ) + ( \CP|BufferCounter|Add1~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BufferCounter|ALT_INV_out\(7),
	cin => \CP|BufferCounter|Add1~42_cout\,
	cout => \CP|BufferCounter|Add1~38_cout\);

-- Location: LABCELL_X33_Y9_N9
\CP|BufferCounter|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~5_sumout\ = SUM(( \CP|BufferCounter|out\(8) ) + ( GND ) + ( \CP|BufferCounter|Add1~38_cout\ ))
-- \CP|BufferCounter|Add1~6\ = CARRY(( \CP|BufferCounter|out\(8) ) + ( GND ) + ( \CP|BufferCounter|Add1~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(8),
	cin => \CP|BufferCounter|Add1~38_cout\,
	sumout => \CP|BufferCounter|Add1~5_sumout\,
	cout => \CP|BufferCounter|Add1~6\);

-- Location: LABCELL_X31_Y9_N24
\CP|BufferCounter|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~37_sumout\ = SUM(( \CP|BufferCounter|out\(8) ) + ( GND ) + ( \CP|BufferCounter|Add2~10\ ))
-- \CP|BufferCounter|Add2~38\ = CARRY(( \CP|BufferCounter|out\(8) ) + ( GND ) + ( \CP|BufferCounter|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(8),
	cin => \CP|BufferCounter|Add2~10\,
	sumout => \CP|BufferCounter|Add2~37_sumout\,
	cout => \CP|BufferCounter|Add2~38\);

-- Location: LABCELL_X33_Y9_N54
\CP|BufferCounter|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~10_combout\ = ( \CP|BufferCounter|Add1~5_sumout\ & ( \CP|BufferCounter|Add2~37_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|BufferCounter|Add1~5_sumout\ & ( 
-- \CP|BufferCounter|Add2~37_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & !\CP|Equal4~4_combout\))) ) ) ) # ( \CP|BufferCounter|Add1~5_sumout\ & ( !\CP|BufferCounter|Add2~37_sumout\ & ( (!\CP|WideOr12~0_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & \CP|Equal4~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000100000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal4~4_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~5_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add2~37_sumout\,
	combout => \CP|BufferCounter|out~10_combout\);

-- Location: FF_X33_Y9_N56
\CP|BufferCounter|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(8));

-- Location: LABCELL_X31_Y9_N27
\CP|BufferCounter|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~41_sumout\ = SUM(( \CP|BufferCounter|out\(9) ) + ( GND ) + ( \CP|BufferCounter|Add2~38\ ))
-- \CP|BufferCounter|Add2~42\ = CARRY(( \CP|BufferCounter|out\(9) ) + ( GND ) + ( \CP|BufferCounter|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(9),
	cin => \CP|BufferCounter|Add2~38\,
	sumout => \CP|BufferCounter|Add2~41_sumout\,
	cout => \CP|BufferCounter|Add2~42\);

-- Location: LABCELL_X33_Y9_N12
\CP|BufferCounter|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~9_sumout\ = SUM(( \CP|BufferCounter|out\(9) ) + ( GND ) + ( \CP|BufferCounter|Add1~6\ ))
-- \CP|BufferCounter|Add1~10\ = CARRY(( \CP|BufferCounter|out\(9) ) + ( GND ) + ( \CP|BufferCounter|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(9),
	cin => \CP|BufferCounter|Add1~6\,
	sumout => \CP|BufferCounter|Add1~9_sumout\,
	cout => \CP|BufferCounter|Add1~10\);

-- Location: MLABCELL_X34_Y9_N6
\CP|BufferCounter|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~11_combout\ = ( \CP|BufferCounter|Add1~9_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|WideOr12~0_combout\ & (!\CP|Equal4~3_combout\ & ((\CP|BufferCounter|Add2~41_sumout\) # (\CP|Equal4~4_combout\)))) ) ) ) # ( 
-- !\CP|BufferCounter|Add1~9_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|WideOr12~0_combout\ & (!\CP|Equal4~4_combout\ & (!\CP|Equal4~3_combout\ & \CP|BufferCounter|Add2~41_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \CP|ALT_INV_Equal4~4_combout\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|BufferCounter|ALT_INV_Add2~41_sumout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~9_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out~11_combout\);

-- Location: FF_X34_Y9_N8
\CP|BufferCounter|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(9));

-- Location: LABCELL_X33_Y9_N15
\CP|BufferCounter|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~13_sumout\ = SUM(( \CP|BufferCounter|out\(10) ) + ( GND ) + ( \CP|BufferCounter|Add1~10\ ))
-- \CP|BufferCounter|Add1~14\ = CARRY(( \CP|BufferCounter|out\(10) ) + ( GND ) + ( \CP|BufferCounter|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(10),
	cin => \CP|BufferCounter|Add1~10\,
	sumout => \CP|BufferCounter|Add1~13_sumout\,
	cout => \CP|BufferCounter|Add1~14\);

-- Location: LABCELL_X31_Y9_N30
\CP|BufferCounter|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~45_sumout\ = SUM(( \CP|BufferCounter|out\(10) ) + ( GND ) + ( \CP|BufferCounter|Add2~42\ ))
-- \CP|BufferCounter|Add2~46\ = CARRY(( \CP|BufferCounter|out\(10) ) + ( GND ) + ( \CP|BufferCounter|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(10),
	cin => \CP|BufferCounter|Add2~42\,
	sumout => \CP|BufferCounter|Add2~45_sumout\,
	cout => \CP|BufferCounter|Add2~46\);

-- Location: LABCELL_X33_Y9_N48
\CP|BufferCounter|out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~12_combout\ = ( \CP|BufferCounter|Add1~13_sumout\ & ( \CP|BufferCounter|Add2~45_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|BufferCounter|Add1~13_sumout\ & ( 
-- \CP|BufferCounter|Add2~45_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & !\CP|Equal4~4_combout\))) ) ) ) # ( \CP|BufferCounter|Add1~13_sumout\ & ( !\CP|BufferCounter|Add2~45_sumout\ & ( (!\CP|WideOr12~0_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & \CP|Equal4~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000100000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal4~4_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~13_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add2~45_sumout\,
	combout => \CP|BufferCounter|out~12_combout\);

-- Location: FF_X33_Y9_N50
\CP|BufferCounter|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(10));

-- Location: LABCELL_X33_Y9_N18
\CP|BufferCounter|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~17_sumout\ = SUM(( \CP|BufferCounter|out\(11) ) + ( GND ) + ( \CP|BufferCounter|Add1~14\ ))
-- \CP|BufferCounter|Add1~18\ = CARRY(( \CP|BufferCounter|out\(11) ) + ( GND ) + ( \CP|BufferCounter|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(11),
	cin => \CP|BufferCounter|Add1~14\,
	sumout => \CP|BufferCounter|Add1~17_sumout\,
	cout => \CP|BufferCounter|Add1~18\);

-- Location: LABCELL_X31_Y9_N33
\CP|BufferCounter|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~49_sumout\ = SUM(( \CP|BufferCounter|out\(11) ) + ( GND ) + ( \CP|BufferCounter|Add2~46\ ))
-- \CP|BufferCounter|Add2~50\ = CARRY(( \CP|BufferCounter|out\(11) ) + ( GND ) + ( \CP|BufferCounter|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(11),
	cin => \CP|BufferCounter|Add2~46\,
	sumout => \CP|BufferCounter|Add2~49_sumout\,
	cout => \CP|BufferCounter|Add2~50\);

-- Location: LABCELL_X33_Y9_N51
\CP|BufferCounter|out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~13_combout\ = ( \CP|BufferCounter|Add1~17_sumout\ & ( \CP|BufferCounter|Add2~49_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|BufferCounter|Add1~17_sumout\ & ( 
-- \CP|BufferCounter|Add2~49_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & (!\CP|Equal4~4_combout\ & !\CP|Equal4~3_combout\))) ) ) ) # ( \CP|BufferCounter|Add1~17_sumout\ & ( !\CP|BufferCounter|Add2~49_sumout\ & ( (!\CP|WideOr12~0_combout\ & 
-- (\KEY[0]~input_o\ & (\CP|Equal4~4_combout\ & !\CP|Equal4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000100000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~17_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add2~49_sumout\,
	combout => \CP|BufferCounter|out~13_combout\);

-- Location: FF_X33_Y9_N53
\CP|BufferCounter|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(11));

-- Location: LABCELL_X31_Y9_N36
\CP|BufferCounter|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~53_sumout\ = SUM(( \CP|BufferCounter|out\(12) ) + ( GND ) + ( \CP|BufferCounter|Add2~50\ ))
-- \CP|BufferCounter|Add2~54\ = CARRY(( \CP|BufferCounter|out\(12) ) + ( GND ) + ( \CP|BufferCounter|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(12),
	cin => \CP|BufferCounter|Add2~50\,
	sumout => \CP|BufferCounter|Add2~53_sumout\,
	cout => \CP|BufferCounter|Add2~54\);

-- Location: LABCELL_X33_Y9_N21
\CP|BufferCounter|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~21_sumout\ = SUM(( \CP|BufferCounter|out\(12) ) + ( GND ) + ( \CP|BufferCounter|Add1~18\ ))
-- \CP|BufferCounter|Add1~22\ = CARRY(( \CP|BufferCounter|out\(12) ) + ( GND ) + ( \CP|BufferCounter|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(12),
	cin => \CP|BufferCounter|Add1~18\,
	sumout => \CP|BufferCounter|Add1~21_sumout\,
	cout => \CP|BufferCounter|Add1~22\);

-- Location: MLABCELL_X34_Y9_N39
\CP|BufferCounter|out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~14_combout\ = ( \CP|BufferCounter|Add1~21_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|WideOr12~0_combout\ & (!\CP|Equal4~3_combout\ & ((\CP|Equal4~4_combout\) # (\CP|BufferCounter|Add2~53_sumout\)))) ) ) ) # ( 
-- !\CP|BufferCounter|Add1~21_sumout\ & ( \KEY[0]~input_o\ & ( (\CP|BufferCounter|Add2~53_sumout\ & (!\CP|WideOr12~0_combout\ & (!\CP|Equal4~4_combout\ & !\CP|Equal4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_Add2~53_sumout\,
	datab => \CP|ALT_INV_WideOr12~0_combout\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~21_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BufferCounter|out~14_combout\);

-- Location: FF_X34_Y9_N41
\CP|BufferCounter|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(12));

-- Location: LABCELL_X33_Y9_N24
\CP|BufferCounter|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~1_sumout\ = SUM(( \CP|BufferCounter|out\(13) ) + ( GND ) + ( \CP|BufferCounter|Add1~22\ ))
-- \CP|BufferCounter|Add1~2\ = CARRY(( \CP|BufferCounter|out\(13) ) + ( GND ) + ( \CP|BufferCounter|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(13),
	cin => \CP|BufferCounter|Add1~22\,
	sumout => \CP|BufferCounter|Add1~1_sumout\,
	cout => \CP|BufferCounter|Add1~2\);

-- Location: LABCELL_X31_Y9_N39
\CP|BufferCounter|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~1_sumout\ = SUM(( \CP|BufferCounter|out\(13) ) + ( GND ) + ( \CP|BufferCounter|Add2~54\ ))
-- \CP|BufferCounter|Add2~2\ = CARRY(( \CP|BufferCounter|out\(13) ) + ( GND ) + ( \CP|BufferCounter|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(13),
	cin => \CP|BufferCounter|Add2~54\,
	sumout => \CP|BufferCounter|Add2~1_sumout\,
	cout => \CP|BufferCounter|Add2~2\);

-- Location: MLABCELL_X34_Y9_N0
\CP|BufferCounter|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~0_combout\ = ( \CP|BufferCounter|Add1~1_sumout\ & ( \CP|BufferCounter|Add2~1_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|BufferCounter|Add1~1_sumout\ & ( 
-- \CP|BufferCounter|Add2~1_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & !\CP|Equal4~4_combout\))) ) ) ) # ( \CP|BufferCounter|Add1~1_sumout\ & ( !\CP|BufferCounter|Add2~1_sumout\ & ( (!\CP|WideOr12~0_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|Equal4~3_combout\ & \CP|Equal4~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000100000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal4~4_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~1_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add2~1_sumout\,
	combout => \CP|BufferCounter|out~0_combout\);

-- Location: FF_X34_Y9_N2
\CP|BufferCounter|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(13));

-- Location: LABCELL_X31_Y9_N42
\CP|BufferCounter|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~57_sumout\ = SUM(( \CP|BufferCounter|out\(14) ) + ( GND ) + ( \CP|BufferCounter|Add2~2\ ))
-- \CP|BufferCounter|Add2~58\ = CARRY(( \CP|BufferCounter|out\(14) ) + ( GND ) + ( \CP|BufferCounter|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(14),
	cin => \CP|BufferCounter|Add2~2\,
	sumout => \CP|BufferCounter|Add2~57_sumout\,
	cout => \CP|BufferCounter|Add2~58\);

-- Location: LABCELL_X33_Y9_N27
\CP|BufferCounter|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~25_sumout\ = SUM(( \CP|BufferCounter|out\(14) ) + ( GND ) + ( \CP|BufferCounter|Add1~2\ ))
-- \CP|BufferCounter|Add1~26\ = CARRY(( \CP|BufferCounter|out\(14) ) + ( GND ) + ( \CP|BufferCounter|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(14),
	cin => \CP|BufferCounter|Add1~2\,
	sumout => \CP|BufferCounter|Add1~25_sumout\,
	cout => \CP|BufferCounter|Add1~26\);

-- Location: LABCELL_X33_Y9_N42
\CP|BufferCounter|out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~15_combout\ = ( \CP|BufferCounter|Add2~57_sumout\ & ( \CP|BufferCounter|Add1~25_sumout\ & ( (!\CP|WideOr12~0_combout\ & \KEY[0]~input_o\) ) ) ) # ( !\CP|BufferCounter|Add2~57_sumout\ & ( \CP|BufferCounter|Add1~25_sumout\ & ( 
-- (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & ((\CP|Equal4~4_combout\) # (\CP|Equal4~3_combout\)))) ) ) ) # ( \CP|BufferCounter|Add2~57_sumout\ & ( !\CP|BufferCounter|Add1~25_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & 
-- ((!\CP|Equal4~4_combout\) # (\CP|Equal4~3_combout\)))) ) ) ) # ( !\CP|BufferCounter|Add2~57_sumout\ & ( !\CP|BufferCounter|Add1~25_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & \CP|Equal4~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001000100000001000000010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal4~4_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~57_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add1~25_sumout\,
	combout => \CP|BufferCounter|out~15_combout\);

-- Location: FF_X33_Y9_N44
\CP|BufferCounter|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(14));

-- Location: LABCELL_X33_Y9_N30
\CP|BufferCounter|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~29_sumout\ = SUM(( \CP|BufferCounter|out\(15) ) + ( GND ) + ( \CP|BufferCounter|Add1~26\ ))
-- \CP|BufferCounter|Add1~30\ = CARRY(( \CP|BufferCounter|out\(15) ) + ( GND ) + ( \CP|BufferCounter|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BufferCounter|ALT_INV_out\(15),
	cin => \CP|BufferCounter|Add1~26\,
	sumout => \CP|BufferCounter|Add1~29_sumout\,
	cout => \CP|BufferCounter|Add1~30\);

-- Location: LABCELL_X31_Y9_N45
\CP|BufferCounter|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~61_sumout\ = SUM(( \CP|BufferCounter|out\(15) ) + ( GND ) + ( \CP|BufferCounter|Add2~58\ ))
-- \CP|BufferCounter|Add2~62\ = CARRY(( \CP|BufferCounter|out\(15) ) + ( GND ) + ( \CP|BufferCounter|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(15),
	cin => \CP|BufferCounter|Add2~58\,
	sumout => \CP|BufferCounter|Add2~61_sumout\,
	cout => \CP|BufferCounter|Add2~62\);

-- Location: LABCELL_X33_Y9_N57
\CP|BufferCounter|out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~16_combout\ = ( \CP|BufferCounter|Add1~29_sumout\ & ( \CP|BufferCounter|Add2~61_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & !\CP|Equal4~3_combout\)) ) ) ) # ( !\CP|BufferCounter|Add1~29_sumout\ & ( 
-- \CP|BufferCounter|Add2~61_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & (!\CP|Equal4~4_combout\ & !\CP|Equal4~3_combout\))) ) ) ) # ( \CP|BufferCounter|Add1~29_sumout\ & ( !\CP|BufferCounter|Add2~61_sumout\ & ( (!\CP|WideOr12~0_combout\ & 
-- (\KEY[0]~input_o\ & (\CP|Equal4~4_combout\ & !\CP|Equal4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000100000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add1~29_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add2~61_sumout\,
	combout => \CP|BufferCounter|out~16_combout\);

-- Location: FF_X33_Y9_N59
\CP|BufferCounter|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(15));

-- Location: LABCELL_X31_Y9_N48
\CP|BufferCounter|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add2~65_sumout\ = SUM(( \CP|BufferCounter|out\(16) ) + ( GND ) + ( \CP|BufferCounter|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BufferCounter|ALT_INV_out\(16),
	cin => \CP|BufferCounter|Add2~62\,
	sumout => \CP|BufferCounter|Add2~65_sumout\);

-- Location: LABCELL_X33_Y9_N33
\CP|BufferCounter|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|Add1~33_sumout\ = SUM(( \CP|BufferCounter|out\(16) ) + ( GND ) + ( \CP|BufferCounter|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(16),
	cin => \CP|BufferCounter|Add1~30\,
	sumout => \CP|BufferCounter|Add1~33_sumout\);

-- Location: LABCELL_X33_Y9_N45
\CP|BufferCounter|out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BufferCounter|out~17_combout\ = ( \CP|BufferCounter|Add2~65_sumout\ & ( \CP|BufferCounter|Add1~33_sumout\ & ( (!\CP|WideOr12~0_combout\ & \KEY[0]~input_o\) ) ) ) # ( !\CP|BufferCounter|Add2~65_sumout\ & ( \CP|BufferCounter|Add1~33_sumout\ & ( 
-- (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & ((\CP|Equal4~3_combout\) # (\CP|Equal4~4_combout\)))) ) ) ) # ( \CP|BufferCounter|Add2~65_sumout\ & ( !\CP|BufferCounter|Add1~33_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & 
-- ((!\CP|Equal4~4_combout\) # (\CP|Equal4~3_combout\)))) ) ) ) # ( !\CP|BufferCounter|Add2~65_sumout\ & ( !\CP|BufferCounter|Add1~33_sumout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & \CP|Equal4~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010001000000010001000000010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal4~4_combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	datae => \CP|BufferCounter|ALT_INV_Add2~65_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_Add1~33_sumout\,
	combout => \CP|BufferCounter|out~17_combout\);

-- Location: FF_X33_Y9_N47
\CP|BufferCounter|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BufferCounter|out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BufferCounter|out\(16));

-- Location: LABCELL_X33_Y9_N39
\CP|Equal4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal4~2_combout\ = ( \CP|BufferCounter|out\(14) & ( (!\CP|BufferCounter|out\(15) & \CP|BufferCounter|out\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BufferCounter|ALT_INV_out\(15),
	datad => \CP|BufferCounter|ALT_INV_out\(16),
	dataf => \CP|BufferCounter|ALT_INV_out\(14),
	combout => \CP|Equal4~2_combout\);

-- Location: LABCELL_X33_Y7_N3
\CP|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal4~1_combout\ = ( !\CP|BufferCounter|out\(9) & ( (!\CP|BufferCounter|out\(11) & (!\CP|BufferCounter|out\(8) & (!\CP|BufferCounter|out\(10) & !\CP|BufferCounter|out\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(11),
	datab => \CP|BufferCounter|ALT_INV_out\(8),
	datac => \CP|BufferCounter|ALT_INV_out\(10),
	datad => \CP|BufferCounter|ALT_INV_out\(12),
	dataf => \CP|BufferCounter|ALT_INV_out\(9),
	combout => \CP|Equal4~1_combout\);

-- Location: MLABCELL_X34_Y9_N18
\CP|Equal4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal4~3_combout\ = ( !\CP|BufferCounter|out\(13) & ( \CP|BufferCounter|out\(7) & ( (\CP|Equal4~2_combout\ & (\CP|Equal4~1_combout\ & (\CP|Equal4~0_combout\ & \CP|BufferCounter|out\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal4~2_combout\,
	datab => \CP|ALT_INV_Equal4~1_combout\,
	datac => \CP|ALT_INV_Equal4~0_combout\,
	datad => \CP|BufferCounter|ALT_INV_out\(6),
	datae => \CP|BufferCounter|ALT_INV_out\(13),
	dataf => \CP|BufferCounter|ALT_INV_out\(7),
	combout => \CP|Equal4~3_combout\);

-- Location: LABCELL_X37_Y8_N48
\CP|currentState.display_AfterReset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.display_AfterReset~0_combout\ = ( \CP|Equal3~1_combout\ & ( \CP|BCenable~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|bcounter|out\(6) & ((\CP|Equal3~0_combout\)))) # 
-- (\CP|currentState.display_AfterReset_872~combout\ & ((!\CP|Equal4~3_combout\) # ((!\CP|bcounter|out\(6) & \CP|Equal3~0_combout\)))) ) ) ) # ( !\CP|Equal3~1_combout\ & ( \CP|BCenable~combout\ & ( (\CP|currentState.display_AfterReset_872~combout\ & 
-- !\CP|Equal4~3_combout\) ) ) ) # ( \CP|Equal3~1_combout\ & ( !\CP|BCenable~combout\ & ( (\CP|currentState.display_AfterReset_872~combout\ & !\CP|Equal4~3_combout\) ) ) ) # ( !\CP|Equal3~1_combout\ & ( !\CP|BCenable~combout\ & ( 
-- (\CP|currentState.display_AfterReset_872~combout\ & !\CP|Equal4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datab => \CP|bcounter|ALT_INV_out\(6),
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal3~0_combout\,
	datae => \CP|ALT_INV_Equal3~1_combout\,
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|currentState.display_AfterReset~0_combout\);

-- Location: LABCELL_X37_Y8_N9
\CP|currentState.display_AfterReset_872\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.display_AfterReset_872~combout\ = ( \CP|currentState.display_AfterReset~0_combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.drawGameOver~3_combout\) # (\CP|currentState.display_AfterReset_872~combout\))) ) ) # ( 
-- !\CP|currentState.display_AfterReset~0_combout\ & ( (\KEY[0]~input_o\ & (\CP|currentState.display_AfterReset_872~combout\ & !\CP|currentState.drawGameOver~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \CP|ALT_INV_currentState.display_AfterReset~0_combout\,
	combout => \CP|currentState.display_AfterReset_872~combout\);

-- Location: LABCELL_X30_Y7_N21
\CP|CLK60|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~25_sumout\ = SUM(( \CP|CLK60|q\(7) ) + ( VCC ) + ( \CP|CLK60|Add0~22\ ))
-- \CP|CLK60|Add0~26\ = CARRY(( \CP|CLK60|q\(7) ) + ( VCC ) + ( \CP|CLK60|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(7),
	cin => \CP|CLK60|Add0~22\,
	sumout => \CP|CLK60|Add0~25_sumout\,
	cout => \CP|CLK60|Add0~26\);

-- Location: LABCELL_X30_Y7_N24
\CP|CLK60|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~49_sumout\ = SUM(( \CP|CLK60|q\(8) ) + ( VCC ) + ( \CP|CLK60|Add0~26\ ))
-- \CP|CLK60|Add0~50\ = CARRY(( \CP|CLK60|q\(8) ) + ( VCC ) + ( \CP|CLK60|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(8),
	cin => \CP|CLK60|Add0~26\,
	sumout => \CP|CLK60|Add0~49_sumout\,
	cout => \CP|CLK60|Add0~50\);

-- Location: LABCELL_X31_Y7_N45
\CP|CLK60|q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~4_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~49_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~49_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~49_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~1_combout\ & \CP|CLK60|Equal0~0_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~49_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~49_sumout\,
	combout => \CP|CLK60|q~4_combout\);

-- Location: FF_X31_Y7_N47
\CP|CLK60|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(8));

-- Location: LABCELL_X30_Y7_N27
\CP|CLK60|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~53_sumout\ = SUM(( \CP|CLK60|q\(9) ) + ( VCC ) + ( \CP|CLK60|Add0~50\ ))
-- \CP|CLK60|Add0~54\ = CARRY(( \CP|CLK60|q\(9) ) + ( VCC ) + ( \CP|CLK60|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(9),
	cin => \CP|CLK60|Add0~50\,
	sumout => \CP|CLK60|Add0~53_sumout\,
	cout => \CP|CLK60|Add0~54\);

-- Location: LABCELL_X30_Y7_N30
\CP|CLK60|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~57_sumout\ = SUM(( \CP|CLK60|q\(10) ) + ( VCC ) + ( \CP|CLK60|Add0~54\ ))
-- \CP|CLK60|Add0~58\ = CARRY(( \CP|CLK60|q\(10) ) + ( VCC ) + ( \CP|CLK60|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|CLK60|ALT_INV_q\(10),
	cin => \CP|CLK60|Add0~54\,
	sumout => \CP|CLK60|Add0~57_sumout\,
	cout => \CP|CLK60|Add0~58\);

-- Location: LABCELL_X31_Y7_N18
\CP|CLK60|q~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~6_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Equal0~1_combout\ & ( (!\KEY[0]~input_o\) # (((\CP|CLK60|Equal0~0_combout\ & \CP|CLK60|Equal0~2_combout\)) # (\CP|CLK60|Add0~57_sumout\)) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( 
-- \CP|CLK60|Equal0~1_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~57_sumout\) ) ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Equal0~1_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~57_sumout\) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( 
-- !\CP|CLK60|Equal0~1_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~57_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Add0~57_sumout\,
	datad => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	combout => \CP|CLK60|q~6_combout\);

-- Location: FF_X31_Y7_N20
\CP|CLK60|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(10));

-- Location: LABCELL_X30_Y7_N33
\CP|CLK60|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~29_sumout\ = SUM(( \CP|CLK60|q\(11) ) + ( VCC ) + ( \CP|CLK60|Add0~58\ ))
-- \CP|CLK60|Add0~30\ = CARRY(( \CP|CLK60|q\(11) ) + ( VCC ) + ( \CP|CLK60|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(11),
	cin => \CP|CLK60|Add0~58\,
	sumout => \CP|CLK60|Add0~29_sumout\,
	cout => \CP|CLK60|Add0~30\);

-- Location: FF_X30_Y7_N35
\CP|CLK60|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~29_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(11));

-- Location: LABCELL_X30_Y7_N36
\CP|CLK60|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~61_sumout\ = SUM(( \CP|CLK60|q\(12) ) + ( VCC ) + ( \CP|CLK60|Add0~30\ ))
-- \CP|CLK60|Add0~62\ = CARRY(( \CP|CLK60|q\(12) ) + ( VCC ) + ( \CP|CLK60|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(12),
	cin => \CP|CLK60|Add0~30\,
	sumout => \CP|CLK60|Add0~61_sumout\,
	cout => \CP|CLK60|Add0~62\);

-- Location: LABCELL_X31_Y7_N24
\CP|CLK60|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Equal0~4_combout\ = ( \CP|CLK60|Equal0~2_combout\ & ( (\CP|CLK60|Equal0~3_combout\ & \CP|CLK60|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	combout => \CP|CLK60|Equal0~4_combout\);

-- Location: LABCELL_X31_Y7_N3
\CP|CLK60|q~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~7_combout\ = ( \CP|CLK60|Equal0~4_combout\ & ( ((!\KEY[0]~input_o\) # (\CP|CLK60|Add0~61_sumout\)) # (\CP|CLK60|Equal0~0_combout\) ) ) # ( !\CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~61_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Add0~61_sumout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~4_combout\,
	combout => \CP|CLK60|q~7_combout\);

-- Location: FF_X31_Y7_N5
\CP|CLK60|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(12));

-- Location: LABCELL_X30_Y7_N39
\CP|CLK60|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~65_sumout\ = SUM(( \CP|CLK60|q\(13) ) + ( VCC ) + ( \CP|CLK60|Add0~62\ ))
-- \CP|CLK60|Add0~66\ = CARRY(( \CP|CLK60|q\(13) ) + ( VCC ) + ( \CP|CLK60|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(13),
	cin => \CP|CLK60|Add0~62\,
	sumout => \CP|CLK60|Add0~65_sumout\,
	cout => \CP|CLK60|Add0~66\);

-- Location: LABCELL_X31_Y7_N36
\CP|CLK60|q~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~8_combout\ = ( \CP|CLK60|Equal0~4_combout\ & ( ((!\KEY[0]~input_o\) # (\CP|CLK60|Add0~65_sumout\)) # (\CP|CLK60|Equal0~0_combout\) ) ) # ( !\CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~65_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Add0~65_sumout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~4_combout\,
	combout => \CP|CLK60|q~8_combout\);

-- Location: FF_X31_Y7_N38
\CP|CLK60|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(13));

-- Location: LABCELL_X30_Y7_N42
\CP|CLK60|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~5_sumout\ = SUM(( \CP|CLK60|q\(14) ) + ( VCC ) + ( \CP|CLK60|Add0~66\ ))
-- \CP|CLK60|Add0~6\ = CARRY(( \CP|CLK60|q\(14) ) + ( VCC ) + ( \CP|CLK60|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(14),
	cin => \CP|CLK60|Add0~66\,
	sumout => \CP|CLK60|Add0~5_sumout\,
	cout => \CP|CLK60|Add0~6\);

-- Location: FF_X30_Y7_N43
\CP|CLK60|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~5_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(14));

-- Location: LABCELL_X30_Y7_N45
\CP|CLK60|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~69_sumout\ = SUM(( \CP|CLK60|q\(15) ) + ( VCC ) + ( \CP|CLK60|Add0~6\ ))
-- \CP|CLK60|Add0~70\ = CARRY(( \CP|CLK60|q\(15) ) + ( VCC ) + ( \CP|CLK60|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(15),
	cin => \CP|CLK60|Add0~6\,
	sumout => \CP|CLK60|Add0~69_sumout\,
	cout => \CP|CLK60|Add0~70\);

-- Location: LABCELL_X31_Y7_N39
\CP|CLK60|q~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~9_combout\ = ( \CP|CLK60|Equal0~4_combout\ & ( ((!\KEY[0]~input_o\) # (\CP|CLK60|Add0~69_sumout\)) # (\CP|CLK60|Equal0~0_combout\) ) ) # ( !\CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~69_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Add0~69_sumout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~4_combout\,
	combout => \CP|CLK60|q~9_combout\);

-- Location: FF_X31_Y7_N41
\CP|CLK60|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(15));

-- Location: LABCELL_X30_Y7_N48
\CP|CLK60|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~17_sumout\ = SUM(( \CP|CLK60|q\(16) ) + ( VCC ) + ( \CP|CLK60|Add0~70\ ))
-- \CP|CLK60|Add0~18\ = CARRY(( \CP|CLK60|q\(16) ) + ( VCC ) + ( \CP|CLK60|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(16),
	cin => \CP|CLK60|Add0~70\,
	sumout => \CP|CLK60|Add0~17_sumout\,
	cout => \CP|CLK60|Add0~18\);

-- Location: FF_X30_Y7_N49
\CP|CLK60|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~17_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(16));

-- Location: LABCELL_X30_Y7_N51
\CP|CLK60|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~13_sumout\ = SUM(( \CP|CLK60|q\(17) ) + ( VCC ) + ( \CP|CLK60|Add0~18\ ))
-- \CP|CLK60|Add0~14\ = CARRY(( \CP|CLK60|q\(17) ) + ( VCC ) + ( \CP|CLK60|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(17),
	cin => \CP|CLK60|Add0~18\,
	sumout => \CP|CLK60|Add0~13_sumout\,
	cout => \CP|CLK60|Add0~14\);

-- Location: FF_X30_Y7_N52
\CP|CLK60|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~13_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(17));

-- Location: LABCELL_X30_Y7_N54
\CP|CLK60|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~73_sumout\ = SUM(( \CP|CLK60|q\(18) ) + ( VCC ) + ( \CP|CLK60|Add0~14\ ))
-- \CP|CLK60|Add0~74\ = CARRY(( \CP|CLK60|q\(18) ) + ( VCC ) + ( \CP|CLK60|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(18),
	cin => \CP|CLK60|Add0~14\,
	sumout => \CP|CLK60|Add0~73_sumout\,
	cout => \CP|CLK60|Add0~74\);

-- Location: LABCELL_X31_Y7_N6
\CP|CLK60|q~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~10_combout\ = ( \CP|CLK60|Equal0~4_combout\ & ( ((!\KEY[0]~input_o\) # (\CP|CLK60|Add0~73_sumout\)) # (\CP|CLK60|Equal0~0_combout\) ) ) # ( !\CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~73_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datac => \CP|CLK60|ALT_INV_Add0~73_sumout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|CLK60|ALT_INV_Equal0~4_combout\,
	combout => \CP|CLK60|q~10_combout\);

-- Location: FF_X31_Y7_N8
\CP|CLK60|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(18));

-- Location: LABCELL_X30_Y7_N57
\CP|CLK60|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~77_sumout\ = SUM(( \CP|CLK60|q\(19) ) + ( VCC ) + ( \CP|CLK60|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(19),
	cin => \CP|CLK60|Add0~74\,
	sumout => \CP|CLK60|Add0~77_sumout\);

-- Location: LABCELL_X31_Y7_N0
\CP|CLK60|q~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~11_combout\ = ( \CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # ((\CP|CLK60|Add0~77_sumout\) # (\CP|CLK60|Equal0~0_combout\)) ) ) # ( !\CP|CLK60|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (\CP|CLK60|Add0~77_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datad => \CP|CLK60|ALT_INV_Add0~77_sumout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~4_combout\,
	combout => \CP|CLK60|q~11_combout\);

-- Location: FF_X31_Y7_N2
\CP|CLK60|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(19));

-- Location: LABCELL_X31_Y7_N12
\CP|CLK60|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Equal0~3_combout\ = ( !\CP|CLK60|q\(13) & ( !\CP|CLK60|q\(12) & ( (!\CP|CLK60|q\(19) & (!\CP|CLK60|q\(18) & (!\CP|CLK60|q\(10) & !\CP|CLK60|q\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(19),
	datab => \CP|CLK60|ALT_INV_q\(18),
	datac => \CP|CLK60|ALT_INV_q\(10),
	datad => \CP|CLK60|ALT_INV_q\(15),
	datae => \CP|CLK60|ALT_INV_q\(13),
	dataf => \CP|CLK60|ALT_INV_q\(12),
	combout => \CP|CLK60|Equal0~3_combout\);

-- Location: LABCELL_X30_Y7_N3
\CP|CLK60|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~1_sumout\ = SUM(( \CP|CLK60|q\(1) ) + ( VCC ) + ( \CP|CLK60|Add0~34\ ))
-- \CP|CLK60|Add0~2\ = CARRY(( \CP|CLK60|q\(1) ) + ( VCC ) + ( \CP|CLK60|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(1),
	cin => \CP|CLK60|Add0~34\,
	sumout => \CP|CLK60|Add0~1_sumout\,
	cout => \CP|CLK60|Add0~2\);

-- Location: LABCELL_X30_Y7_N6
\CP|CLK60|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~37_sumout\ = SUM(( \CP|CLK60|q\(2) ) + ( VCC ) + ( \CP|CLK60|Add0~2\ ))
-- \CP|CLK60|Add0~38\ = CARRY(( \CP|CLK60|q\(2) ) + ( VCC ) + ( \CP|CLK60|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|CLK60|ALT_INV_q\(2),
	cin => \CP|CLK60|Add0~2\,
	sumout => \CP|CLK60|Add0~37_sumout\,
	cout => \CP|CLK60|Add0~38\);

-- Location: LABCELL_X31_Y7_N54
\CP|CLK60|q~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~1_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~37_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~37_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~37_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~0_combout\ & \CP|CLK60|Equal0~1_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~37_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~37_sumout\,
	combout => \CP|CLK60|q~1_combout\);

-- Location: FF_X31_Y7_N56
\CP|CLK60|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(2));

-- Location: LABCELL_X30_Y7_N9
\CP|CLK60|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~9_sumout\ = SUM(( \CP|CLK60|q\(3) ) + ( VCC ) + ( \CP|CLK60|Add0~38\ ))
-- \CP|CLK60|Add0~10\ = CARRY(( \CP|CLK60|q\(3) ) + ( VCC ) + ( \CP|CLK60|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(3),
	cin => \CP|CLK60|Add0~38\,
	sumout => \CP|CLK60|Add0~9_sumout\,
	cout => \CP|CLK60|Add0~10\);

-- Location: FF_X30_Y7_N10
\CP|CLK60|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~9_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(3));

-- Location: LABCELL_X30_Y7_N12
\CP|CLK60|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~41_sumout\ = SUM(( \CP|CLK60|q\(4) ) + ( VCC ) + ( \CP|CLK60|Add0~10\ ))
-- \CP|CLK60|Add0~42\ = CARRY(( \CP|CLK60|q\(4) ) + ( VCC ) + ( \CP|CLK60|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|CLK60|ALT_INV_q\(4),
	cin => \CP|CLK60|Add0~10\,
	sumout => \CP|CLK60|Add0~41_sumout\,
	cout => \CP|CLK60|Add0~42\);

-- Location: LABCELL_X31_Y7_N57
\CP|CLK60|q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~2_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~41_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~41_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~41_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~1_combout\ & \CP|CLK60|Equal0~0_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~41_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~41_sumout\,
	combout => \CP|CLK60|q~2_combout\);

-- Location: FF_X31_Y7_N59
\CP|CLK60|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(4));

-- Location: LABCELL_X30_Y7_N15
\CP|CLK60|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~45_sumout\ = SUM(( \CP|CLK60|q\(5) ) + ( VCC ) + ( \CP|CLK60|Add0~42\ ))
-- \CP|CLK60|Add0~46\ = CARRY(( \CP|CLK60|q\(5) ) + ( VCC ) + ( \CP|CLK60|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(5),
	cin => \CP|CLK60|Add0~42\,
	sumout => \CP|CLK60|Add0~45_sumout\,
	cout => \CP|CLK60|Add0~46\);

-- Location: LABCELL_X31_Y7_N42
\CP|CLK60|q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~3_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~45_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~45_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~45_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~0_combout\ & \CP|CLK60|Equal0~1_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~45_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~45_sumout\,
	combout => \CP|CLK60|q~3_combout\);

-- Location: FF_X31_Y7_N44
\CP|CLK60|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(5));

-- Location: LABCELL_X30_Y7_N18
\CP|CLK60|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~21_sumout\ = SUM(( \CP|CLK60|q\(6) ) + ( VCC ) + ( \CP|CLK60|Add0~46\ ))
-- \CP|CLK60|Add0~22\ = CARRY(( \CP|CLK60|q\(6) ) + ( VCC ) + ( \CP|CLK60|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|CLK60|ALT_INV_q\(6),
	cin => \CP|CLK60|Add0~46\,
	sumout => \CP|CLK60|Add0~21_sumout\,
	cout => \CP|CLK60|Add0~22\);

-- Location: FF_X30_Y7_N20
\CP|CLK60|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~21_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(6));

-- Location: FF_X30_Y7_N22
\CP|CLK60|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~25_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(7));

-- Location: LABCELL_X30_Y6_N12
\CP|CLK60|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Equal0~1_combout\ = ( !\CP|CLK60|q\(11) & ( !\CP|CLK60|q\(3) & ( (!\CP|CLK60|q\(7) & (!\CP|CLK60|q\(17) & (!\CP|CLK60|q\(6) & !\CP|CLK60|q\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(7),
	datab => \CP|CLK60|ALT_INV_q\(17),
	datac => \CP|CLK60|ALT_INV_q\(6),
	datad => \CP|CLK60|ALT_INV_q\(16),
	datae => \CP|CLK60|ALT_INV_q\(11),
	dataf => \CP|CLK60|ALT_INV_q\(3),
	combout => \CP|CLK60|Equal0~1_combout\);

-- Location: LABCELL_X31_Y7_N48
\CP|CLK60|q~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~5_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~53_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~53_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~53_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~0_combout\ & \CP|CLK60|Equal0~1_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~53_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~53_sumout\,
	combout => \CP|CLK60|q~5_combout\);

-- Location: FF_X31_Y7_N50
\CP|CLK60|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(9));

-- Location: LABCELL_X31_Y7_N30
\CP|CLK60|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Equal0~2_combout\ = ( !\CP|CLK60|q\(2) & ( !\CP|CLK60|q\(5) & ( (!\CP|CLK60|q\(9) & (!\CP|CLK60|q\(8) & (!\CP|CLK60|q\(0) & !\CP|CLK60|q\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(9),
	datab => \CP|CLK60|ALT_INV_q\(8),
	datac => \CP|CLK60|ALT_INV_q\(0),
	datad => \CP|CLK60|ALT_INV_q\(4),
	datae => \CP|CLK60|ALT_INV_q\(2),
	dataf => \CP|CLK60|ALT_INV_q\(5),
	combout => \CP|CLK60|Equal0~2_combout\);

-- Location: LABCELL_X30_Y7_N0
\CP|CLK60|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Add0~33_sumout\ = SUM(( \CP|CLK60|q\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|CLK60|Add0~34\ = CARRY(( \CP|CLK60|q\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|CLK60|ALT_INV_q\(0),
	cin => GND,
	sumout => \CP|CLK60|Add0~33_sumout\,
	cout => \CP|CLK60|Add0~34\);

-- Location: LABCELL_X31_Y7_N51
\CP|CLK60|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|q~0_combout\ = ( \CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~33_sumout\ ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( \CP|CLK60|Add0~33_sumout\ ) ) # ( \CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~33_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|CLK60|Equal0~2_combout\ & (\CP|CLK60|Equal0~1_combout\ & \CP|CLK60|Equal0~0_combout\))) ) ) ) # ( !\CP|CLK60|Equal0~3_combout\ & ( !\CP|CLK60|Add0~33_sumout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	datac => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datae => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	dataf => \CP|CLK60|ALT_INV_Add0~33_sumout\,
	combout => \CP|CLK60|q~0_combout\);

-- Location: FF_X31_Y7_N53
\CP|CLK60|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(0));

-- Location: FF_X30_Y7_N4
\CP|CLK60|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|CLK60|Add0~1_sumout\,
	sclr => \CP|CLK60|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|q\(1));

-- Location: LABCELL_X31_Y7_N27
\CP|CLK60|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|Equal0~0_combout\ = (!\CP|CLK60|q\(1) & !\CP|CLK60|q\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_q\(1),
	datac => \CP|CLK60|ALT_INV_q\(14),
	combout => \CP|CLK60|Equal0~0_combout\);

-- Location: LABCELL_X31_Y7_N9
\CP|CLK60|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|CLK60|always0~0_combout\ = ( \CP|CLK60|Equal0~2_combout\ & ( (!\KEY[0]~input_o\) # ((\CP|CLK60|Equal0~0_combout\ & (\CP|CLK60|Equal0~3_combout\ & \CP|CLK60|Equal0~1_combout\))) ) ) # ( !\CP|CLK60|Equal0~2_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011011100110011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|CLK60|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|CLK60|ALT_INV_Equal0~3_combout\,
	datad => \CP|CLK60|ALT_INV_Equal0~1_combout\,
	dataf => \CP|CLK60|ALT_INV_Equal0~2_combout\,
	combout => \CP|CLK60|always0~0_combout\);

-- Location: FF_X36_Y7_N17
\CP|CLK60|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|CLK60|always0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|CLK60|out~q\);

-- Location: LABCELL_X36_Y4_N27
\CP|LScounter|out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~6_combout\ = (\CP|Selector4~0_combout\ & !\CP|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector4~0_combout\,
	datac => \CP|ALT_INV_Equal5~0_combout\,
	combout => \CP|LScounter|out~6_combout\);

-- Location: LABCELL_X36_Y8_N45
\CP|LScounter|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~0_combout\ = ( \CP|LSCenable~combout\ & ( \CP|Equal5~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Equal5~1_combout\,
	dataf => \CP|ALT_INV_LSCenable~combout\,
	combout => \CP|LScounter|out~0_combout\);

-- Location: LABCELL_X36_Y4_N30
\CP|LScounter|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~37_sumout\ = SUM(( \CP|LScounter|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|LScounter|Add2~38\ = CARRY(( \CP|LScounter|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|LScounter|Add2~37_sumout\,
	cout => \CP|LScounter|Add2~38\);

-- Location: LABCELL_X36_Y4_N0
\CP|LScounter|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~11_combout\ = ( \CP|LScounter|Add2~37_sumout\ & ( \CP|LScounter|out~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|LScounter|ALT_INV_out~6_combout\,
	dataf => \CP|LScounter|ALT_INV_Add2~37_sumout\,
	combout => \CP|LScounter|out~11_combout\);

-- Location: FF_X36_Y6_N35
\CP|LScounter|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|LScounter|out~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(0));

-- Location: LABCELL_X36_Y4_N33
\CP|LScounter|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~33_sumout\ = SUM(( \CP|LScounter|out\(1) ) + ( GND ) + ( \CP|LScounter|Add2~38\ ))
-- \CP|LScounter|Add2~34\ = CARRY(( \CP|LScounter|out\(1) ) + ( GND ) + ( \CP|LScounter|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(1),
	cin => \CP|LScounter|Add2~38\,
	sumout => \CP|LScounter|Add2~33_sumout\,
	cout => \CP|LScounter|Add2~34\);

-- Location: LABCELL_X36_Y4_N6
\CP|LScounter|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~10_combout\ = ( \CP|LScounter|out~0_combout\ ) # ( !\CP|LScounter|out~0_combout\ & ( (\CP|LScounter|Add2~33_sumout\ & \CP|LScounter|out~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add2~33_sumout\,
	datab => \CP|LScounter|ALT_INV_out~6_combout\,
	dataf => \CP|LScounter|ALT_INV_out~0_combout\,
	combout => \CP|LScounter|out~10_combout\);

-- Location: FF_X36_Y6_N32
\CP|LScounter|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|LScounter|out~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(1));

-- Location: LABCELL_X36_Y4_N36
\CP|LScounter|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~29_sumout\ = SUM(( \CP|LScounter|out\(2) ) + ( GND ) + ( \CP|LScounter|Add2~34\ ))
-- \CP|LScounter|Add2~30\ = CARRY(( \CP|LScounter|out\(2) ) + ( GND ) + ( \CP|LScounter|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(2),
	cin => \CP|LScounter|Add2~34\,
	sumout => \CP|LScounter|Add2~29_sumout\,
	cout => \CP|LScounter|Add2~30\);

-- Location: LABCELL_X37_Y6_N0
\CP|LScounter|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~9_combout\ = ((\CP|LScounter|out~6_combout\ & \CP|LScounter|Add2~29_sumout\)) # (\CP|LScounter|out~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out~6_combout\,
	datac => \CP|LScounter|ALT_INV_out~0_combout\,
	datad => \CP|LScounter|ALT_INV_Add2~29_sumout\,
	combout => \CP|LScounter|out~9_combout\);

-- Location: FF_X37_Y6_N2
\CP|LScounter|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|LScounter|out~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(2));

-- Location: LABCELL_X36_Y4_N39
\CP|LScounter|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~25_sumout\ = SUM(( \CP|LScounter|out\(3) ) + ( GND ) + ( \CP|LScounter|Add2~30\ ))
-- \CP|LScounter|Add2~26\ = CARRY(( \CP|LScounter|out\(3) ) + ( GND ) + ( \CP|LScounter|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(3),
	cin => \CP|LScounter|Add2~30\,
	sumout => \CP|LScounter|Add2~25_sumout\,
	cout => \CP|LScounter|Add2~26\);

-- Location: LABCELL_X37_Y6_N12
\CP|LScounter|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~8_combout\ = ((\CP|LScounter|out~6_combout\ & \CP|LScounter|Add2~25_sumout\)) # (\CP|LScounter|out~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out~6_combout\,
	datac => \CP|LScounter|ALT_INV_Add2~25_sumout\,
	datad => \CP|LScounter|ALT_INV_out~0_combout\,
	combout => \CP|LScounter|out~8_combout\);

-- Location: FF_X36_Y6_N5
\CP|LScounter|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|LScounter|out~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(3));

-- Location: LABCELL_X36_Y4_N42
\CP|LScounter|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~21_sumout\ = SUM(( \CP|LScounter|out\(4) ) + ( GND ) + ( \CP|LScounter|Add2~26\ ))
-- \CP|LScounter|Add2~22\ = CARRY(( \CP|LScounter|out\(4) ) + ( GND ) + ( \CP|LScounter|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(4),
	cin => \CP|LScounter|Add2~26\,
	sumout => \CP|LScounter|Add2~21_sumout\,
	cout => \CP|LScounter|Add2~22\);

-- Location: LABCELL_X36_Y4_N18
\CP|LScounter|out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~7_combout\ = ( \CP|LScounter|Add2~21_sumout\ & ( (\CP|LScounter|out~0_combout\) # (\CP|LScounter|out~6_combout\) ) ) # ( !\CP|LScounter|Add2~21_sumout\ & ( \CP|LScounter|out~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out~6_combout\,
	datac => \CP|LScounter|ALT_INV_out~0_combout\,
	dataf => \CP|LScounter|ALT_INV_Add2~21_sumout\,
	combout => \CP|LScounter|out~7_combout\);

-- Location: FF_X37_Y6_N59
\CP|LScounter|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|LScounter|out~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(4));

-- Location: MLABCELL_X39_Y4_N30
\CP|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal5~0_combout\ = ( \CP|LScounter|out\(2) & ( \CP|LScounter|out\(3) & ( (\CP|LScounter|out\(4) & (\CP|LScounter|out\(1) & !\CP|LScounter|out\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(4),
	datab => \CP|LScounter|ALT_INV_out\(1),
	datac => \CP|LScounter|ALT_INV_out\(0),
	datae => \CP|LScounter|ALT_INV_out\(2),
	dataf => \CP|LScounter|ALT_INV_out\(3),
	combout => \CP|Equal5~0_combout\);

-- Location: LABCELL_X37_Y9_N30
\CP|LScounter|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~30_cout\ = CARRY(( \CP|LScounter|out\(1) ) + ( \CP|LScounter|out\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(2),
	datac => \CP|LScounter|ALT_INV_out\(1),
	cin => GND,
	cout => \CP|LScounter|Add1~30_cout\);

-- Location: LABCELL_X37_Y9_N33
\CP|LScounter|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~26_cout\ = CARRY(( \CP|LScounter|out\(3) ) + ( GND ) + ( \CP|LScounter|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(3),
	cin => \CP|LScounter|Add1~30_cout\,
	cout => \CP|LScounter|Add1~26_cout\);

-- Location: LABCELL_X37_Y9_N36
\CP|LScounter|Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~22_cout\ = CARRY(( \CP|LScounter|out\(4) ) + ( GND ) + ( \CP|LScounter|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(4),
	cin => \CP|LScounter|Add1~26_cout\,
	cout => \CP|LScounter|Add1~22_cout\);

-- Location: LABCELL_X37_Y9_N39
\CP|LScounter|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~17_sumout\ = SUM(( \CP|LScounter|out\(5) ) + ( GND ) + ( \CP|LScounter|Add1~22_cout\ ))
-- \CP|LScounter|Add1~18\ = CARRY(( \CP|LScounter|out\(5) ) + ( GND ) + ( \CP|LScounter|Add1~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(5),
	cin => \CP|LScounter|Add1~22_cout\,
	sumout => \CP|LScounter|Add1~17_sumout\,
	cout => \CP|LScounter|Add1~18\);

-- Location: LABCELL_X36_Y4_N45
\CP|LScounter|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~17_sumout\ = SUM(( \CP|LScounter|out\(5) ) + ( GND ) + ( \CP|LScounter|Add2~22\ ))
-- \CP|LScounter|Add2~18\ = CARRY(( \CP|LScounter|out\(5) ) + ( GND ) + ( \CP|LScounter|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(5),
	cin => \CP|LScounter|Add2~22\,
	sumout => \CP|LScounter|Add2~17_sumout\,
	cout => \CP|LScounter|Add2~18\);

-- Location: LABCELL_X36_Y4_N24
\CP|LScounter|out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~5_combout\ = ( \CP|Selector4~0_combout\ & ( (!\CP|Equal5~0_combout\ & ((\CP|LScounter|Add2~17_sumout\))) # (\CP|Equal5~0_combout\ & (\CP|LScounter|Add1~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Equal5~0_combout\,
	datac => \CP|LScounter|ALT_INV_Add1~17_sumout\,
	datad => \CP|LScounter|ALT_INV_Add2~17_sumout\,
	dataf => \CP|ALT_INV_Selector4~0_combout\,
	combout => \CP|LScounter|out~5_combout\);

-- Location: FF_X36_Y4_N26
\CP|LScounter|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|LScounter|out~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(5));

-- Location: LABCELL_X37_Y9_N42
\CP|LScounter|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~9_sumout\ = SUM(( \CP|LScounter|out\(6) ) + ( GND ) + ( \CP|LScounter|Add1~18\ ))
-- \CP|LScounter|Add1~10\ = CARRY(( \CP|LScounter|out\(6) ) + ( GND ) + ( \CP|LScounter|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(6),
	cin => \CP|LScounter|Add1~18\,
	sumout => \CP|LScounter|Add1~9_sumout\,
	cout => \CP|LScounter|Add1~10\);

-- Location: LABCELL_X36_Y4_N48
\CP|LScounter|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~9_sumout\ = SUM(( \CP|LScounter|out\(6) ) + ( GND ) + ( \CP|LScounter|Add2~18\ ))
-- \CP|LScounter|Add2~10\ = CARRY(( \CP|LScounter|out\(6) ) + ( GND ) + ( \CP|LScounter|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(6),
	cin => \CP|LScounter|Add2~18\,
	sumout => \CP|LScounter|Add2~9_sumout\,
	cout => \CP|LScounter|Add2~10\);

-- Location: LABCELL_X37_Y9_N3
\CP|LScounter|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~3_combout\ = ( \CP|LScounter|Add2~9_sumout\ & ( (\CP|LSCenable~combout\ & ((!\CP|Equal5~0_combout\) # ((\CP|Equal5~1_combout\) # (\CP|LScounter|Add1~9_sumout\)))) ) ) # ( !\CP|LScounter|Add2~9_sumout\ & ( (\CP|LSCenable~combout\ & 
-- (((\CP|Equal5~0_combout\ & \CP|LScounter|Add1~9_sumout\)) # (\CP|Equal5~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100100011001100110010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal5~0_combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|LScounter|ALT_INV_Add1~9_sumout\,
	datad => \CP|ALT_INV_Equal5~1_combout\,
	dataf => \CP|LScounter|ALT_INV_Add2~9_sumout\,
	combout => \CP|LScounter|out~3_combout\);

-- Location: FF_X37_Y9_N5
\CP|LScounter|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|LScounter|out~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(6));

-- Location: LABCELL_X36_Y4_N51
\CP|LScounter|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~1_sumout\ = SUM(( \CP|LScounter|out\(7) ) + ( GND ) + ( \CP|LScounter|Add2~10\ ))
-- \CP|LScounter|Add2~2\ = CARRY(( \CP|LScounter|out\(7) ) + ( GND ) + ( \CP|LScounter|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(7),
	cin => \CP|LScounter|Add2~10\,
	sumout => \CP|LScounter|Add2~1_sumout\,
	cout => \CP|LScounter|Add2~2\);

-- Location: LABCELL_X37_Y9_N45
\CP|LScounter|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~1_sumout\ = SUM(( \CP|LScounter|out\(7) ) + ( GND ) + ( \CP|LScounter|Add1~10\ ))
-- \CP|LScounter|Add1~2\ = CARRY(( \CP|LScounter|out\(7) ) + ( GND ) + ( \CP|LScounter|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(7),
	cin => \CP|LScounter|Add1~10\,
	sumout => \CP|LScounter|Add1~1_sumout\,
	cout => \CP|LScounter|Add1~2\);

-- Location: LABCELL_X42_Y8_N54
\CP|LScounter|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~1_combout\ = ( \CP|Equal5~1_combout\ & ( \CP|LSCenable~combout\ ) ) # ( !\CP|Equal5~1_combout\ & ( (\CP|LSCenable~combout\ & ((!\CP|Equal5~0_combout\ & (\CP|LScounter|Add2~1_sumout\)) # (\CP|Equal5~0_combout\ & 
-- ((\CP|LScounter|Add1~1_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add2~1_sumout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|LScounter|ALT_INV_Add1~1_sumout\,
	datad => \CP|ALT_INV_Equal5~0_combout\,
	dataf => \CP|ALT_INV_Equal5~1_combout\,
	combout => \CP|LScounter|out~1_combout\);

-- Location: FF_X39_Y8_N35
\CP|LScounter|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|LScounter|out~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(7));

-- Location: LABCELL_X36_Y4_N54
\CP|LScounter|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~13_sumout\ = SUM(( \CP|LScounter|out\(8) ) + ( GND ) + ( \CP|LScounter|Add2~2\ ))
-- \CP|LScounter|Add2~14\ = CARRY(( \CP|LScounter|out\(8) ) + ( GND ) + ( \CP|LScounter|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(8),
	cin => \CP|LScounter|Add2~2\,
	sumout => \CP|LScounter|Add2~13_sumout\,
	cout => \CP|LScounter|Add2~14\);

-- Location: LABCELL_X37_Y9_N48
\CP|LScounter|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~13_sumout\ = SUM(( \CP|LScounter|out\(8) ) + ( GND ) + ( \CP|LScounter|Add1~2\ ))
-- \CP|LScounter|Add1~14\ = CARRY(( \CP|LScounter|out\(8) ) + ( GND ) + ( \CP|LScounter|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(8),
	cin => \CP|LScounter|Add1~2\,
	sumout => \CP|LScounter|Add1~13_sumout\,
	cout => \CP|LScounter|Add1~14\);

-- Location: LABCELL_X37_Y9_N0
\CP|LScounter|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~4_combout\ = ( \CP|LScounter|Add1~13_sumout\ & ( (\CP|LSCenable~combout\ & (((\CP|Equal5~1_combout\) # (\CP|LScounter|Add2~13_sumout\)) # (\CP|Equal5~0_combout\))) ) ) # ( !\CP|LScounter|Add1~13_sumout\ & ( (\CP|LSCenable~combout\ & 
-- (((!\CP|Equal5~0_combout\ & \CP|LScounter|Add2~13_sumout\)) # (\CP|Equal5~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000110011000000100011001100010011001100110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal5~0_combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|LScounter|ALT_INV_Add2~13_sumout\,
	datad => \CP|ALT_INV_Equal5~1_combout\,
	dataf => \CP|LScounter|ALT_INV_Add1~13_sumout\,
	combout => \CP|LScounter|out~4_combout\);

-- Location: FF_X37_Y9_N2
\CP|LScounter|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|LScounter|out~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(8));

-- Location: LABCELL_X37_Y9_N51
\CP|LScounter|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add1~5_sumout\ = SUM(( \CP|LScounter|out\(9) ) + ( GND ) + ( \CP|LScounter|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(9),
	cin => \CP|LScounter|Add1~14\,
	sumout => \CP|LScounter|Add1~5_sumout\);

-- Location: LABCELL_X36_Y4_N57
\CP|LScounter|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|Add2~5_sumout\ = SUM(( \CP|LScounter|out\(9) ) + ( GND ) + ( \CP|LScounter|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(9),
	cin => \CP|LScounter|Add2~14\,
	sumout => \CP|LScounter|Add2~5_sumout\);

-- Location: LABCELL_X37_Y9_N6
\CP|LScounter|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|out~2_combout\ = ( \CP|LScounter|Add2~5_sumout\ & ( (\CP|LSCenable~combout\ & (((!\CP|Equal5~0_combout\) # (\CP|Equal5~1_combout\)) # (\CP|LScounter|Add1~5_sumout\))) ) ) # ( !\CP|LScounter|Add2~5_sumout\ & ( (\CP|LSCenable~combout\ & 
-- (((\CP|LScounter|Add1~5_sumout\ & \CP|Equal5~0_combout\)) # (\CP|Equal5~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100110001001100110011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add1~5_sumout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ALT_INV_Equal5~0_combout\,
	datad => \CP|ALT_INV_Equal5~1_combout\,
	dataf => \CP|LScounter|ALT_INV_Add2~5_sumout\,
	combout => \CP|LScounter|out~2_combout\);

-- Location: FF_X37_Y9_N8
\CP|LScounter|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|LScounter|out~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|out\(9));

-- Location: MLABCELL_X39_Y8_N0
\CP|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal5~1_combout\ = ( \CP|Equal5~0_combout\ & ( \CP|LScounter|out\(7) & ( (\CP|LScounter|out\(6) & (!\CP|LScounter|out\(5) & (\CP|LScounter|out\(8) & \CP|LScounter|out\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(6),
	datab => \CP|LScounter|ALT_INV_out\(5),
	datac => \CP|LScounter|ALT_INV_out\(8),
	datad => \CP|LScounter|ALT_INV_out\(9),
	datae => \CP|ALT_INV_Equal5~0_combout\,
	dataf => \CP|LScounter|ALT_INV_out\(7),
	combout => \CP|Equal5~1_combout\);

-- Location: LABCELL_X36_Y4_N12
\CP|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector4~0_combout\ = ( !\CP|Equal5~1_combout\ & ( \CP|LSCenable~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|ALT_INV_Equal5~1_combout\,
	dataf => \CP|ALT_INV_LSCenable~combout\,
	combout => \CP|Selector4~0_combout\);

-- Location: MLABCELL_X39_Y8_N12
\CP|currentState.writeLS2buffer~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeLS2buffer~3_combout\ = ( \CP|currentState.writeLS2buffer~1_combout\ & ( \CP|Equal10~0_combout\ & ( (\DP|x_out[8]~0_combout\ & (!\CP|BCenable~combout\ & (\CP|colorIsNotObj~combout\ & !\CP|currentState.displayState_944~combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[8]~0_combout\,
	datab => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ALT_INV_colorIsNotObj~combout\,
	datad => \CP|ALT_INV_currentState.displayState_944~combout\,
	datae => \CP|ALT_INV_currentState.writeLS2buffer~1_combout\,
	dataf => \CP|ALT_INV_Equal10~0_combout\,
	combout => \CP|currentState.writeLS2buffer~3_combout\);

-- Location: MLABCELL_X39_Y8_N48
\CP|currentState.writeLS2buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeLS2buffer~2_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & ( \CP|currentState.writeLS2buffer~3_combout\ & ( (\CP|Selector4~0_combout\) # (\CP|RC|out~0_combout\) ) ) ) # ( 
-- !\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & ( \CP|currentState.writeLS2buffer~3_combout\ & ( (!\CP|RC|out~0_combout\ & (\CP|Selector4~0_combout\ & ((\CP|currentState.drawBG_AfterReset_920~combout\) # 
-- (\CP|currentState.display_AfterReset_872~combout\)))) # (\CP|RC|out~0_combout\ & (((\CP|currentState.drawBG_AfterReset_920~combout\) # (\CP|currentState.display_AfterReset_872~combout\)))) ) ) ) # ( 
-- \CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & ( !\CP|currentState.writeLS2buffer~3_combout\ & ( (\CP|Selector4~0_combout\) # (\CP|RC|out~0_combout\) ) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & ( 
-- !\CP|currentState.writeLS2buffer~3_combout\ & ( (\CP|Selector4~0_combout\) # (\CP|RC|out~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100000111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out~0_combout\,
	datab => \CP|ALT_INV_Selector4~0_combout\,
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datad => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	dataf => \CP|ALT_INV_currentState.writeLS2buffer~3_combout\,
	combout => \CP|currentState.writeLS2buffer~2_combout\);

-- Location: MLABCELL_X39_Y8_N54
\CP|LSCenable\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LSCenable~combout\ = ( \CP|currentState.writeLS2buffer~2_combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.drawGameOver~3_combout\) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|currentState.writeLS2buffer~2_combout\ & ( (\KEY[0]~input_o\ & 
-- (\CP|LSCenable~combout\ & !\CP|currentState.drawGameOver~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \CP|ALT_INV_currentState.writeLS2buffer~2_combout\,
	combout => \CP|LSCenable~combout\);

-- Location: LABCELL_X37_Y8_N6
\DP|x_out[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[8]~0_combout\ = ( !\CP|RCenable~combout\ & ( !\CP|LSCenable~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \DP|x_out[8]~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LABCELL_X37_Y9_N18
\CP|currentState.writeBG2Buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeBG2Buffer~1_combout\ = ( \DP|x_out[8]~0_combout\ & ( \CP|currentState.writeBG2Buffer_992~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|currentState.displayState_944~combout\ & ((!\CP|BCenable~combout\) # 
-- (\CP|Equal7~2_combout\)))) ) ) ) # ( !\DP|x_out[8]~0_combout\ & ( \CP|currentState.writeBG2Buffer_992~combout\ & ( (\CP|Equal7~2_combout\ & (!\CP|currentState.display_AfterReset_872~combout\ & !\CP|currentState.displayState_944~combout\)) ) ) ) # ( 
-- \DP|x_out[8]~0_combout\ & ( !\CP|currentState.writeBG2Buffer_992~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & !\CP|currentState.displayState_944~combout\) ) ) ) # ( !\DP|x_out[8]~0_combout\ & ( 
-- !\CP|currentState.writeBG2Buffer_992~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & !\CP|currentState.displayState_944~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datab => \CP|ALT_INV_Equal7~2_combout\,
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datad => \CP|ALT_INV_currentState.displayState_944~combout\,
	datae => \DP|ALT_INV_x_out[8]~0_combout\,
	dataf => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	combout => \CP|currentState.writeBG2Buffer~1_combout\);

-- Location: LABCELL_X37_Y9_N9
\CP|currentState.writeBG2Buffer~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeBG2Buffer~2_combout\ = ( \CP|Equal10~0_combout\ & ( (\CP|colorIsNotObj~combout\ & !\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_colorIsNotObj~combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	dataf => \CP|ALT_INV_Equal10~0_combout\,
	combout => \CP|currentState.writeBG2Buffer~2_combout\);

-- Location: LABCELL_X37_Y9_N54
\CP|currentState.writeBG2Buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeBG2Buffer~0_combout\ = ( \CP|currentState.drawBG_AfterReset_920~combout\ & ( \CP|currentState.writeBG2Buffer~2_combout\ & ( (!\CP|currentState.writeBG2Buffer_992~combout\ & (!\CP|currentState.writeBG2Buffer~1_combout\ & 
-- (\CP|Equal4~3_combout\))) # (\CP|currentState.writeBG2Buffer_992~combout\ & ((!\CP|Equal7~2_combout\) # ((!\CP|currentState.writeBG2Buffer~1_combout\ & \CP|Equal4~3_combout\)))) ) ) ) # ( !\CP|currentState.drawBG_AfterReset_920~combout\ & ( 
-- \CP|currentState.writeBG2Buffer~2_combout\ & ( (!\CP|currentState.writeBG2Buffer~1_combout\ & (((\CP|currentState.writeBG2Buffer_992~combout\ & !\CP|Equal7~2_combout\)) # (\CP|Equal4~3_combout\))) ) ) ) # ( \CP|currentState.drawBG_AfterReset_920~combout\ 
-- & ( !\CP|currentState.writeBG2Buffer~2_combout\ & ( (!\CP|currentState.writeBG2Buffer_992~combout\ & (!\CP|currentState.writeBG2Buffer~1_combout\ & (\CP|Equal4~3_combout\))) # (\CP|currentState.writeBG2Buffer_992~combout\ & ((!\CP|Equal7~2_combout\) # 
-- ((!\CP|currentState.writeBG2Buffer~1_combout\ & \CP|Equal4~3_combout\)))) ) ) ) # ( !\CP|currentState.drawBG_AfterReset_920~combout\ & ( !\CP|currentState.writeBG2Buffer~2_combout\ & ( (!\CP|currentState.writeBG2Buffer_992~combout\ & 
-- (!\CP|currentState.writeBG2Buffer~1_combout\ & (\CP|Equal4~3_combout\))) # (\CP|currentState.writeBG2Buffer_992~combout\ & ((!\CP|Equal7~2_combout\) # ((!\CP|currentState.writeBG2Buffer~1_combout\ & \CP|Equal4~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100001100010111010000110001001100000011000101110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datab => \CP|ALT_INV_currentState.writeBG2Buffer~1_combout\,
	datac => \CP|ALT_INV_Equal4~3_combout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	datae => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	dataf => \CP|ALT_INV_currentState.writeBG2Buffer~2_combout\,
	combout => \CP|currentState.writeBG2Buffer~0_combout\);

-- Location: LABCELL_X37_Y9_N12
\CP|currentState.writeBG2Buffer_992\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeBG2Buffer_992~combout\ = ( \CP|currentState.writeBG2Buffer~0_combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.drawGameOver~3_combout\) # (\CP|currentState.writeBG2Buffer_992~combout\))) ) ) # ( 
-- !\CP|currentState.writeBG2Buffer~0_combout\ & ( (\CP|currentState.writeBG2Buffer_992~combout\ & (!\CP|currentState.drawGameOver~3_combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datac => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_currentState.writeBG2Buffer~0_combout\,
	combout => \CP|currentState.writeBG2Buffer_992~combout\);

-- Location: LABCELL_X36_Y7_N33
\CP|currentState.drawGameOver~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawGameOver~0_combout\ = ( \CP|Dgameover~combout\ ) # ( !\CP|Dgameover~combout\ & ( (\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|currentState.gameOverState_1040~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|currentState.drawGameOver~0_combout\);

-- Location: LABCELL_X37_Y7_N54
\CP|currentState.drawGameOver~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawGameOver~3_combout\ = ( !\CP|currentState.displayState_944~combout\ & ( (!\CP|WideOr2~0_combout\) # ((!\CP|currentState.display_AfterReset_872~combout\ & (((!\DP|x_out[8]~0_combout\)) # (\CP|currentState.drawGameOver~0_combout\))) # 
-- (\CP|currentState.display_AfterReset_872~combout\ & (((!\KEY[1]~input_o\))))) ) ) # ( \CP|currentState.displayState_944~combout\ & ( (!\CP|WideOr2~0_combout\) # ((!\CP|currentState.display_AfterReset_872~combout\ & (((!\DP|x_out[8]~0_combout\)) # 
-- (\CP|CLK60|out~q\))) # (\CP|currentState.display_AfterReset_872~combout\ & (((!\KEY[1]~input_o\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111110111111111111111011111111101110101011101110111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr2~0_combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|CLK60|ALT_INV_out~q\,
	datad => \DP|ALT_INV_x_out[8]~0_combout\,
	datae => \CP|ALT_INV_currentState.displayState_944~combout\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	datag => \CP|ALT_INV_currentState.drawGameOver~0_combout\,
	combout => \CP|currentState.drawGameOver~3_combout\);

-- Location: MLABCELL_X39_Y8_N21
\CP|currentState.displayState~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.displayState~1_combout\ = ( \CP|Equal10~0_combout\ & ( \CP|colorIsNotObj~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_colorIsNotObj~combout\,
	dataf => \CP|ALT_INV_Equal10~0_combout\,
	combout => \CP|currentState.displayState~1_combout\);

-- Location: LABCELL_X37_Y9_N15
\CP|currentState.displayState~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.displayState~2_combout\ = ( \CP|currentState.displayState_944~combout\ & ( (!\CP|Equal4~3_combout\) # ((\CP|Equal5~1_combout\ & \CP|LSCenable~combout\)) ) ) # ( !\CP|currentState.displayState_944~combout\ & ( (\CP|Equal5~1_combout\ & 
-- \CP|LSCenable~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal5~1_combout\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \CP|ALT_INV_Equal4~3_combout\,
	dataf => \CP|ALT_INV_currentState.displayState_944~combout\,
	combout => \CP|currentState.displayState~2_combout\);

-- Location: LABCELL_X37_Y8_N54
\CP|currentState.displayState~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.displayState~0_combout\ = ( \CP|currentState.writeLS2buffer~1_combout\ & ( \CP|LScounter|out~0_combout\ & ( (!\CP|currentState.displayState~1_combout\) # (((\CP|currentState.displayState~2_combout\) # 
-- (\CP|currentState.drawBG_AfterReset_920~combout\)) # (\CP|currentState.display_AfterReset_872~combout\)) ) ) ) # ( !\CP|currentState.writeLS2buffer~1_combout\ & ( \CP|LScounter|out~0_combout\ ) ) # ( \CP|currentState.writeLS2buffer~1_combout\ & ( 
-- !\CP|LScounter|out~0_combout\ & ( \CP|currentState.displayState~2_combout\ ) ) ) # ( !\CP|currentState.writeLS2buffer~1_combout\ & ( !\CP|LScounter|out~0_combout\ & ( \CP|currentState.displayState~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState~1_combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datad => \CP|ALT_INV_currentState.displayState~2_combout\,
	datae => \CP|ALT_INV_currentState.writeLS2buffer~1_combout\,
	dataf => \CP|LScounter|ALT_INV_out~0_combout\,
	combout => \CP|currentState.displayState~0_combout\);

-- Location: LABCELL_X37_Y8_N33
\CP|currentState.displayState_944\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.displayState_944~combout\ = ( \CP|currentState.displayState~0_combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.drawGameOver~3_combout\) # (\CP|currentState.displayState_944~combout\))) ) ) # ( !\CP|currentState.displayState~0_combout\ 
-- & ( (\KEY[0]~input_o\ & (\CP|currentState.displayState_944~combout\ & !\CP|currentState.drawGameOver~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.displayState_944~combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \CP|ALT_INV_currentState.displayState~0_combout\,
	combout => \CP|currentState.displayState_944~combout\);

-- Location: LABCELL_X36_Y7_N9
\CP|currentState.drawGameOver~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawGameOver~1_combout\ = ( \KEY[1]~input_o\ & ( \CP|currentState.drawGameOver~0_combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & ((!\CP|currentState.displayState_944~combout\) # ((!\DP|x_out[8]~0_combout\) # 
-- (\CP|CLK60|out~q\)))) ) ) ) # ( !\KEY[1]~input_o\ & ( \CP|currentState.drawGameOver~0_combout\ & ( (!\CP|currentState.displayState_944~combout\) # (((!\DP|x_out[8]~0_combout\) # (\CP|CLK60|out~q\)) # (\CP|currentState.display_AfterReset_872~combout\)) ) ) 
-- ) # ( \KEY[1]~input_o\ & ( !\CP|currentState.drawGameOver~0_combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & ((!\DP|x_out[8]~0_combout\) # ((\CP|currentState.displayState_944~combout\ & \CP|CLK60|out~q\)))) ) ) ) # ( !\KEY[1]~input_o\ & ( 
-- !\CP|currentState.drawGameOver~0_combout\ & ( ((!\DP|x_out[8]~0_combout\) # ((\CP|currentState.displayState_944~combout\ & \CP|CLK60|out~q\))) # (\CP|currentState.display_AfterReset_872~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110111110011000000010011111111101111111100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \CP|CLK60|ALT_INV_out~q\,
	datad => \DP|ALT_INV_x_out[8]~0_combout\,
	datae => \ALT_INV_KEY[1]~input_o\,
	dataf => \CP|ALT_INV_currentState.drawGameOver~0_combout\,
	combout => \CP|currentState.drawGameOver~1_combout\);

-- Location: LABCELL_X36_Y9_N54
\CP|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|comb~0_combout\ = ( \CP|BCenable~combout\ & ( \KEY[0]~input_o\ ) ) # ( !\CP|BCenable~combout\ & ( (\KEY[0]~input_o\ & ((\CP|currentState.resetState_1088~combout\) # (\CP|currentState.drawBG_AfterReset_920~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datad => \CP|ALT_INV_currentState.resetState_1088~combout\,
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|comb~0_combout\);

-- Location: LABCELL_X36_Y9_N51
\CP|currentState.resetState_1088\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.resetState_1088~combout\ = ( !\CP|comb~0_combout\ & ( (!\KEY[0]~input_o\) # ((\CP|currentState.resetState_1088~combout\ & !\CP|currentState.drawGameOver~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001100110011111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.resetState_1088~combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~1_combout\,
	dataf => \CP|ALT_INV_comb~0_combout\,
	combout => \CP|currentState.resetState_1088~combout\);

-- Location: MLABCELL_X39_Y8_N9
\CP|currentState.writeLS2buffer~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeLS2buffer~1_combout\ = (!\CP|currentState.resetState_1088~combout\ & \CP|currentState.writeBG2Buffer_992~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.resetState_1088~combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	combout => \CP|currentState.writeLS2buffer~1_combout\);

-- Location: LABCELL_X37_Y7_N42
\CP|currentState.drawGameOver~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawGameOver~2_combout\ = ( \CP|Equal10~0_combout\ & ( \CP|currentState.writeLS2buffer~0_combout\ & ( (!\CP|Dgameover~combout\ & (\CP|currentState.writeLS2buffer~1_combout\ & 
-- ((!\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\)))) # (\CP|Dgameover~combout\ & ((!\CP|Equal7~2_combout\) # ((\CP|currentState.writeLS2buffer~1_combout\ & !\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\)))) ) ) ) # ( 
-- !\CP|Equal10~0_combout\ & ( \CP|currentState.writeLS2buffer~0_combout\ & ( (\CP|Dgameover~combout\ & !\CP|Equal7~2_combout\) ) ) ) # ( \CP|Equal10~0_combout\ & ( !\CP|currentState.writeLS2buffer~0_combout\ & ( (\CP|Dgameover~combout\ & 
-- !\CP|Equal7~2_combout\) ) ) ) # ( !\CP|Equal10~0_combout\ & ( !\CP|currentState.writeLS2buffer~0_combout\ & ( (\CP|Dgameover~combout\ & !\CP|Equal7~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000111001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Dgameover~combout\,
	datab => \CP|ALT_INV_currentState.writeLS2buffer~1_combout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	datae => \CP|ALT_INV_Equal10~0_combout\,
	dataf => \CP|ALT_INV_currentState.writeLS2buffer~0_combout\,
	combout => \CP|currentState.drawGameOver~2_combout\);

-- Location: LABCELL_X37_Y7_N39
\CP|Dgameover\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Dgameover~combout\ = ( \CP|Dgameover~combout\ & ( (\KEY[0]~input_o\ & ((!\CP|currentState.drawGameOver~3_combout\) # (\CP|currentState.drawGameOver~2_combout\))) ) ) # ( !\CP|Dgameover~combout\ & ( (\KEY[0]~input_o\ & 
-- (\CP|currentState.drawGameOver~2_combout\ & \CP|currentState.drawGameOver~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.drawGameOver~2_combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|Dgameover~combout\);

-- Location: LABCELL_X37_Y7_N3
\CP|WideOr13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr13~combout\ = ( !\CP|currentState.drawBG_AfterReset_920~combout\ & ( (!\CP|Dgameover~combout\ & !\CP|currentState.writeBG2Buffer_992~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Dgameover~combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	dataf => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	combout => \CP|WideOr13~combout\);

-- Location: MLABCELL_X39_Y7_N0
\CP|BGC|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~17_sumout\ = SUM(( \CP|BGC|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|BGC|Add2~18\ = CARRY(( \CP|BGC|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|BGC|Add2~17_sumout\,
	cout => \CP|BGC|Add2~18\);

-- Location: MLABCELL_X39_Y7_N3
\CP|BGC|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~13_sumout\ = SUM(( \CP|BGC|out\(1) ) + ( GND ) + ( \CP|BGC|Add2~18\ ))
-- \CP|BGC|Add2~14\ = CARRY(( \CP|BGC|out\(1) ) + ( GND ) + ( \CP|BGC|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(1),
	cin => \CP|BGC|Add2~18\,
	sumout => \CP|BGC|Add2~13_sumout\,
	cout => \CP|BGC|Add2~14\);

-- Location: LABCELL_X37_Y7_N27
\CP|BGC|out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out[1]~3_combout\ = ( \KEY[0]~input_o\ & ( \CP|BGC|Add2~13_sumout\ & ( (!\CP|Equal7~2_combout\ & (((\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|Dgameover~combout\)) # (\CP|currentState.drawBG_AfterReset_920~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \CP|ALT_INV_Dgameover~combout\,
	datac => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|BGC|ALT_INV_Add2~13_sumout\,
	combout => \CP|BGC|out[1]~3_combout\);

-- Location: FF_X37_Y7_N29
\CP|BGC|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(1));

-- Location: MLABCELL_X39_Y7_N6
\CP|BGC|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~21_sumout\ = SUM(( \CP|BGC|out\(2) ) + ( GND ) + ( \CP|BGC|Add2~14\ ))
-- \CP|BGC|Add2~22\ = CARRY(( \CP|BGC|out\(2) ) + ( GND ) + ( \CP|BGC|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(2),
	cin => \CP|BGC|Add2~14\,
	sumout => \CP|BGC|Add2~21_sumout\,
	cout => \CP|BGC|Add2~22\);

-- Location: LABCELL_X37_Y9_N27
\CP|BGC|out[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out[2]~6_combout\ = ( \CP|BGC|Add2~21_sumout\ & ( \KEY[0]~input_o\ & ( (!\CP|Equal7~2_combout\ & (((\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|Dgameover~combout\)) # (\CP|currentState.drawBG_AfterReset_920~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \CP|ALT_INV_Dgameover~combout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datae => \CP|BGC|ALT_INV_Add2~21_sumout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BGC|out[2]~6_combout\);

-- Location: FF_X37_Y9_N29
\CP|BGC|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(2));

-- Location: MLABCELL_X39_Y7_N9
\CP|BGC|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~25_sumout\ = SUM(( \CP|BGC|out\(3) ) + ( GND ) + ( \CP|BGC|Add2~22\ ))
-- \CP|BGC|Add2~26\ = CARRY(( \CP|BGC|out\(3) ) + ( GND ) + ( \CP|BGC|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(3),
	cin => \CP|BGC|Add2~22\,
	sumout => \CP|BGC|Add2~25_sumout\,
	cout => \CP|BGC|Add2~26\);

-- Location: LABCELL_X37_Y7_N24
\CP|BGC|out[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out[3]~7_combout\ = ( \KEY[0]~input_o\ & ( \CP|BGC|Add2~25_sumout\ & ( (!\CP|Equal7~2_combout\ & (((\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|Dgameover~combout\)) # (\CP|currentState.drawBG_AfterReset_920~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \CP|ALT_INV_Dgameover~combout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|BGC|ALT_INV_Add2~25_sumout\,
	combout => \CP|BGC|out[3]~7_combout\);

-- Location: FF_X37_Y7_N26
\CP|BGC|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(3));

-- Location: MLABCELL_X39_Y7_N12
\CP|BGC|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~29_sumout\ = SUM(( \CP|BGC|out\(4) ) + ( GND ) + ( \CP|BGC|Add2~26\ ))
-- \CP|BGC|Add2~30\ = CARRY(( \CP|BGC|out\(4) ) + ( GND ) + ( \CP|BGC|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(4),
	cin => \CP|BGC|Add2~26\,
	sumout => \CP|BGC|Add2~29_sumout\,
	cout => \CP|BGC|Add2~30\);

-- Location: LABCELL_X36_Y9_N57
\CP|BGC|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~8_combout\ = ( !\CP|WideOr13~combout\ & ( (\KEY[0]~input_o\ & (((!\CP|BGC|Equal0~1_combout\ & \CP|BGC|Add2~29_sumout\)) # (\CP|Equal7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010101000001000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datac => \CP|BGC|ALT_INV_Add2~29_sumout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \CP|BGC|out~8_combout\);

-- Location: FF_X36_Y9_N59
\CP|BGC|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(4));

-- Location: MLABCELL_X39_Y7_N15
\CP|BGC|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~33_sumout\ = SUM(( \CP|BGC|out\(5) ) + ( GND ) + ( \CP|BGC|Add2~30\ ))
-- \CP|BGC|Add2~34\ = CARRY(( \CP|BGC|out\(5) ) + ( GND ) + ( \CP|BGC|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(5),
	cin => \CP|BGC|Add2~30\,
	sumout => \CP|BGC|Add2~33_sumout\,
	cout => \CP|BGC|Add2~34\);

-- Location: LABCELL_X36_Y9_N48
\CP|BGC|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~9_combout\ = ( !\CP|WideOr13~combout\ & ( (\KEY[0]~input_o\ & (((!\CP|BGC|Equal0~1_combout\ & \CP|BGC|Add2~33_sumout\)) # (\CP|Equal7~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|BGC|ALT_INV_Add2~33_sumout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \CP|BGC|out~9_combout\);

-- Location: FF_X36_Y9_N50
\CP|BGC|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(5));

-- Location: MLABCELL_X39_Y7_N18
\CP|BGC|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~5_sumout\ = SUM(( \CP|BGC|out\(6) ) + ( GND ) + ( \CP|BGC|Add2~34\ ))
-- \CP|BGC|Add2~6\ = CARRY(( \CP|BGC|out\(6) ) + ( GND ) + ( \CP|BGC|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(6),
	cin => \CP|BGC|Add2~34\,
	sumout => \CP|BGC|Add2~5_sumout\,
	cout => \CP|BGC|Add2~6\);

-- Location: MLABCELL_X39_Y7_N21
\CP|BGC|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~9_sumout\ = SUM(( \CP|BGC|out\(7) ) + ( GND ) + ( \CP|BGC|Add2~6\ ))
-- \CP|BGC|Add2~10\ = CARRY(( \CP|BGC|out\(7) ) + ( GND ) + ( \CP|BGC|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|BGC|Add2~6\,
	sumout => \CP|BGC|Add2~9_sumout\,
	cout => \CP|BGC|Add2~10\);

-- Location: LABCELL_X37_Y7_N21
\CP|BGC|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~2_combout\ = ( \CP|Equal7~2_combout\ & ( (\KEY[0]~input_o\ & !\CP|WideOr13~combout\) ) ) # ( !\CP|Equal7~2_combout\ & ( (\KEY[0]~input_o\ & (!\CP|WideOr13~combout\ & (!\CP|BGC|Equal0~1_combout\ & \CP|BGC|Add2~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_WideOr13~combout\,
	datac => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datad => \CP|BGC|ALT_INV_Add2~9_sumout\,
	dataf => \CP|ALT_INV_Equal7~2_combout\,
	combout => \CP|BGC|out~2_combout\);

-- Location: FF_X37_Y7_N23
\CP|BGC|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(7));

-- Location: LABCELL_X37_Y10_N42
\CP|BGC|out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out[0]~4_combout\ = ( \CP|BGC|out\(6) & ( \CP|BGC|Add2~17_sumout\ & ( (!\CP|BGC|Equal0~0_combout\) # (!\CP|BGC|out\(7)) ) ) ) # ( !\CP|BGC|out\(6) & ( \CP|BGC|Add2~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_Equal0~0_combout\,
	datab => \CP|BGC|ALT_INV_out\(7),
	datae => \CP|BGC|ALT_INV_out\(6),
	dataf => \CP|BGC|ALT_INV_Add2~17_sumout\,
	combout => \CP|BGC|out[0]~4_combout\);

-- Location: LABCELL_X37_Y9_N24
\CP|BGC|out[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out[0]~5_combout\ = ( \CP|BGC|out[0]~4_combout\ & ( \KEY[0]~input_o\ & ( (!\CP|Equal7~2_combout\ & (((\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|Dgameover~combout\)) # (\CP|currentState.drawBG_AfterReset_920~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \CP|ALT_INV_Dgameover~combout\,
	datac => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	datae => \CP|BGC|ALT_INV_out[0]~4_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|BGC|out[0]~5_combout\);

-- Location: FF_X37_Y9_N26
\CP|BGC|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(0));

-- Location: LABCELL_X37_Y10_N36
\CP|BGC|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Equal0~0_combout\ = ( !\CP|BGC|out\(1) & ( !\CP|BGC|out\(3) & ( (!\CP|BGC|out\(0) & (\CP|BGC|out\(5) & (\CP|BGC|out\(4) & !\CP|BGC|out\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(0),
	datab => \CP|BGC|ALT_INV_out\(5),
	datac => \CP|BGC|ALT_INV_out\(4),
	datad => \CP|BGC|ALT_INV_out\(2),
	datae => \CP|BGC|ALT_INV_out\(1),
	dataf => \CP|BGC|ALT_INV_out\(3),
	combout => \CP|BGC|Equal0~0_combout\);

-- Location: LABCELL_X37_Y10_N57
\CP|BGC|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Equal0~1_combout\ = (\CP|BGC|Equal0~0_combout\ & (\CP|BGC|out\(7) & \CP|BGC|out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_Equal0~0_combout\,
	datac => \CP|BGC|ALT_INV_out\(7),
	datad => \CP|BGC|ALT_INV_out\(6),
	combout => \CP|BGC|Equal0~1_combout\);

-- Location: LABCELL_X37_Y7_N36
\CP|BGC|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~1_combout\ = ( \CP|Equal7~2_combout\ & ( (\KEY[0]~input_o\ & !\CP|WideOr13~combout\) ) ) # ( !\CP|Equal7~2_combout\ & ( (\KEY[0]~input_o\ & (!\CP|BGC|Equal0~1_combout\ & (\CP|BGC|Add2~5_sumout\ & !\CP|WideOr13~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datac => \CP|BGC|ALT_INV_Add2~5_sumout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	dataf => \CP|ALT_INV_Equal7~2_combout\,
	combout => \CP|BGC|out~1_combout\);

-- Location: FF_X37_Y7_N38
\CP|BGC|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(6));

-- Location: MLABCELL_X39_Y7_N24
\CP|BGC|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~37_sumout\ = SUM(( \CP|BGC|out\(8) ) + ( GND ) + ( \CP|BGC|Add2~10\ ))
-- \CP|BGC|Add2~38\ = CARRY(( \CP|BGC|out\(8) ) + ( GND ) + ( \CP|BGC|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(8),
	cin => \CP|BGC|Add2~10\,
	sumout => \CP|BGC|Add2~37_sumout\,
	cout => \CP|BGC|Add2~38\);

-- Location: LABCELL_X36_Y9_N0
\CP|BGC|Add1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~46_cout\ = CARRY(( \CP|BGC|out\(5) ) + ( \CP|BGC|out\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(4),
	datac => \CP|BGC|ALT_INV_out\(5),
	cin => GND,
	cout => \CP|BGC|Add1~46_cout\);

-- Location: LABCELL_X36_Y9_N3
\CP|BGC|Add1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~42_cout\ = CARRY(( \CP|BGC|out\(6) ) + ( GND ) + ( \CP|BGC|Add1~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(6),
	cin => \CP|BGC|Add1~46_cout\,
	cout => \CP|BGC|Add1~42_cout\);

-- Location: LABCELL_X36_Y9_N6
\CP|BGC|Add1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~38_cout\ = CARRY(( \CP|BGC|out\(7) ) + ( GND ) + ( \CP|BGC|Add1~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|BGC|Add1~42_cout\,
	cout => \CP|BGC|Add1~38_cout\);

-- Location: LABCELL_X36_Y9_N9
\CP|BGC|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~5_sumout\ = SUM(( \CP|BGC|out\(8) ) + ( GND ) + ( \CP|BGC|Add1~38_cout\ ))
-- \CP|BGC|Add1~6\ = CARRY(( \CP|BGC|out\(8) ) + ( GND ) + ( \CP|BGC|Add1~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(8),
	cin => \CP|BGC|Add1~38_cout\,
	sumout => \CP|BGC|Add1~5_sumout\,
	cout => \CP|BGC|Add1~6\);

-- Location: LABCELL_X37_Y7_N12
\CP|BGC|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~10_combout\ = ( \CP|BGC|Add2~37_sumout\ & ( \CP|BGC|Add1~5_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add2~37_sumout\ & ( \CP|BGC|Add1~5_sumout\ & ( (!\CP|Equal7~2_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|WideOr13~combout\ & \CP|BGC|Equal0~1_combout\))) ) ) ) # ( \CP|BGC|Add2~37_sumout\ & ( !\CP|BGC|Add1~5_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & (!\CP|WideOr13~combout\ & !\CP|BGC|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal7~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datae => \CP|BGC|ALT_INV_Add2~37_sumout\,
	dataf => \CP|BGC|ALT_INV_Add1~5_sumout\,
	combout => \CP|BGC|out~10_combout\);

-- Location: FF_X37_Y7_N14
\CP|BGC|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(8));

-- Location: MLABCELL_X39_Y7_N27
\CP|BGC|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~41_sumout\ = SUM(( \CP|BGC|out\(9) ) + ( GND ) + ( \CP|BGC|Add2~38\ ))
-- \CP|BGC|Add2~42\ = CARRY(( \CP|BGC|out\(9) ) + ( GND ) + ( \CP|BGC|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(9),
	cin => \CP|BGC|Add2~38\,
	sumout => \CP|BGC|Add2~41_sumout\,
	cout => \CP|BGC|Add2~42\);

-- Location: LABCELL_X36_Y9_N12
\CP|BGC|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~9_sumout\ = SUM(( \CP|BGC|out\(9) ) + ( GND ) + ( \CP|BGC|Add1~6\ ))
-- \CP|BGC|Add1~10\ = CARRY(( \CP|BGC|out\(9) ) + ( GND ) + ( \CP|BGC|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(9),
	cin => \CP|BGC|Add1~6\,
	sumout => \CP|BGC|Add1~9_sumout\,
	cout => \CP|BGC|Add1~10\);

-- Location: LABCELL_X37_Y7_N15
\CP|BGC|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~11_combout\ = ( \CP|BGC|Add2~41_sumout\ & ( \CP|BGC|Add1~9_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add2~41_sumout\ & ( \CP|BGC|Add1~9_sumout\ & ( (!\CP|Equal7~2_combout\ & 
-- (\KEY[0]~input_o\ & (\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) ) # ( \CP|BGC|Add2~41_sumout\ & ( !\CP|BGC|Add1~9_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & (!\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal7~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	datae => \CP|BGC|ALT_INV_Add2~41_sumout\,
	dataf => \CP|BGC|ALT_INV_Add1~9_sumout\,
	combout => \CP|BGC|out~11_combout\);

-- Location: FF_X37_Y7_N17
\CP|BGC|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(9));

-- Location: LABCELL_X36_Y9_N15
\CP|BGC|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~13_sumout\ = SUM(( \CP|BGC|out\(10) ) + ( GND ) + ( \CP|BGC|Add1~10\ ))
-- \CP|BGC|Add1~14\ = CARRY(( \CP|BGC|out\(10) ) + ( GND ) + ( \CP|BGC|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(10),
	cin => \CP|BGC|Add1~10\,
	sumout => \CP|BGC|Add1~13_sumout\,
	cout => \CP|BGC|Add1~14\);

-- Location: MLABCELL_X39_Y7_N30
\CP|BGC|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~45_sumout\ = SUM(( \CP|BGC|out\(10) ) + ( GND ) + ( \CP|BGC|Add2~42\ ))
-- \CP|BGC|Add2~46\ = CARRY(( \CP|BGC|out\(10) ) + ( GND ) + ( \CP|BGC|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(10),
	cin => \CP|BGC|Add2~42\,
	sumout => \CP|BGC|Add2~45_sumout\,
	cout => \CP|BGC|Add2~46\);

-- Location: LABCELL_X37_Y7_N51
\CP|BGC|out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~12_combout\ = ( \CP|BGC|Add1~13_sumout\ & ( \CP|BGC|Add2~45_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add1~13_sumout\ & ( \CP|BGC|Add2~45_sumout\ & ( (!\CP|Equal7~2_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) ) # ( \CP|BGC|Add1~13_sumout\ & ( !\CP|BGC|Add2~45_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & (\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000100000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal7~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	datae => \CP|BGC|ALT_INV_Add1~13_sumout\,
	dataf => \CP|BGC|ALT_INV_Add2~45_sumout\,
	combout => \CP|BGC|out~12_combout\);

-- Location: FF_X37_Y7_N53
\CP|BGC|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(10));

-- Location: LABCELL_X36_Y9_N18
\CP|BGC|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~17_sumout\ = SUM(( \CP|BGC|out\(11) ) + ( GND ) + ( \CP|BGC|Add1~14\ ))
-- \CP|BGC|Add1~18\ = CARRY(( \CP|BGC|out\(11) ) + ( GND ) + ( \CP|BGC|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(11),
	cin => \CP|BGC|Add1~14\,
	sumout => \CP|BGC|Add1~17_sumout\,
	cout => \CP|BGC|Add1~18\);

-- Location: MLABCELL_X39_Y7_N33
\CP|BGC|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~49_sumout\ = SUM(( \CP|BGC|out\(11) ) + ( GND ) + ( \CP|BGC|Add2~46\ ))
-- \CP|BGC|Add2~50\ = CARRY(( \CP|BGC|out\(11) ) + ( GND ) + ( \CP|BGC|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(11),
	cin => \CP|BGC|Add2~46\,
	sumout => \CP|BGC|Add2~49_sumout\,
	cout => \CP|BGC|Add2~50\);

-- Location: LABCELL_X37_Y7_N48
\CP|BGC|out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~13_combout\ = ( \CP|BGC|Add1~17_sumout\ & ( \CP|BGC|Add2~49_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add1~17_sumout\ & ( \CP|BGC|Add2~49_sumout\ & ( (!\CP|Equal7~2_combout\ & 
-- (\KEY[0]~input_o\ & (!\CP|WideOr13~combout\ & !\CP|BGC|Equal0~1_combout\))) ) ) ) # ( \CP|BGC|Add1~17_sumout\ & ( !\CP|BGC|Add2~49_sumout\ & ( (!\CP|Equal7~2_combout\ & (\KEY[0]~input_o\ & (!\CP|WideOr13~combout\ & \CP|BGC|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000100000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal7~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datae => \CP|BGC|ALT_INV_Add1~17_sumout\,
	dataf => \CP|BGC|ALT_INV_Add2~49_sumout\,
	combout => \CP|BGC|out~13_combout\);

-- Location: FF_X37_Y7_N50
\CP|BGC|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(11));

-- Location: LABCELL_X36_Y9_N21
\CP|BGC|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~21_sumout\ = SUM(( \CP|BGC|out\(12) ) + ( GND ) + ( \CP|BGC|Add1~18\ ))
-- \CP|BGC|Add1~22\ = CARRY(( \CP|BGC|out\(12) ) + ( GND ) + ( \CP|BGC|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(12),
	cin => \CP|BGC|Add1~18\,
	sumout => \CP|BGC|Add1~21_sumout\,
	cout => \CP|BGC|Add1~22\);

-- Location: MLABCELL_X39_Y7_N36
\CP|BGC|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~53_sumout\ = SUM(( \CP|BGC|out\(12) ) + ( GND ) + ( \CP|BGC|Add2~50\ ))
-- \CP|BGC|Add2~54\ = CARRY(( \CP|BGC|out\(12) ) + ( GND ) + ( \CP|BGC|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(12),
	cin => \CP|BGC|Add2~50\,
	sumout => \CP|BGC|Add2~53_sumout\,
	cout => \CP|BGC|Add2~54\);

-- Location: MLABCELL_X39_Y7_N54
\CP|BGC|out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~14_combout\ = ( \CP|BGC|Add1~21_sumout\ & ( \CP|BGC|Add2~53_sumout\ & ( (\KEY[0]~input_o\ & (!\CP|Equal7~2_combout\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add1~21_sumout\ & ( \CP|BGC|Add2~53_sumout\ & ( (\KEY[0]~input_o\ & 
-- (!\CP|Equal7~2_combout\ & (!\CP|WideOr13~combout\ & !\CP|BGC|Equal0~1_combout\))) ) ) ) # ( \CP|BGC|Add1~21_sumout\ & ( !\CP|BGC|Add2~53_sumout\ & ( (\KEY[0]~input_o\ & (!\CP|Equal7~2_combout\ & (!\CP|WideOr13~combout\ & \CP|BGC|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000001000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_Equal7~2_combout\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datae => \CP|BGC|ALT_INV_Add1~21_sumout\,
	dataf => \CP|BGC|ALT_INV_Add2~53_sumout\,
	combout => \CP|BGC|out~14_combout\);

-- Location: FF_X39_Y7_N56
\CP|BGC|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(12));

-- Location: LABCELL_X36_Y9_N24
\CP|BGC|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~1_sumout\ = SUM(( \CP|BGC|out\(13) ) + ( GND ) + ( \CP|BGC|Add1~22\ ))
-- \CP|BGC|Add1~2\ = CARRY(( \CP|BGC|out\(13) ) + ( GND ) + ( \CP|BGC|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(13),
	cin => \CP|BGC|Add1~22\,
	sumout => \CP|BGC|Add1~1_sumout\,
	cout => \CP|BGC|Add1~2\);

-- Location: MLABCELL_X39_Y7_N39
\CP|BGC|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~1_sumout\ = SUM(( \CP|BGC|out\(13) ) + ( GND ) + ( \CP|BGC|Add2~54\ ))
-- \CP|BGC|Add2~2\ = CARRY(( \CP|BGC|out\(13) ) + ( GND ) + ( \CP|BGC|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(13),
	cin => \CP|BGC|Add2~54\,
	sumout => \CP|BGC|Add2~1_sumout\,
	cout => \CP|BGC|Add2~2\);

-- Location: MLABCELL_X39_Y7_N57
\CP|BGC|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~0_combout\ = ( \CP|BGC|Add1~1_sumout\ & ( \CP|BGC|Add2~1_sumout\ & ( (\KEY[0]~input_o\ & (!\CP|Equal7~2_combout\ & !\CP|WideOr13~combout\)) ) ) ) # ( !\CP|BGC|Add1~1_sumout\ & ( \CP|BGC|Add2~1_sumout\ & ( (\KEY[0]~input_o\ & 
-- (!\CP|Equal7~2_combout\ & (!\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) ) # ( \CP|BGC|Add1~1_sumout\ & ( !\CP|BGC|Add2~1_sumout\ & ( (\KEY[0]~input_o\ & (!\CP|Equal7~2_combout\ & (\CP|BGC|Equal0~1_combout\ & !\CP|WideOr13~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000001000000000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_Equal7~2_combout\,
	datac => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	datae => \CP|BGC|ALT_INV_Add1~1_sumout\,
	dataf => \CP|BGC|ALT_INV_Add2~1_sumout\,
	combout => \CP|BGC|out~0_combout\);

-- Location: FF_X39_Y7_N59
\CP|BGC|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(13));

-- Location: MLABCELL_X39_Y7_N42
\CP|BGC|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~57_sumout\ = SUM(( \CP|BGC|out\(14) ) + ( GND ) + ( \CP|BGC|Add2~2\ ))
-- \CP|BGC|Add2~58\ = CARRY(( \CP|BGC|out\(14) ) + ( GND ) + ( \CP|BGC|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(14),
	cin => \CP|BGC|Add2~2\,
	sumout => \CP|BGC|Add2~57_sumout\,
	cout => \CP|BGC|Add2~58\);

-- Location: LABCELL_X36_Y9_N27
\CP|BGC|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~25_sumout\ = SUM(( \CP|BGC|out\(14) ) + ( GND ) + ( \CP|BGC|Add1~2\ ))
-- \CP|BGC|Add1~26\ = CARRY(( \CP|BGC|out\(14) ) + ( GND ) + ( \CP|BGC|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(14),
	cin => \CP|BGC|Add1~2\,
	sumout => \CP|BGC|Add1~25_sumout\,
	cout => \CP|BGC|Add1~26\);

-- Location: LABCELL_X36_Y7_N36
\CP|BGC|out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~15_combout\ = ( \CP|BGC|Add2~57_sumout\ & ( \CP|BGC|Add1~25_sumout\ & ( (!\CP|WideOr13~combout\ & \KEY[0]~input_o\) ) ) ) # ( !\CP|BGC|Add2~57_sumout\ & ( \CP|BGC|Add1~25_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & 
-- ((\CP|BGC|Equal0~1_combout\) # (\CP|Equal7~2_combout\)))) ) ) ) # ( \CP|BGC|Add2~57_sumout\ & ( !\CP|BGC|Add1~25_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & ((!\CP|BGC|Equal0~1_combout\) # (\CP|Equal7~2_combout\)))) ) ) ) # ( 
-- !\CP|BGC|Add2~57_sumout\ & ( !\CP|BGC|Add1~25_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & \CP|Equal7~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010001000100000001000000010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datae => \CP|BGC|ALT_INV_Add2~57_sumout\,
	dataf => \CP|BGC|ALT_INV_Add1~25_sumout\,
	combout => \CP|BGC|out~15_combout\);

-- Location: FF_X36_Y7_N38
\CP|BGC|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(14));

-- Location: MLABCELL_X39_Y7_N45
\CP|BGC|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~61_sumout\ = SUM(( \CP|BGC|out\(15) ) + ( GND ) + ( \CP|BGC|Add2~58\ ))
-- \CP|BGC|Add2~62\ = CARRY(( \CP|BGC|out\(15) ) + ( GND ) + ( \CP|BGC|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(15),
	cin => \CP|BGC|Add2~58\,
	sumout => \CP|BGC|Add2~61_sumout\,
	cout => \CP|BGC|Add2~62\);

-- Location: LABCELL_X36_Y9_N30
\CP|BGC|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~29_sumout\ = SUM(( \CP|BGC|out\(15) ) + ( GND ) + ( \CP|BGC|Add1~26\ ))
-- \CP|BGC|Add1~30\ = CARRY(( \CP|BGC|out\(15) ) + ( GND ) + ( \CP|BGC|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(15),
	cin => \CP|BGC|Add1~26\,
	sumout => \CP|BGC|Add1~29_sumout\,
	cout => \CP|BGC|Add1~30\);

-- Location: LABCELL_X36_Y9_N42
\CP|BGC|out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~16_combout\ = ( \CP|BGC|Equal0~1_combout\ & ( !\CP|WideOr13~combout\ & ( (\KEY[0]~input_o\ & (!\CP|Equal7~2_combout\ & \CP|BGC|Add1~29_sumout\)) ) ) ) # ( !\CP|BGC|Equal0~1_combout\ & ( !\CP|WideOr13~combout\ & ( (\KEY[0]~input_o\ & 
-- (\CP|BGC|Add2~61_sumout\ & !\CP|Equal7~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|BGC|ALT_INV_Add2~61_sumout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|BGC|ALT_INV_Add1~29_sumout\,
	datae => \CP|BGC|ALT_INV_Equal0~1_combout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \CP|BGC|out~16_combout\);

-- Location: FF_X36_Y9_N44
\CP|BGC|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(15));

-- Location: MLABCELL_X39_Y7_N48
\CP|BGC|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add2~65_sumout\ = SUM(( \CP|BGC|out\(16) ) + ( GND ) + ( \CP|BGC|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(16),
	cin => \CP|BGC|Add2~62\,
	sumout => \CP|BGC|Add2~65_sumout\);

-- Location: LABCELL_X36_Y9_N33
\CP|BGC|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|Add1~33_sumout\ = SUM(( \CP|BGC|out\(16) ) + ( GND ) + ( \CP|BGC|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(16),
	cin => \CP|BGC|Add1~30\,
	sumout => \CP|BGC|Add1~33_sumout\);

-- Location: LABCELL_X36_Y7_N39
\CP|BGC|out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|BGC|out~17_combout\ = ( \CP|BGC|Add2~65_sumout\ & ( \CP|BGC|Add1~33_sumout\ & ( (!\CP|WideOr13~combout\ & \KEY[0]~input_o\) ) ) ) # ( !\CP|BGC|Add2~65_sumout\ & ( \CP|BGC|Add1~33_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & 
-- ((\CP|Equal7~2_combout\) # (\CP|BGC|Equal0~1_combout\)))) ) ) ) # ( \CP|BGC|Add2~65_sumout\ & ( !\CP|BGC|Add1~33_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & ((!\CP|BGC|Equal0~1_combout\) # (\CP|Equal7~2_combout\)))) ) ) ) # ( 
-- !\CP|BGC|Add2~65_sumout\ & ( !\CP|BGC|Add1~33_sumout\ & ( (!\CP|WideOr13~combout\ & (\KEY[0]~input_o\ & \CP|Equal7~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010001000000010001000000010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|BGC|ALT_INV_Equal0~1_combout\,
	datad => \CP|ALT_INV_Equal7~2_combout\,
	datae => \CP|BGC|ALT_INV_Add2~65_sumout\,
	dataf => \CP|BGC|ALT_INV_Add1~33_sumout\,
	combout => \CP|BGC|out~17_combout\);

-- Location: FF_X36_Y7_N41
\CP|BGC|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|BGC|out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|BGC|out\(16));

-- Location: LABCELL_X37_Y10_N54
\CP|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal7~1_combout\ = (\CP|BGC|out\(16) & (\CP|BGC|out\(14) & !\CP|BGC|out\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(16),
	datac => \CP|BGC|ALT_INV_out\(14),
	datad => \CP|BGC|ALT_INV_out\(15),
	combout => \CP|Equal7~1_combout\);

-- Location: LABCELL_X36_Y10_N3
\CP|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal7~0_combout\ = ( !\CP|BGC|out\(11) & ( !\CP|BGC|out\(10) & ( (!\CP|BGC|out\(9) & (!\CP|BGC|out\(8) & !\CP|BGC|out\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(9),
	datac => \CP|BGC|ALT_INV_out\(8),
	datad => \CP|BGC|ALT_INV_out\(12),
	datae => \CP|BGC|ALT_INV_out\(11),
	dataf => \CP|BGC|ALT_INV_out\(10),
	combout => \CP|Equal7~0_combout\);

-- Location: LABCELL_X37_Y10_N48
\CP|Equal7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal7~2_combout\ = ( \CP|BGC|Equal0~0_combout\ & ( !\CP|BGC|out\(13) & ( (\CP|BGC|out\(6) & (\CP|BGC|out\(7) & (\CP|Equal7~1_combout\ & \CP|Equal7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(6),
	datab => \CP|BGC|ALT_INV_out\(7),
	datac => \CP|ALT_INV_Equal7~1_combout\,
	datad => \CP|ALT_INV_Equal7~0_combout\,
	datae => \CP|BGC|ALT_INV_Equal0~0_combout\,
	dataf => \CP|BGC|ALT_INV_out\(13),
	combout => \CP|Equal7~2_combout\);

-- Location: LABCELL_X36_Y10_N57
\CP|currentState.drawBG_AfterReset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawBG_AfterReset~0_combout\ = ( \CP|currentState.resetState_1088~combout\ ) # ( !\CP|currentState.resetState_1088~combout\ & ( (\CP|currentState.drawBG_AfterReset_920~combout\ & !\CP|Equal7~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	dataf => \CP|ALT_INV_currentState.resetState_1088~combout\,
	combout => \CP|currentState.drawBG_AfterReset~0_combout\);

-- Location: LABCELL_X37_Y7_N18
\CP|currentState.drawBG_AfterReset_920\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.drawBG_AfterReset_920~combout\ = ( \CP|currentState.drawBG_AfterReset_920~combout\ & ( (\KEY[0]~input_o\ & ((!\CP|currentState.drawGameOver~3_combout\) # (\CP|currentState.drawBG_AfterReset~0_combout\))) ) ) # ( 
-- !\CP|currentState.drawBG_AfterReset_920~combout\ & ( (\KEY[0]~input_o\ & (\CP|currentState.drawBG_AfterReset~0_combout\ & \CP|currentState.drawGameOver~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_currentState.drawBG_AfterReset~0_combout\,
	datad => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	combout => \CP|currentState.drawBG_AfterReset_920~combout\);

-- Location: MLABCELL_X39_Y8_N24
\CP|currentState.writeLS2buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeLS2buffer~0_combout\ = ( !\CP|currentState.displayState_944~combout\ & ( !\CP|BCenable~combout\ & ( (!\CP|currentState.drawBG_AfterReset_920~combout\ & (\DP|x_out[8]~0_combout\ & (\CP|colorIsNotObj~combout\ & 
-- !\CP|currentState.display_AfterReset_872~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datab => \DP|ALT_INV_x_out[8]~0_combout\,
	datac => \CP|ALT_INV_colorIsNotObj~combout\,
	datad => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datae => \CP|ALT_INV_currentState.displayState_944~combout\,
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|currentState.writeLS2buffer~0_combout\);

-- Location: MLABCELL_X39_Y8_N42
\CP|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal10~1_combout\ = ( \CP|Equal10~0_combout\ & ( !\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	dataf => \CP|ALT_INV_Equal10~0_combout\,
	combout => \CP|Equal10~1_combout\);

-- Location: MLABCELL_X39_Y8_N36
\CP|currentState.writeObj2Buffer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|currentState.writeObj2Buffer~0_combout\ = ( \CP|Selector2~0_combout\ & ( \CP|Equal10~1_combout\ & ( (!\CP|currentState.writeLS2buffer~0_combout\) # (!\CP|currentState.writeLS2buffer~1_combout\) ) ) ) # ( !\CP|Selector2~0_combout\ & ( 
-- \CP|Equal10~1_combout\ & ( (\CP|Equal7~2_combout\ & (\CP|currentState.writeBG2Buffer_992~combout\ & ((!\CP|currentState.writeLS2buffer~0_combout\) # (!\CP|currentState.writeLS2buffer~1_combout\)))) ) ) ) # ( \CP|Selector2~0_combout\ & ( 
-- !\CP|Equal10~1_combout\ ) ) # ( !\CP|Selector2~0_combout\ & ( !\CP|Equal10~1_combout\ & ( (\CP|Equal7~2_combout\ & \CP|currentState.writeBG2Buffer_992~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.writeLS2buffer~0_combout\,
	datab => \CP|ALT_INV_currentState.writeLS2buffer~1_combout\,
	datac => \CP|ALT_INV_Equal7~2_combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datae => \CP|ALT_INV_Selector2~0_combout\,
	dataf => \CP|ALT_INV_Equal10~1_combout\,
	combout => \CP|currentState.writeObj2Buffer~0_combout\);

-- Location: LABCELL_X40_Y8_N9
\CP|RCenable\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RCenable~combout\ = ( \CP|currentState.drawGameOver~3_combout\ & ( \KEY[0]~input_o\ & ( \CP|currentState.writeObj2Buffer~0_combout\ ) ) ) # ( !\CP|currentState.drawGameOver~3_combout\ & ( \KEY[0]~input_o\ & ( \CP|RCenable~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_currentState.writeObj2Buffer~0_combout\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datae => \CP|ALT_INV_currentState.drawGameOver~3_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|RCenable~combout\);

-- Location: LABCELL_X40_Y7_N24
\CP|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector2~0_combout\ = ( !\CP|Equal6~1_combout\ & ( \CP|RCenable~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|ALT_INV_Equal6~1_combout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|Selector2~0_combout\);

-- Location: LABCELL_X43_Y7_N27
\CP|RC|out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~6_combout\ = (\CP|Selector2~0_combout\ & !\CP|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Selector2~0_combout\,
	datad => \CP|ALT_INV_Equal6~0_combout\,
	combout => \CP|RC|out~6_combout\);

-- Location: LABCELL_X43_Y7_N36
\CP|RC|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~11_combout\ = ( \CP|RC|out~6_combout\ & ( \CP|RC|Add2~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_Add2~37_sumout\,
	dataf => \CP|RC|ALT_INV_out~6_combout\,
	combout => \CP|RC|out~11_combout\);

-- Location: FF_X35_Y6_N56
\CP|RC|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|RC|out~11_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(0));

-- Location: LABCELL_X43_Y5_N3
\CP|RC|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~33_sumout\ = SUM(( \CP|RC|out\(1) ) + ( GND ) + ( \CP|RC|Add2~38\ ))
-- \CP|RC|Add2~34\ = CARRY(( \CP|RC|out\(1) ) + ( GND ) + ( \CP|RC|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(1),
	cin => \CP|RC|Add2~38\,
	sumout => \CP|RC|Add2~33_sumout\,
	cout => \CP|RC|Add2~34\);

-- Location: LABCELL_X35_Y6_N42
\CP|RC|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~10_combout\ = ( \CP|RC|out~6_combout\ & ( (\CP|RC|Add2~33_sumout\) # (\CP|RC|out~0_combout\) ) ) # ( !\CP|RC|out~6_combout\ & ( \CP|RC|out~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out~0_combout\,
	datad => \CP|RC|ALT_INV_Add2~33_sumout\,
	dataf => \CP|RC|ALT_INV_out~6_combout\,
	combout => \CP|RC|out~10_combout\);

-- Location: FF_X35_Y6_N44
\CP|RC|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~10_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(1));

-- Location: LABCELL_X43_Y5_N6
\CP|RC|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~29_sumout\ = SUM(( \CP|RC|out\(2) ) + ( GND ) + ( \CP|RC|Add2~34\ ))
-- \CP|RC|Add2~30\ = CARRY(( \CP|RC|out\(2) ) + ( GND ) + ( \CP|RC|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(2),
	cin => \CP|RC|Add2~34\,
	sumout => \CP|RC|Add2~29_sumout\,
	cout => \CP|RC|Add2~30\);

-- Location: LABCELL_X35_Y6_N39
\CP|RC|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~9_combout\ = ( \CP|RC|out~6_combout\ & ( (\CP|RC|Add2~29_sumout\) # (\CP|RC|out~0_combout\) ) ) # ( !\CP|RC|out~6_combout\ & ( \CP|RC|out~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out~0_combout\,
	datad => \CP|RC|ALT_INV_Add2~29_sumout\,
	dataf => \CP|RC|ALT_INV_out~6_combout\,
	combout => \CP|RC|out~9_combout\);

-- Location: FF_X35_Y6_N41
\CP|RC|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(2));

-- Location: LABCELL_X43_Y5_N9
\CP|RC|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~25_sumout\ = SUM(( \CP|RC|out\(3) ) + ( GND ) + ( \CP|RC|Add2~30\ ))
-- \CP|RC|Add2~26\ = CARRY(( \CP|RC|out\(3) ) + ( GND ) + ( \CP|RC|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(3),
	cin => \CP|RC|Add2~30\,
	sumout => \CP|RC|Add2~25_sumout\,
	cout => \CP|RC|Add2~26\);

-- Location: LABCELL_X35_Y6_N36
\CP|RC|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~8_combout\ = ( \CP|RC|out~6_combout\ & ( (\CP|RC|Add2~25_sumout\) # (\CP|RC|out~0_combout\) ) ) # ( !\CP|RC|out~6_combout\ & ( \CP|RC|out~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out~0_combout\,
	datad => \CP|RC|ALT_INV_Add2~25_sumout\,
	dataf => \CP|RC|ALT_INV_out~6_combout\,
	combout => \CP|RC|out~8_combout\);

-- Location: FF_X35_Y6_N38
\CP|RC|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(3));

-- Location: LABCELL_X45_Y5_N48
\CP|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal6~0_combout\ = ( \CP|RC|out\(4) & ( \CP|RC|out\(3) & ( (\CP|RC|out\(2) & (!\CP|RC|out\(0) & \CP|RC|out\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(2),
	datac => \CP|RC|ALT_INV_out\(0),
	datad => \CP|RC|ALT_INV_out\(1),
	datae => \CP|RC|ALT_INV_out\(4),
	dataf => \CP|RC|ALT_INV_out\(3),
	combout => \CP|Equal6~0_combout\);

-- Location: LABCELL_X45_Y5_N0
\CP|RC|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~30_cout\ = CARRY(( \CP|RC|out\(1) ) + ( \CP|RC|out\(2) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(1),
	dataf => \CP|RC|ALT_INV_out\(2),
	cin => GND,
	cout => \CP|RC|Add1~30_cout\);

-- Location: LABCELL_X45_Y5_N3
\CP|RC|Add1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~26_cout\ = CARRY(( GND ) + ( \CP|RC|out\(3) ) + ( \CP|RC|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|RC|ALT_INV_out\(3),
	cin => \CP|RC|Add1~30_cout\,
	cout => \CP|RC|Add1~26_cout\);

-- Location: LABCELL_X45_Y5_N6
\CP|RC|Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~22_cout\ = CARRY(( \CP|RC|out\(4) ) + ( GND ) + ( \CP|RC|Add1~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(4),
	cin => \CP|RC|Add1~26_cout\,
	cout => \CP|RC|Add1~22_cout\);

-- Location: LABCELL_X45_Y5_N9
\CP|RC|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~17_sumout\ = SUM(( \CP|RC|out\(5) ) + ( GND ) + ( \CP|RC|Add1~22_cout\ ))
-- \CP|RC|Add1~18\ = CARRY(( \CP|RC|out\(5) ) + ( GND ) + ( \CP|RC|Add1~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(5),
	cin => \CP|RC|Add1~22_cout\,
	sumout => \CP|RC|Add1~17_sumout\,
	cout => \CP|RC|Add1~18\);

-- Location: LABCELL_X43_Y5_N12
\CP|RC|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~21_sumout\ = SUM(( \CP|RC|out\(4) ) + ( GND ) + ( \CP|RC|Add2~26\ ))
-- \CP|RC|Add2~22\ = CARRY(( \CP|RC|out\(4) ) + ( GND ) + ( \CP|RC|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(4),
	cin => \CP|RC|Add2~26\,
	sumout => \CP|RC|Add2~21_sumout\,
	cout => \CP|RC|Add2~22\);

-- Location: LABCELL_X43_Y5_N15
\CP|RC|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~17_sumout\ = SUM(( \CP|RC|out\(5) ) + ( GND ) + ( \CP|RC|Add2~22\ ))
-- \CP|RC|Add2~18\ = CARRY(( \CP|RC|out\(5) ) + ( GND ) + ( \CP|RC|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(5),
	cin => \CP|RC|Add2~22\,
	sumout => \CP|RC|Add2~17_sumout\,
	cout => \CP|RC|Add2~18\);

-- Location: LABCELL_X43_Y5_N39
\CP|RC|out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~5_combout\ = ( \CP|Selector2~0_combout\ & ( \CP|RC|Add2~17_sumout\ & ( (!\CP|Equal6~0_combout\) # (\CP|RC|Add1~17_sumout\) ) ) ) # ( \CP|Selector2~0_combout\ & ( !\CP|RC|Add2~17_sumout\ & ( (\CP|Equal6~0_combout\ & \CP|RC|Add1~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Equal6~0_combout\,
	datac => \CP|RC|ALT_INV_Add1~17_sumout\,
	datae => \CP|ALT_INV_Selector2~0_combout\,
	dataf => \CP|RC|ALT_INV_Add2~17_sumout\,
	combout => \CP|RC|out~5_combout\);

-- Location: FF_X43_Y5_N41
\CP|RC|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~5_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(5));

-- Location: LABCELL_X43_Y5_N18
\CP|RC|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~1_sumout\ = SUM(( \CP|RC|out\(6) ) + ( GND ) + ( \CP|RC|Add2~18\ ))
-- \CP|RC|Add2~2\ = CARRY(( \CP|RC|out\(6) ) + ( GND ) + ( \CP|RC|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(6),
	cin => \CP|RC|Add2~18\,
	sumout => \CP|RC|Add2~1_sumout\,
	cout => \CP|RC|Add2~2\);

-- Location: LABCELL_X45_Y5_N12
\CP|RC|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~1_sumout\ = SUM(( \CP|RC|out\(6) ) + ( GND ) + ( \CP|RC|Add1~18\ ))
-- \CP|RC|Add1~2\ = CARRY(( \CP|RC|out\(6) ) + ( GND ) + ( \CP|RC|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(6),
	cin => \CP|RC|Add1~18\,
	sumout => \CP|RC|Add1~1_sumout\,
	cout => \CP|RC|Add1~2\);

-- Location: LABCELL_X43_Y5_N42
\CP|RC|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~1_combout\ = ( \CP|RCenable~combout\ & ( ((!\CP|Equal6~0_combout\ & (\CP|RC|Add2~1_sumout\)) # (\CP|Equal6~0_combout\ & ((\CP|RC|Add1~1_sumout\)))) # (\CP|Equal6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal6~1_combout\,
	datab => \CP|ALT_INV_Equal6~0_combout\,
	datac => \CP|RC|ALT_INV_Add2~1_sumout\,
	datad => \CP|RC|ALT_INV_Add1~1_sumout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|RC|out~1_combout\);

-- Location: FF_X43_Y5_N44
\CP|RC|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(6));

-- Location: LABCELL_X43_Y5_N21
\CP|RC|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~5_sumout\ = SUM(( \CP|RC|out\(7) ) + ( GND ) + ( \CP|RC|Add2~2\ ))
-- \CP|RC|Add2~6\ = CARRY(( \CP|RC|out\(7) ) + ( GND ) + ( \CP|RC|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(7),
	cin => \CP|RC|Add2~2\,
	sumout => \CP|RC|Add2~5_sumout\,
	cout => \CP|RC|Add2~6\);

-- Location: LABCELL_X45_Y5_N15
\CP|RC|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~5_sumout\ = SUM(( \CP|RC|out\(7) ) + ( GND ) + ( \CP|RC|Add1~2\ ))
-- \CP|RC|Add1~6\ = CARRY(( \CP|RC|out\(7) ) + ( GND ) + ( \CP|RC|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(7),
	cin => \CP|RC|Add1~2\,
	sumout => \CP|RC|Add1~5_sumout\,
	cout => \CP|RC|Add1~6\);

-- Location: LABCELL_X45_Y5_N27
\CP|RC|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~2_combout\ = ( \CP|Equal6~1_combout\ & ( \CP|RCenable~combout\ ) ) # ( !\CP|Equal6~1_combout\ & ( (\CP|RCenable~combout\ & ((!\CP|Equal6~0_combout\ & (\CP|RC|Add2~5_sumout\)) # (\CP|Equal6~0_combout\ & ((\CP|RC|Add1~5_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100010000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_Add2~5_sumout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|RC|ALT_INV_Add1~5_sumout\,
	datad => \CP|ALT_INV_Equal6~0_combout\,
	dataf => \CP|ALT_INV_Equal6~1_combout\,
	combout => \CP|RC|out~2_combout\);

-- Location: FF_X45_Y5_N29
\CP|RC|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(7));

-- Location: LABCELL_X43_Y5_N24
\CP|RC|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~9_sumout\ = SUM(( \CP|RC|out\(8) ) + ( GND ) + ( \CP|RC|Add2~6\ ))
-- \CP|RC|Add2~10\ = CARRY(( \CP|RC|out\(8) ) + ( GND ) + ( \CP|RC|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(8),
	cin => \CP|RC|Add2~6\,
	sumout => \CP|RC|Add2~9_sumout\,
	cout => \CP|RC|Add2~10\);

-- Location: LABCELL_X45_Y5_N18
\CP|RC|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~9_sumout\ = SUM(( \CP|RC|out\(8) ) + ( GND ) + ( \CP|RC|Add1~6\ ))
-- \CP|RC|Add1~10\ = CARRY(( \CP|RC|out\(8) ) + ( GND ) + ( \CP|RC|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(8),
	cin => \CP|RC|Add1~6\,
	sumout => \CP|RC|Add1~9_sumout\,
	cout => \CP|RC|Add1~10\);

-- Location: LABCELL_X45_Y5_N57
\CP|RC|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~3_combout\ = ( \CP|Equal6~1_combout\ & ( \CP|RCenable~combout\ ) ) # ( !\CP|Equal6~1_combout\ & ( (\CP|RCenable~combout\ & ((!\CP|Equal6~0_combout\ & (\CP|RC|Add2~9_sumout\)) # (\CP|Equal6~0_combout\ & ((\CP|RC|Add1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal6~0_combout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|RC|ALT_INV_Add2~9_sumout\,
	datad => \CP|RC|ALT_INV_Add1~9_sumout\,
	dataf => \CP|ALT_INV_Equal6~1_combout\,
	combout => \CP|RC|out~3_combout\);

-- Location: FF_X45_Y5_N59
\CP|RC|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(8));

-- Location: LABCELL_X43_Y5_N27
\CP|RC|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add2~13_sumout\ = SUM(( \CP|RC|out\(9) ) + ( GND ) + ( \CP|RC|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(9),
	cin => \CP|RC|Add2~10\,
	sumout => \CP|RC|Add2~13_sumout\);

-- Location: LABCELL_X45_Y5_N21
\CP|RC|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|Add1~13_sumout\ = SUM(( \CP|RC|out\(9) ) + ( GND ) + ( \CP|RC|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(9),
	cin => \CP|RC|Add1~10\,
	sumout => \CP|RC|Add1~13_sumout\);

-- Location: LABCELL_X43_Y5_N45
\CP|RC|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~4_combout\ = ( \CP|RCenable~combout\ & ( ((!\CP|Equal6~0_combout\ & (\CP|RC|Add2~13_sumout\)) # (\CP|Equal6~0_combout\ & ((\CP|RC|Add1~13_sumout\)))) # (\CP|Equal6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal6~1_combout\,
	datab => \CP|ALT_INV_Equal6~0_combout\,
	datac => \CP|RC|ALT_INV_Add2~13_sumout\,
	datad => \CP|RC|ALT_INV_Add1~13_sumout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|RC|out~4_combout\);

-- Location: FF_X43_Y5_N47
\CP|RC|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(9));

-- Location: LABCELL_X45_Y5_N30
\CP|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal6~1_combout\ = ( \CP|RC|out\(7) & ( \CP|Equal6~0_combout\ & ( (\CP|RC|out\(9) & (\CP|RC|out\(8) & (!\CP|RC|out\(5) & \CP|RC|out\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(9),
	datab => \CP|RC|ALT_INV_out\(8),
	datac => \CP|RC|ALT_INV_out\(5),
	datad => \CP|RC|ALT_INV_out\(6),
	datae => \CP|RC|ALT_INV_out\(7),
	dataf => \CP|ALT_INV_Equal6~0_combout\,
	combout => \CP|Equal6~1_combout\);

-- Location: MLABCELL_X39_Y8_N45
\CP|RC|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~0_combout\ = ( \CP|RCenable~combout\ & ( \CP|Equal6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Equal6~1_combout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|RC|out~0_combout\);

-- Location: LABCELL_X35_Y6_N57
\CP|RC|out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|out~7_combout\ = ((\CP|RC|out~6_combout\ & \CP|RC|Add2~21_sumout\)) # (\CP|RC|out~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out~0_combout\,
	datac => \CP|RC|ALT_INV_out~6_combout\,
	datad => \CP|RC|ALT_INV_Add2~21_sumout\,
	combout => \CP|RC|out~7_combout\);

-- Location: FF_X35_Y6_N59
\CP|RC|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|out~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|out\(4));

-- Location: LABCELL_X43_Y5_N48
\CP|RC|mimic60HzClock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|mimic60HzClock~0_combout\ = ( !\CP|RC|Add2~5_sumout\ & ( !\CP|RC|Add2~17_sumout\ & ( (!\CP|RC|Add2~21_sumout\ & (!\CP|RC|Add2~1_sumout\ & !\CP|RC|Add2~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_Add2~21_sumout\,
	datac => \CP|RC|ALT_INV_Add2~1_sumout\,
	datad => \CP|RC|ALT_INV_Add2~25_sumout\,
	datae => \CP|RC|ALT_INV_Add2~5_sumout\,
	dataf => \CP|RC|ALT_INV_Add2~17_sumout\,
	combout => \CP|RC|mimic60HzClock~0_combout\);

-- Location: LABCELL_X42_Y7_N12
\CP|RC|mimic60HzClock~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|mimic60HzClock~1_combout\ = ( !\CP|RC|Add2~29_sumout\ & ( (\CP|RC|out~11_combout\ & (!\CP|RC|Add2~33_sumout\ & !\CP|RC|Add2~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out~11_combout\,
	datac => \CP|RC|ALT_INV_Add2~33_sumout\,
	datad => \CP|RC|ALT_INV_Add2~13_sumout\,
	dataf => \CP|RC|ALT_INV_Add2~29_sumout\,
	combout => \CP|RC|mimic60HzClock~1_combout\);

-- Location: LABCELL_X43_Y5_N54
\CP|RC|mimic60HzClock~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|RC|mimic60HzClock~2_combout\ = ( \CP|RC|mimic60HzClock~q\ & ( \CP|RC|out~6_combout\ & ( (\CP|RC|mimic60HzClock~0_combout\ & (\CP|RC|mimic60HzClock~1_combout\ & !\CP|RC|Add2~9_sumout\)) ) ) ) # ( !\CP|RC|mimic60HzClock~q\ & ( \CP|RC|out~6_combout\ & ( 
-- (\CP|RC|mimic60HzClock~0_combout\ & (\CP|RC|mimic60HzClock~1_combout\ & !\CP|RC|Add2~9_sumout\)) ) ) ) # ( \CP|RC|mimic60HzClock~q\ & ( !\CP|RC|out~6_combout\ ) ) # ( !\CP|RC|mimic60HzClock~q\ & ( !\CP|RC|out~6_combout\ & ( 
-- (\CP|RC|mimic60HzClock~0_combout\ & (\CP|RC|mimic60HzClock~1_combout\ & !\CP|RC|Add2~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000111111111111111100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_mimic60HzClock~0_combout\,
	datab => \CP|RC|ALT_INV_mimic60HzClock~1_combout\,
	datac => \CP|RC|ALT_INV_Add2~9_sumout\,
	datae => \CP|RC|ALT_INV_mimic60HzClock~q\,
	dataf => \CP|RC|ALT_INV_out~6_combout\,
	combout => \CP|RC|mimic60HzClock~2_combout\);

-- Location: FF_X43_Y5_N56
\CP|RC|mimic60HzClock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|RC|mimic60HzClock~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|RC|mimic60HzClock~q\);

-- Location: LABCELL_X50_Y8_N6
\CP|NP1|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|LessThan10~2_combout\ = (!\CP|NP1|LessThan10~0_combout\ & \CP|NP1|LessThan10~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_LessThan10~0_combout\,
	datab => \CP|NP1|ALT_INV_LessThan10~1_combout\,
	combout => \CP|NP1|LessThan10~2_combout\);

-- Location: MLABCELL_X47_Y6_N30
\CP|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \CP|rng1|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \CP|rng1|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: MLABCELL_X47_Y8_N57
\CP|rng1|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng1|out~3_combout\ = (!\KEY[0]~input_o\) # (\CP|rng1|out\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|rng1|ALT_INV_out\(4),
	combout => \CP|rng1|out~3_combout\);

-- Location: FF_X47_Y8_N59
\CP|rng1|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|rng1|out~3_combout\,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(5));

-- Location: MLABCELL_X47_Y8_N0
\CP|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \CP|rng1|out\(5) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( \CP|rng1|out\(5) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(5),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: FF_X47_Y8_N26
\CP|rng1|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(6));

-- Location: MLABCELL_X47_Y8_N24
\CP|rng1|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng1|out~2_combout\ = ( \CP|rng1|out\(6) & ( \KEY[0]~input_o\ ) ) # ( \CP|rng1|out\(6) & ( !\KEY[0]~input_o\ ) ) # ( !\CP|rng1|out\(6) & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|rng1|ALT_INV_out\(6),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng1|out~2_combout\);

-- Location: FF_X47_Y8_N56
\CP|rng1|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out~2_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(7));

-- Location: MLABCELL_X47_Y8_N30
\CP|Mod0|auto_generated|divider|divider|op_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\ = SUM(( \CP|rng1|out\(6) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_2~2\ = CARRY(( \CP|rng1|out\(6) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng1|ALT_INV_out\(6),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_2~2\);

-- Location: MLABCELL_X47_Y8_N33
\CP|Mod0|auto_generated|divider|divider|op_2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_2~9_sumout\ = SUM(( \CP|rng1|out\(7) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_2~2\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_2~10\ = CARRY(( \CP|rng1|out\(7) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(7),
	cin => \CP|Mod0|auto_generated|divider|divider|op_2~2\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_2~9_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_2~10\);

-- Location: MLABCELL_X47_Y8_N36
\CP|Mod0|auto_generated|divider|divider|op_2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_2~10\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\);

-- Location: MLABCELL_X47_Y8_N3
\CP|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & 
-- (\CP|rng1|out\(6))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & 
-- (\CP|rng1|out\(6))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(6),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~1_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X47_Y8_N6
\CP|Mod0|auto_generated|divider|divider|op_3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_3~10_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_2~9_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & 
-- (\CP|rng1|out\(7))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\,
	datab => \CP|rng1|ALT_INV_out\(7),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~9_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_3~14\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_3~10_cout\);

-- Location: MLABCELL_X47_Y8_N9
\CP|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_3~10_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X46_Y8_N24
\CP|Mod0|auto_generated|divider|divider|StageOut[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[6]~9_combout\ = ( !\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[6]~9_combout\);

-- Location: MLABCELL_X47_Y8_N45
\CP|Mod0|auto_generated|divider|divider|StageOut[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[3]~11_combout\ = ( !\CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_2~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[3]~11_combout\);

-- Location: MLABCELL_X47_Y8_N21
\CP|Mod0|auto_generated|divider|divider|StageOut[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[3]~12_combout\ = ( \CP|rng1|out\(6) & ( \CP|Mod0|auto_generated|divider|divider|op_2~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_2~5_sumout\,
	dataf => \CP|rng1|ALT_INV_out\(6),
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[3]~12_combout\);

-- Location: LABCELL_X46_Y8_N30
\CP|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( \CP|rng1|out\(4) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_4~2\ = CARRY(( \CP|rng1|out\(4) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|rng1|ALT_INV_out\(4),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_4~2\);

-- Location: LABCELL_X46_Y8_N33
\CP|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\CP|rng1|out\(5))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_4~2\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_3~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\CP|rng1|out\(5))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(5),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_4~2\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X46_Y8_N36
\CP|Mod0|auto_generated|divider|divider|op_4~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_4~14_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\CP|Mod0|auto_generated|divider|divider|op_3~13_sumout\)))) # (\CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\CP|Mod0|auto_generated|divider|divider|StageOut[3]~12_combout\)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[3]~11_combout\))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~11_combout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[3]~12_combout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_4~10\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_4~14_cout\);

-- Location: LABCELL_X46_Y8_N39
\CP|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_4~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_4~14_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\);

-- Location: MLABCELL_X47_Y8_N48
\CP|Mod0|auto_generated|divider|divider|StageOut[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[6]~10_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \CP|rng1|out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(5),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[6]~10_combout\);

-- Location: LABCELL_X46_Y8_N0
\CP|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \CP|rng1|out\(3) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( \CP|rng1|out\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(3),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X46_Y8_N3
\CP|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\CP|rng1|out\(4))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\CP|rng1|out\(4))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(4),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X46_Y8_N6
\CP|Mod0|auto_generated|divider|divider|op_5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_5~10_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & (((\CP|Mod0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (((\CP|Mod0|auto_generated|divider|divider|StageOut[6]~10_combout\)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[6]~9_combout\))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~9_combout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[6]~10_combout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_5~14\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_5~10_cout\);

-- Location: LABCELL_X46_Y8_N9
\CP|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_5~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_5~10_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X47_Y6_N0
\CP|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( \CP|rng1|out\(2) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_6~2\ = CARRY(( \CP|rng1|out\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng1|ALT_INV_out\(2),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_6~2\);

-- Location: MLABCELL_X47_Y6_N3
\CP|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|rng1|out\(3))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_6~2\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\CP|rng1|out\(3))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(3),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_6~2\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X47_Y6_N45
\CP|Mod0|auto_generated|divider|divider|StageOut[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[12]~5_combout\ = ( !\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[12]~5_combout\);

-- Location: LABCELL_X46_Y8_N51
\CP|Mod0|auto_generated|divider|divider|StageOut[9]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout\);

-- Location: LABCELL_X46_Y8_N45
\CP|Mod0|auto_generated|divider|divider|StageOut[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[9]~8_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_4~5_sumout\ & ( \CP|rng1|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(4),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[9]~8_combout\);

-- Location: MLABCELL_X47_Y6_N6
\CP|Mod0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\CP|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # (\CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\CP|Mod0|auto_generated|divider|divider|StageOut[9]~8_combout\)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[9]~7_combout\))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~7_combout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[9]~8_combout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_6~10\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: MLABCELL_X47_Y6_N9
\CP|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_6~14_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\);

-- Location: LABCELL_X46_Y8_N57
\CP|Mod0|auto_generated|divider|divider|StageOut[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[12]~6_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \CP|rng1|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|rng1|ALT_INV_out\(3),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[12]~6_combout\);

-- Location: MLABCELL_X47_Y6_N33
\CP|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\CP|rng1|out\(2))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (\CP|rng1|out\(2))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(2),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X47_Y6_N36
\CP|Mod0|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & (\CP|Mod0|auto_generated|divider|divider|op_6~9_sumout\)) # (\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & 
-- (((\CP|Mod0|auto_generated|divider|divider|StageOut[12]~6_combout\) # (\CP|Mod0|auto_generated|divider|divider|StageOut[12]~5_combout\)))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~5_combout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[12]~6_combout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_7~14\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_7~10_cout\);

-- Location: MLABCELL_X47_Y6_N39
\CP|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_7~10_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X47_Y6_N54
\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\ = ( \CP|rng1|out\(1) & ( \CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( \CP|rng1|out\(1) & ( !\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) ) ) # ( !\CP|rng1|out\(1) & ( !\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datae => \CP|rng1|ALT_INV_out\(1),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\);

-- Location: LABCELL_X46_Y6_N0
\CP|Mod0|auto_generated|divider|divider|op_8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ = SUM(( \CP|rng1|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|Mod0|auto_generated|divider|divider|op_8~6\ = CARRY(( \CP|rng1|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng1|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_8~6\);

-- Location: LABCELL_X46_Y6_N3
\CP|Mod0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|rng1|out\(1))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_8~6\ ))
-- \CP|Mod0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ((\CP|Mod0|auto_generated|divider|divider|op_7~5_sumout\))) # (\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\CP|rng1|out\(1))) ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \CP|rng1|ALT_INV_out\(1),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_8~6\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X47_Y6_N15
\CP|Mod0|auto_generated|divider|divider|StageOut[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[15]~3_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[15]~3_combout\);

-- Location: MLABCELL_X47_Y6_N27
\CP|Mod0|auto_generated|divider|divider|StageOut[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_6~5_sumout\ & ( \CP|rng1|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \CP|rng1|ALT_INV_out\(2),
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout\);

-- Location: LABCELL_X46_Y6_N6
\CP|Mod0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( (!\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & (((\CP|Mod0|auto_generated|divider|divider|op_7~13_sumout\)))) # (\CP|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\CP|Mod0|auto_generated|divider|divider|StageOut[15]~4_combout\)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[15]~3_combout\))) ) + ( VCC ) + ( \CP|Mod0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[15]~4_combout\,
	cin => \CP|Mod0|auto_generated|divider|divider|op_8~10\,
	cout => \CP|Mod0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X46_Y6_N9
\CP|Mod0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \CP|Mod0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Mod0|auto_generated|divider|divider|op_8~14_cout\,
	sumout => \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X47_Y6_N21
\CP|NPenable1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NPenable1~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|RCenable~combout\ & (!\CP|rng1|out\(0) & 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\)) ) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|RCenable~combout\ & (!\CP|rng1|out\(0) & 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\)) ) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ & 
-- \CP|RCenable~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|rng1|ALT_INV_out\(0),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|NPenable1~0_combout\);

-- Location: LABCELL_X48_Y6_N9
\CP|NPenable1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NPenable1~combout\ = ( \CP|coor[16]~0_combout\ & ( \CP|NPenable1~0_combout\ ) ) # ( !\CP|coor[16]~0_combout\ & ( \CP|NPenable1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_NPenable1~0_combout\,
	datac => \CP|ALT_INV_NPenable1~combout\,
	dataf => \CP|ALT_INV_coor[16]~0_combout\,
	combout => \CP|NPenable1~combout\);

-- Location: LABCELL_X48_Y6_N18
\CP|NP1|out[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[3]~5_combout\ = ( \KEY[0]~input_o\ & ( \CP|NPenable1~combout\ & ( (\CP|RC|mimic60HzClock~q\ & ((!\CP|NP1|p|out~q\ & ((\CP|NP1|Equal0~1_combout\))) # (\CP|NP1|p|out~q\ & (!\CP|NP1|LessThan10~2_combout\)))) ) ) ) # ( !\KEY[0]~input_o\ & ( 
-- \CP|NPenable1~combout\ ) ) # ( !\KEY[0]~input_o\ & ( !\CP|NPenable1~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110001000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|p|ALT_INV_out~q\,
	datab => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datac => \CP|NP1|ALT_INV_LessThan10~2_combout\,
	datad => \CP|NP1|ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_NPenable1~combout\,
	combout => \CP|NP1|out[3]~5_combout\);

-- Location: FF_X47_Y8_N17
\CP|NP1|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~14_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(0));

-- Location: MLABCELL_X52_Y7_N33
\CP|NP1|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add3~10\ ))
-- \CP|NP1|Add3~14\ = CARRY(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add3~10\,
	sumout => \CP|NP1|Add3~13_sumout\,
	cout => \CP|NP1|Add3~14\);

-- Location: LABCELL_X55_Y7_N3
\CP|NP1|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add4~10\ ))
-- \CP|NP1|Add4~14\ = CARRY(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add4~10\,
	sumout => \CP|NP1|Add4~13_sumout\,
	cout => \CP|NP1|Add4~14\);

-- Location: MLABCELL_X52_Y8_N0
\CP|NP1|out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~17_combout\ = ( \CP|NP1|always1~1_combout\ & ( \CP|NP1|Add4~13_sumout\ & ( ((!\CP|NP1|always1~2_combout\ & ((\CP|NP1|Add3~13_sumout\))) # (\CP|NP1|always1~2_combout\ & (\CP|NP1|Add2~9_sumout\))) # (\CP|NP1|always1~0_combout\) ) ) ) # ( 
-- !\CP|NP1|always1~1_combout\ & ( \CP|NP1|Add4~13_sumout\ & ( (!\CP|NP1|always1~2_combout\) # ((\CP|NP1|Add2~9_sumout\) # (\CP|NP1|always1~0_combout\)) ) ) ) # ( \CP|NP1|always1~1_combout\ & ( !\CP|NP1|Add4~13_sumout\ & ( (!\CP|NP1|always1~0_combout\ & 
-- ((!\CP|NP1|always1~2_combout\ & ((\CP|NP1|Add3~13_sumout\))) # (\CP|NP1|always1~2_combout\ & (\CP|NP1|Add2~9_sumout\)))) ) ) ) # ( !\CP|NP1|always1~1_combout\ & ( !\CP|NP1|Add4~13_sumout\ & ( (\CP|NP1|always1~2_combout\ & (!\CP|NP1|always1~0_combout\ & 
-- \CP|NP1|Add2~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001001000110010111111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~0_combout\,
	datac => \CP|NP1|ALT_INV_Add2~9_sumout\,
	datad => \CP|NP1|ALT_INV_Add3~13_sumout\,
	datae => \CP|NP1|ALT_INV_always1~1_combout\,
	dataf => \CP|NP1|ALT_INV_Add4~13_sumout\,
	combout => \CP|NP1|out~17_combout\);

-- Location: LABCELL_X51_Y8_N3
\CP|NP1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add0~10\ ))
-- \CP|NP1|Add0~14\ = CARRY(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add0~10\,
	sumout => \CP|NP1|Add0~13_sumout\,
	cout => \CP|NP1|Add0~14\);

-- Location: MLABCELL_X52_Y8_N6
\CP|NP1|out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~18_combout\ = ( \CP|NP1|always1~3_combout\ & ( \CP|NP1|Add0~13_sumout\ & ( (!\CP|NP1|always1~4_combout\) # (\CP|NP1|out\(1)) ) ) ) # ( !\CP|NP1|always1~3_combout\ & ( \CP|NP1|Add0~13_sumout\ & ( (!\CP|NP1|always1~4_combout\) # 
-- (\CP|NP1|out~17_combout\) ) ) ) # ( \CP|NP1|always1~3_combout\ & ( !\CP|NP1|Add0~13_sumout\ & ( (\CP|NP1|always1~4_combout\ & \CP|NP1|out\(1)) ) ) ) # ( !\CP|NP1|always1~3_combout\ & ( !\CP|NP1|Add0~13_sumout\ & ( (\CP|NP1|out~17_combout\ & 
-- \CP|NP1|always1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000011001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out~17_combout\,
	datab => \CP|NP1|ALT_INV_always1~4_combout\,
	datad => \CP|NP1|ALT_INV_out\(1),
	datae => \CP|NP1|ALT_INV_always1~3_combout\,
	dataf => \CP|NP1|ALT_INV_Add0~13_sumout\,
	combout => \CP|NP1|out~18_combout\);

-- Location: LABCELL_X51_Y8_N33
\CP|NP1|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add6~10\ ))
-- \CP|NP1|Add6~14\ = CARRY(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add6~10\,
	sumout => \CP|NP1|Add6~13_sumout\,
	cout => \CP|NP1|Add6~14\);

-- Location: LABCELL_X55_Y8_N0
\CP|NP1|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~9_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add8~10\ = CARRY(( \CP|NP1|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP1|Add8~9_sumout\,
	cout => \CP|NP1|Add8~10\);

-- Location: LABCELL_X53_Y8_N3
\CP|NP1|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add10~10\ ))
-- \CP|NP1|Add10~14\ = CARRY(( \CP|NP1|out\(1) ) + ( GND ) + ( \CP|NP1|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add10~10\,
	sumout => \CP|NP1|Add10~13_sumout\,
	cout => \CP|NP1|Add10~14\);

-- Location: LABCELL_X55_Y8_N33
\CP|NP1|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~13_sumout\ = SUM(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add9~10\ ))
-- \CP|NP1|Add9~14\ = CARRY(( \CP|NP1|out\(1) ) + ( VCC ) + ( \CP|NP1|Add9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(1),
	cin => \CP|NP1|Add9~10\,
	sumout => \CP|NP1|Add9~13_sumout\,
	cout => \CP|NP1|Add9~14\);

-- Location: LABCELL_X51_Y8_N24
\CP|NP1|out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~15_combout\ = ( \CP|NP1|always1~1_combout\ & ( \CP|NP1|Add9~13_sumout\ & ( (!\CP|NP1|always1~0_combout\ & ((!\CP|NP1|always1~2_combout\) # ((\CP|NP1|Add8~9_sumout\)))) # (\CP|NP1|always1~0_combout\ & (((\CP|NP1|Add10~13_sumout\)))) ) ) ) # ( 
-- !\CP|NP1|always1~1_combout\ & ( \CP|NP1|Add9~13_sumout\ & ( (!\CP|NP1|always1~2_combout\ & (((\CP|NP1|Add10~13_sumout\)))) # (\CP|NP1|always1~2_combout\ & ((!\CP|NP1|always1~0_combout\ & (\CP|NP1|Add8~9_sumout\)) # (\CP|NP1|always1~0_combout\ & 
-- ((\CP|NP1|Add10~13_sumout\))))) ) ) ) # ( \CP|NP1|always1~1_combout\ & ( !\CP|NP1|Add9~13_sumout\ & ( (!\CP|NP1|always1~0_combout\ & (\CP|NP1|always1~2_combout\ & (\CP|NP1|Add8~9_sumout\))) # (\CP|NP1|always1~0_combout\ & (((\CP|NP1|Add10~13_sumout\)))) ) 
-- ) ) # ( !\CP|NP1|always1~1_combout\ & ( !\CP|NP1|Add9~13_sumout\ & ( (!\CP|NP1|always1~2_combout\ & (((\CP|NP1|Add10~13_sumout\)))) # (\CP|NP1|always1~2_combout\ & ((!\CP|NP1|always1~0_combout\ & (\CP|NP1|Add8~9_sumout\)) # (\CP|NP1|always1~0_combout\ & 
-- ((\CP|NP1|Add10~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010111111000001000011011100000100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~0_combout\,
	datac => \CP|NP1|ALT_INV_Add8~9_sumout\,
	datad => \CP|NP1|ALT_INV_Add10~13_sumout\,
	datae => \CP|NP1|ALT_INV_always1~1_combout\,
	dataf => \CP|NP1|ALT_INV_Add9~13_sumout\,
	combout => \CP|NP1|out~15_combout\);

-- Location: MLABCELL_X52_Y8_N45
\CP|NP1|out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~16_combout\ = ( \CP|NP1|out~15_combout\ & ( (!\CP|NP1|always1~5_combout\ & (((!\CP|NP1|always1~3_combout\) # (\CP|NP1|out\(1))))) # (\CP|NP1|always1~5_combout\ & (\CP|NP1|Add6~13_sumout\)) ) ) # ( !\CP|NP1|out~15_combout\ & ( 
-- (!\CP|NP1|always1~5_combout\ & (((\CP|NP1|out\(1) & \CP|NP1|always1~3_combout\)))) # (\CP|NP1|always1~5_combout\ & (\CP|NP1|Add6~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add6~13_sumout\,
	datab => \CP|NP1|ALT_INV_out\(1),
	datac => \CP|NP1|ALT_INV_always1~3_combout\,
	datad => \CP|NP1|ALT_INV_always1~5_combout\,
	dataf => \CP|NP1|ALT_INV_out~15_combout\,
	combout => \CP|NP1|out~16_combout\);

-- Location: MLABCELL_X47_Y8_N18
\CP|NP1|out~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~19_combout\ = ( \CP|NP1|Equal0~1_combout\ & ( (!\CP|NP1|POSIN~0_combout\ & (\CP|NP1|out~18_combout\)) # (\CP|NP1|POSIN~0_combout\ & ((\CP|NP1|out~16_combout\))) ) ) # ( !\CP|NP1|Equal0~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out~18_combout\,
	datac => \CP|NP1|ALT_INV_out~16_combout\,
	datad => \CP|NP1|ALT_INV_POSIN~0_combout\,
	dataf => \CP|NP1|ALT_INV_Equal0~1_combout\,
	combout => \CP|NP1|out~19_combout\);

-- Location: FF_X47_Y8_N20
\CP|NP1|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~19_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(1));

-- Location: MLABCELL_X52_Y7_N36
\CP|NP1|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add3~14\ ))
-- \CP|NP1|Add3~2\ = CARRY(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add3~14\,
	sumout => \CP|NP1|Add3~1_sumout\,
	cout => \CP|NP1|Add3~2\);

-- Location: LABCELL_X53_Y7_N3
\CP|NP1|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|LessThan10~3_combout\ = ( \CP|NP1|out\(4) & ( (\CP|NP1|out\(5) & (\CP|NP1|out\(3) & \CP|NP1|out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(3),
	datad => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|LessThan10~3_combout\);

-- Location: LABCELL_X53_Y7_N0
\CP|NP1|out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[3]~0_combout\ = ( \CP|NP1|out\(6) & ( (!\CP|NP1|out\(5) & !\CP|NP1|out\(7)) ) ) # ( !\CP|NP1|out\(6) & ( (!\CP|NP1|out\(7) & \CP|NP1|LessThan10~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(7),
	datad => \CP|NP1|ALT_INV_LessThan10~3_combout\,
	dataf => \CP|NP1|ALT_INV_out\(6),
	combout => \CP|NP1|out[3]~0_combout\);

-- Location: MLABCELL_X52_Y7_N0
\CP|NP1|out[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[3]~1_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|always1~3_combout\ & ( \CP|NP1|always1~2_combout\ ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|always1~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_always1~2_combout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_always1~3_combout\,
	combout => \CP|NP1|out[3]~1_combout\);

-- Location: LABCELL_X55_Y7_N6
\CP|NP1|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add4~14\ ))
-- \CP|NP1|Add4~2\ = CARRY(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add4~14\,
	sumout => \CP|NP1|Add4~1_sumout\,
	cout => \CP|NP1|Add4~2\);

-- Location: LABCELL_X53_Y7_N33
\CP|NP1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add2~10\ ))
-- \CP|NP1|Add2~2\ = CARRY(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add2~10\,
	sumout => \CP|NP1|Add2~1_sumout\,
	cout => \CP|NP1|Add2~2\);

-- Location: LABCELL_X53_Y7_N6
\CP|NP1|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~3_combout\ = ( \CP|NP1|Add4~1_sumout\ & ( \CP|NP1|Add2~1_sumout\ & ( ((!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2)))) # (\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add3~1_sumout\))) # (\CP|NP1|out[3]~1_combout\) ) ) ) # ( !\CP|NP1|Add4~1_sumout\ 
-- & ( \CP|NP1|Add2~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2)))) # (\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add3~1_sumout\)))) # (\CP|NP1|out[3]~1_combout\ & (((\CP|NP1|out[3]~0_combout\)))) ) ) ) # ( 
-- \CP|NP1|Add4~1_sumout\ & ( !\CP|NP1|Add2~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2)))) # (\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add3~1_sumout\)))) # (\CP|NP1|out[3]~1_combout\ & 
-- (((!\CP|NP1|out[3]~0_combout\)))) ) ) ) # ( !\CP|NP1|Add4~1_sumout\ & ( !\CP|NP1|Add2~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2)))) # (\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add3~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000000100111101000011010011000111000001111111011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add3~1_sumout\,
	datab => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datac => \CP|NP1|ALT_INV_out[3]~0_combout\,
	datad => \CP|NP1|ALT_INV_out\(2),
	datae => \CP|NP1|ALT_INV_Add4~1_sumout\,
	dataf => \CP|NP1|ALT_INV_Add2~1_sumout\,
	combout => \CP|NP1|out~3_combout\);

-- Location: LABCELL_X51_Y8_N6
\CP|NP1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add0~14\ ))
-- \CP|NP1|Add0~2\ = CARRY(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add0~14\,
	sumout => \CP|NP1|Add0~1_sumout\,
	cout => \CP|NP1|Add0~2\);

-- Location: LABCELL_X55_Y8_N3
\CP|NP1|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add8~10\ ))
-- \CP|NP1|Add8~2\ = CARRY(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add8~10\,
	sumout => \CP|NP1|Add8~1_sumout\,
	cout => \CP|NP1|Add8~2\);

-- Location: LABCELL_X55_Y8_N36
\CP|NP1|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add9~14\ ))
-- \CP|NP1|Add9~2\ = CARRY(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add9~14\,
	sumout => \CP|NP1|Add9~1_sumout\,
	cout => \CP|NP1|Add9~2\);

-- Location: LABCELL_X53_Y8_N6
\CP|NP1|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add10~14\ ))
-- \CP|NP1|Add10~2\ = CARRY(( \CP|NP1|out\(2) ) + ( VCC ) + ( \CP|NP1|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add10~14\,
	sumout => \CP|NP1|Add10~1_sumout\,
	cout => \CP|NP1|Add10~2\);

-- Location: LABCELL_X55_Y8_N24
\CP|NP1|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~2_combout\ = ( \CP|NP1|Add9~1_sumout\ & ( \CP|NP1|Add10~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out\(2))) # (\CP|NP1|out[3]~0_combout\))) # (\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\) # 
-- ((\CP|NP1|Add8~1_sumout\)))) ) ) ) # ( !\CP|NP1|Add9~1_sumout\ & ( \CP|NP1|Add10~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2))))) # (\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\) # 
-- ((\CP|NP1|Add8~1_sumout\)))) ) ) ) # ( \CP|NP1|Add9~1_sumout\ & ( !\CP|NP1|Add10~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out\(2))) # (\CP|NP1|out[3]~0_combout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|out[3]~0_combout\ & 
-- (\CP|NP1|Add8~1_sumout\))) ) ) ) # ( !\CP|NP1|Add9~1_sumout\ & ( !\CP|NP1|Add10~1_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (!\CP|NP1|out[3]~0_combout\ & ((!\CP|NP1|out\(2))))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|out[3]~0_combout\ & 
-- (\CP|NP1|Add8~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100100000001101010110010001111001101010001011110111101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP1|ALT_INV_out[3]~0_combout\,
	datac => \CP|NP1|ALT_INV_Add8~1_sumout\,
	datad => \CP|NP1|ALT_INV_out\(2),
	datae => \CP|NP1|ALT_INV_Add9~1_sumout\,
	dataf => \CP|NP1|ALT_INV_Add10~1_sumout\,
	combout => \CP|NP1|out~2_combout\);

-- Location: LABCELL_X51_Y8_N36
\CP|NP1|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~1_sumout\ = SUM(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add6~14\ ))
-- \CP|NP1|Add6~2\ = CARRY(( \CP|NP1|out\(2) ) + ( GND ) + ( \CP|NP1|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(2),
	cin => \CP|NP1|Add6~14\,
	sumout => \CP|NP1|Add6~1_sumout\,
	cout => \CP|NP1|Add6~2\);

-- Location: LABCELL_X51_Y7_N39
\CP|NP1|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~4_combout\ = ( \CP|NP1|out~2_combout\ & ( \CP|NP1|Add6~1_sumout\ & ( ((!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add0~1_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~3_combout\))) # (\CP|NP1|p|out~q\) ) ) ) # ( !\CP|NP1|out~2_combout\ 
-- & ( \CP|NP1|Add6~1_sumout\ & ( (!\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|p|out~q\) # (\CP|NP1|Add0~1_sumout\)))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~3_combout\ & ((!\CP|NP1|p|out~q\)))) ) ) ) # ( \CP|NP1|out~2_combout\ & ( !\CP|NP1|Add6~1_sumout\ 
-- & ( (!\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|Add0~1_sumout\ & !\CP|NP1|p|out~q\)))) # (\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|p|out~q\)) # (\CP|NP1|out~3_combout\))) ) ) ) # ( !\CP|NP1|out~2_combout\ & ( !\CP|NP1|Add6~1_sumout\ & ( (!\CP|NP1|p|out~q\ & 
-- ((!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add0~1_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~35_combout\,
	datab => \CP|NP1|ALT_INV_out~3_combout\,
	datac => \CP|NP1|ALT_INV_Add0~1_sumout\,
	datad => \CP|NP1|p|ALT_INV_out~q\,
	datae => \CP|NP1|ALT_INV_out~2_combout\,
	dataf => \CP|NP1|ALT_INV_Add6~1_sumout\,
	combout => \CP|NP1|out~4_combout\);

-- Location: FF_X50_Y6_N14
\CP|NP1|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP1|out~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(2));

-- Location: LABCELL_X55_Y8_N6
\CP|NP1|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add8~2\ ))
-- \CP|NP1|Add8~6\ = CARRY(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add8~2\,
	sumout => \CP|NP1|Add8~5_sumout\,
	cout => \CP|NP1|Add8~6\);

-- Location: LABCELL_X55_Y8_N9
\CP|NP1|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~25_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add8~6\ ))
-- \CP|NP1|Add8~26\ = CARRY(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add8~6\,
	sumout => \CP|NP1|Add8~25_sumout\,
	cout => \CP|NP1|Add8~26\);

-- Location: LABCELL_X55_Y8_N12
\CP|NP1|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~21_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add8~26\ ))
-- \CP|NP1|Add8~22\ = CARRY(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add8~26\,
	sumout => \CP|NP1|Add8~21_sumout\,
	cout => \CP|NP1|Add8~22\);

-- Location: LABCELL_X55_Y8_N39
\CP|NP1|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add9~2\ ))
-- \CP|NP1|Add9~6\ = CARRY(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add9~2\,
	sumout => \CP|NP1|Add9~5_sumout\,
	cout => \CP|NP1|Add9~6\);

-- Location: LABCELL_X55_Y8_N42
\CP|NP1|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add9~6\ ))
-- \CP|NP1|Add9~30\ = CARRY(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add9~6\,
	sumout => \CP|NP1|Add9~29_sumout\,
	cout => \CP|NP1|Add9~30\);

-- Location: LABCELL_X55_Y8_N45
\CP|NP1|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add9~30\ ))
-- \CP|NP1|Add9~26\ = CARRY(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add9~30\,
	sumout => \CP|NP1|Add9~25_sumout\,
	cout => \CP|NP1|Add9~26\);

-- Location: LABCELL_X53_Y8_N9
\CP|NP1|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add10~2\ ))
-- \CP|NP1|Add10~6\ = CARRY(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add10~2\,
	sumout => \CP|NP1|Add10~5_sumout\,
	cout => \CP|NP1|Add10~6\);

-- Location: LABCELL_X53_Y8_N12
\CP|NP1|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add10~6\ ))
-- \CP|NP1|Add10~30\ = CARRY(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add10~6\,
	sumout => \CP|NP1|Add10~29_sumout\,
	cout => \CP|NP1|Add10~30\);

-- Location: LABCELL_X53_Y8_N15
\CP|NP1|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add10~30\ ))
-- \CP|NP1|Add10~26\ = CARRY(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add10~30\,
	sumout => \CP|NP1|Add10~25_sumout\,
	cout => \CP|NP1|Add10~26\);

-- Location: LABCELL_X53_Y8_N24
\CP|NP1|Add7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add7~3_combout\ = ( \CP|NP1|out\(5) & ( (!\CP|NP1|out\(4) & \CP|NP1|LessThan4~0_combout\) ) ) # ( !\CP|NP1|out\(5) & ( (!\CP|NP1|LessThan4~0_combout\) # (\CP|NP1|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datab => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	dataf => \CP|NP1|ALT_INV_out\(5),
	combout => \CP|NP1|Add7~3_combout\);

-- Location: LABCELL_X53_Y8_N54
\CP|NP1|out~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~26_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add7~3_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add9~25_sumout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add8~21_sumout\)) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- \CP|NP1|Add7~3_combout\ & ( (\CP|NP1|out[3]~1_combout\ & \CP|NP1|Add10~25_sumout\) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add7~3_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add9~25_sumout\))) # (\CP|NP1|out[3]~1_combout\ & 
-- (\CP|NP1|Add8~21_sumout\)) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add7~3_combout\ & ( (!\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add10~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001101010011010100000000000011110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add8~21_sumout\,
	datab => \CP|NP1|ALT_INV_Add9~25_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datad => \CP|NP1|ALT_INV_Add10~25_sumout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add7~3_combout\,
	combout => \CP|NP1|out~26_combout\);

-- Location: LABCELL_X51_Y8_N39
\CP|NP1|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add6~2\ ))
-- \CP|NP1|Add6~6\ = CARRY(( \CP|NP1|out\(3) ) + ( VCC ) + ( \CP|NP1|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add6~2\,
	sumout => \CP|NP1|Add6~5_sumout\,
	cout => \CP|NP1|Add6~6\);

-- Location: LABCELL_X51_Y8_N42
\CP|NP1|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add6~6\ ))
-- \CP|NP1|Add6~30\ = CARRY(( \CP|NP1|out\(4) ) + ( VCC ) + ( \CP|NP1|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add6~6\,
	sumout => \CP|NP1|Add6~29_sumout\,
	cout => \CP|NP1|Add6~30\);

-- Location: LABCELL_X51_Y8_N45
\CP|NP1|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add6~30\ ))
-- \CP|NP1|Add6~26\ = CARRY(( \CP|NP1|out\(5) ) + ( VCC ) + ( \CP|NP1|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add6~30\,
	sumout => \CP|NP1|Add6~25_sumout\,
	cout => \CP|NP1|Add6~26\);

-- Location: LABCELL_X51_Y8_N12
\CP|NP1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add0~6\ ))
-- \CP|NP1|Add0~30\ = CARRY(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add0~6\,
	sumout => \CP|NP1|Add0~29_sumout\,
	cout => \CP|NP1|Add0~30\);

-- Location: LABCELL_X51_Y8_N15
\CP|NP1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add0~30\ ))
-- \CP|NP1|Add0~26\ = CARRY(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add0~30\,
	sumout => \CP|NP1|Add0~25_sumout\,
	cout => \CP|NP1|Add0~26\);

-- Location: LABCELL_X53_Y7_N36
\CP|NP1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add2~2\ ))
-- \CP|NP1|Add2~6\ = CARRY(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add2~2\,
	sumout => \CP|NP1|Add2~5_sumout\,
	cout => \CP|NP1|Add2~6\);

-- Location: LABCELL_X53_Y7_N39
\CP|NP1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~25_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add2~6\ ))
-- \CP|NP1|Add2~26\ = CARRY(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add2~6\,
	sumout => \CP|NP1|Add2~25_sumout\,
	cout => \CP|NP1|Add2~26\);

-- Location: LABCELL_X53_Y7_N42
\CP|NP1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~21_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add2~26\ ))
-- \CP|NP1|Add2~22\ = CARRY(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add2~26\,
	sumout => \CP|NP1|Add2~21_sumout\,
	cout => \CP|NP1|Add2~22\);

-- Location: LABCELL_X55_Y7_N24
\CP|NP1|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add1~2_combout\ = ( \CP|NP1|out\(4) & ( !\CP|NP1|out\(5) $ (((!\CP|NP1|out\(2)) # (!\CP|NP1|out\(3)))) ) ) # ( !\CP|NP1|out\(4) & ( \CP|NP1|out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011110000110011001100110011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(2),
	datad => \CP|NP1|ALT_INV_out\(3),
	datae => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|Add1~2_combout\);

-- Location: MLABCELL_X52_Y7_N39
\CP|NP1|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add3~2\ ))
-- \CP|NP1|Add3~6\ = CARRY(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add3~2\,
	sumout => \CP|NP1|Add3~5_sumout\,
	cout => \CP|NP1|Add3~6\);

-- Location: MLABCELL_X52_Y7_N42
\CP|NP1|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add3~6\ ))
-- \CP|NP1|Add3~30\ = CARRY(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add3~6\,
	sumout => \CP|NP1|Add3~29_sumout\,
	cout => \CP|NP1|Add3~30\);

-- Location: MLABCELL_X52_Y7_N45
\CP|NP1|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add3~30\ ))
-- \CP|NP1|Add3~26\ = CARRY(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add3~30\,
	sumout => \CP|NP1|Add3~25_sumout\,
	cout => \CP|NP1|Add3~26\);

-- Location: LABCELL_X55_Y7_N9
\CP|NP1|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add4~2\ ))
-- \CP|NP1|Add4~6\ = CARRY(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add4~2\,
	sumout => \CP|NP1|Add4~5_sumout\,
	cout => \CP|NP1|Add4~6\);

-- Location: LABCELL_X55_Y7_N12
\CP|NP1|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~29_sumout\ = SUM(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add4~6\ ))
-- \CP|NP1|Add4~30\ = CARRY(( \CP|NP1|out\(4) ) + ( GND ) + ( \CP|NP1|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(4),
	cin => \CP|NP1|Add4~6\,
	sumout => \CP|NP1|Add4~29_sumout\,
	cout => \CP|NP1|Add4~30\);

-- Location: LABCELL_X55_Y7_N15
\CP|NP1|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~25_sumout\ = SUM(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add4~30\ ))
-- \CP|NP1|Add4~26\ = CARRY(( \CP|NP1|out\(5) ) + ( GND ) + ( \CP|NP1|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(5),
	cin => \CP|NP1|Add4~30\,
	sumout => \CP|NP1|Add4~25_sumout\,
	cout => \CP|NP1|Add4~26\);

-- Location: LABCELL_X55_Y7_N54
\CP|NP1|out~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~27_combout\ = ( \CP|NP1|out[3]~1_combout\ & ( \CP|NP1|Add4~25_sumout\ & ( (!\CP|NP1|out[3]~0_combout\) # (\CP|NP1|Add2~21_sumout\) ) ) ) # ( !\CP|NP1|out[3]~1_combout\ & ( \CP|NP1|Add4~25_sumout\ & ( (!\CP|NP1|out[3]~0_combout\ & 
-- (\CP|NP1|Add1~2_combout\)) # (\CP|NP1|out[3]~0_combout\ & ((\CP|NP1|Add3~25_sumout\))) ) ) ) # ( \CP|NP1|out[3]~1_combout\ & ( !\CP|NP1|Add4~25_sumout\ & ( (\CP|NP1|out[3]~0_combout\ & \CP|NP1|Add2~21_sumout\) ) ) ) # ( !\CP|NP1|out[3]~1_combout\ & ( 
-- !\CP|NP1|Add4~25_sumout\ & ( (!\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add1~2_combout\)) # (\CP|NP1|out[3]~0_combout\ & ((\CP|NP1|Add3~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~0_combout\,
	datab => \CP|NP1|ALT_INV_Add2~21_sumout\,
	datac => \CP|NP1|ALT_INV_Add1~2_combout\,
	datad => \CP|NP1|ALT_INV_Add3~25_sumout\,
	datae => \CP|NP1|ALT_INV_out[3]~1_combout\,
	dataf => \CP|NP1|ALT_INV_Add4~25_sumout\,
	combout => \CP|NP1|out~27_combout\);

-- Location: LABCELL_X48_Y8_N6
\CP|NP1|out~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~28_combout\ = ( \CP|NP1|Add0~25_sumout\ & ( \CP|NP1|out~27_combout\ & ( (!\CP|NP1|p|out~q\) # ((!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add6~25_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~26_combout\))) ) ) ) # ( 
-- !\CP|NP1|Add0~25_sumout\ & ( \CP|NP1|out~27_combout\ & ( (!\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|Add6~25_sumout\ & \CP|NP1|p|out~q\)))) # (\CP|NP1|out[3]~35_combout\ & (((!\CP|NP1|p|out~q\)) # (\CP|NP1|out~26_combout\))) ) ) ) # ( 
-- \CP|NP1|Add0~25_sumout\ & ( !\CP|NP1|out~27_combout\ & ( (!\CP|NP1|out[3]~35_combout\ & (((!\CP|NP1|p|out~q\) # (\CP|NP1|Add6~25_sumout\)))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~26_combout\ & ((\CP|NP1|p|out~q\)))) ) ) ) # ( 
-- !\CP|NP1|Add0~25_sumout\ & ( !\CP|NP1|out~27_combout\ & ( (\CP|NP1|p|out~q\ & ((!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add6~25_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out~26_combout\,
	datab => \CP|NP1|ALT_INV_Add6~25_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~35_combout\,
	datad => \CP|NP1|p|ALT_INV_out~q\,
	datae => \CP|NP1|ALT_INV_Add0~25_sumout\,
	dataf => \CP|NP1|ALT_INV_out~27_combout\,
	combout => \CP|NP1|out~28_combout\);

-- Location: FF_X48_Y8_N8
\CP|NP1|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~28_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(5));

-- Location: LABCELL_X55_Y8_N48
\CP|NP1|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add9~26\ ))
-- \CP|NP1|Add9~22\ = CARRY(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add9~26\,
	sumout => \CP|NP1|Add9~21_sumout\,
	cout => \CP|NP1|Add9~22\);

-- Location: LABCELL_X55_Y8_N15
\CP|NP1|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~17_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add8~22\ ))
-- \CP|NP1|Add8~18\ = CARRY(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add8~22\,
	sumout => \CP|NP1|Add8~17_sumout\,
	cout => \CP|NP1|Add8~18\);

-- Location: LABCELL_X53_Y8_N18
\CP|NP1|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add10~26\ ))
-- \CP|NP1|Add10~22\ = CARRY(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add10~26\,
	sumout => \CP|NP1|Add10~21_sumout\,
	cout => \CP|NP1|Add10~22\);

-- Location: LABCELL_X53_Y8_N51
\CP|NP1|Add7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add7~2_combout\ = ( \CP|NP1|out\(6) & ( (!\CP|NP1|out\(4) & (\CP|NP1|LessThan4~0_combout\ & !\CP|NP1|out\(5))) ) ) # ( !\CP|NP1|out\(6) & ( ((!\CP|NP1|LessThan4~0_combout\) # (\CP|NP1|out\(5))) # (\CP|NP1|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datab => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	datac => \CP|NP1|ALT_INV_out\(5),
	dataf => \CP|NP1|ALT_INV_out\(6),
	combout => \CP|NP1|Add7~2_combout\);

-- Location: LABCELL_X53_Y8_N30
\CP|NP1|out~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~23_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add7~2_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add9~21_sumout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add8~17_sumout\))) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- \CP|NP1|Add7~2_combout\ & ( (\CP|NP1|Add10~21_sumout\ & \CP|NP1|out[3]~1_combout\) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add7~2_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add9~21_sumout\)) # (\CP|NP1|out[3]~1_combout\ & 
-- ((\CP|NP1|Add8~17_sumout\))) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add7~2_combout\ & ( (!\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add10~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111010101010011001100000000000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add9~21_sumout\,
	datab => \CP|NP1|ALT_INV_Add8~17_sumout\,
	datac => \CP|NP1|ALT_INV_Add10~21_sumout\,
	datad => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add7~2_combout\,
	combout => \CP|NP1|out~23_combout\);

-- Location: LABCELL_X51_Y8_N18
\CP|NP1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add0~26\ ))
-- \CP|NP1|Add0~22\ = CARRY(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add0~26\,
	sumout => \CP|NP1|Add0~21_sumout\,
	cout => \CP|NP1|Add0~22\);

-- Location: LABCELL_X53_Y7_N24
\CP|NP1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add1~1_combout\ = ( \CP|NP1|out\(2) & ( \CP|NP1|out\(4) & ( !\CP|NP1|out\(6) $ (((!\CP|NP1|out\(5)) # (!\CP|NP1|out\(3)))) ) ) ) # ( !\CP|NP1|out\(2) & ( \CP|NP1|out\(4) & ( \CP|NP1|out\(6) ) ) ) # ( \CP|NP1|out\(2) & ( !\CP|NP1|out\(4) & ( 
-- \CP|NP1|out\(6) ) ) ) # ( !\CP|NP1|out\(2) & ( !\CP|NP1|out\(4) & ( \CP|NP1|out\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	datac => \CP|NP1|ALT_INV_out\(5),
	datad => \CP|NP1|ALT_INV_out\(3),
	datae => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|Add1~1_combout\);

-- Location: MLABCELL_X52_Y7_N48
\CP|NP1|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add3~26\ ))
-- \CP|NP1|Add3~22\ = CARRY(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add3~26\,
	sumout => \CP|NP1|Add3~21_sumout\,
	cout => \CP|NP1|Add3~22\);

-- Location: LABCELL_X53_Y7_N45
\CP|NP1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~17_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add2~22\ ))
-- \CP|NP1|Add2~18\ = CARRY(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add2~22\,
	sumout => \CP|NP1|Add2~17_sumout\,
	cout => \CP|NP1|Add2~18\);

-- Location: LABCELL_X55_Y7_N18
\CP|NP1|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add4~26\ ))
-- \CP|NP1|Add4~22\ = CARRY(( \CP|NP1|out\(6) ) + ( GND ) + ( \CP|NP1|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add4~26\,
	sumout => \CP|NP1|Add4~21_sumout\,
	cout => \CP|NP1|Add4~22\);

-- Location: LABCELL_X53_Y7_N54
\CP|NP1|out~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~24_combout\ = ( \CP|NP1|Add2~17_sumout\ & ( \CP|NP1|Add4~21_sumout\ & ( ((!\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add1~1_combout\)) # (\CP|NP1|out[3]~0_combout\ & ((\CP|NP1|Add3~21_sumout\)))) # (\CP|NP1|out[3]~1_combout\) ) ) ) # ( 
-- !\CP|NP1|Add2~17_sumout\ & ( \CP|NP1|Add4~21_sumout\ & ( (!\CP|NP1|out[3]~0_combout\ & (((\CP|NP1|out[3]~1_combout\)) # (\CP|NP1|Add1~1_combout\))) # (\CP|NP1|out[3]~0_combout\ & (((\CP|NP1|Add3~21_sumout\ & !\CP|NP1|out[3]~1_combout\)))) ) ) ) # ( 
-- \CP|NP1|Add2~17_sumout\ & ( !\CP|NP1|Add4~21_sumout\ & ( (!\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add1~1_combout\ & ((!\CP|NP1|out[3]~1_combout\)))) # (\CP|NP1|out[3]~0_combout\ & (((\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add3~21_sumout\)))) ) ) ) # ( 
-- !\CP|NP1|Add2~17_sumout\ & ( !\CP|NP1|Add4~21_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((!\CP|NP1|out[3]~0_combout\ & (\CP|NP1|Add1~1_combout\)) # (\CP|NP1|out[3]~0_combout\ & ((\CP|NP1|Add3~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add1~1_combout\,
	datab => \CP|NP1|ALT_INV_Add3~21_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~0_combout\,
	datad => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datae => \CP|NP1|ALT_INV_Add2~17_sumout\,
	dataf => \CP|NP1|ALT_INV_Add4~21_sumout\,
	combout => \CP|NP1|out~24_combout\);

-- Location: LABCELL_X51_Y8_N48
\CP|NP1|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~21_sumout\ = SUM(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add6~26\ ))
-- \CP|NP1|Add6~22\ = CARRY(( \CP|NP1|out\(6) ) + ( VCC ) + ( \CP|NP1|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(6),
	cin => \CP|NP1|Add6~26\,
	sumout => \CP|NP1|Add6~21_sumout\,
	cout => \CP|NP1|Add6~22\);

-- Location: LABCELL_X48_Y8_N30
\CP|NP1|out~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~25_combout\ = ( \CP|NP1|out~24_combout\ & ( \CP|NP1|Add6~21_sumout\ & ( (!\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|Add0~21_sumout\)) # (\CP|NP1|p|out~q\))) # (\CP|NP1|out[3]~35_combout\ & ((!\CP|NP1|p|out~q\) # ((\CP|NP1|out~23_combout\)))) ) ) 
-- ) # ( !\CP|NP1|out~24_combout\ & ( \CP|NP1|Add6~21_sumout\ & ( (!\CP|NP1|out[3]~35_combout\ & (((\CP|NP1|Add0~21_sumout\)) # (\CP|NP1|p|out~q\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|p|out~q\ & (\CP|NP1|out~23_combout\))) ) ) ) # ( 
-- \CP|NP1|out~24_combout\ & ( !\CP|NP1|Add6~21_sumout\ & ( (!\CP|NP1|out[3]~35_combout\ & (!\CP|NP1|p|out~q\ & ((\CP|NP1|Add0~21_sumout\)))) # (\CP|NP1|out[3]~35_combout\ & ((!\CP|NP1|p|out~q\) # ((\CP|NP1|out~23_combout\)))) ) ) ) # ( 
-- !\CP|NP1|out~24_combout\ & ( !\CP|NP1|Add6~21_sumout\ & ( (!\CP|NP1|out[3]~35_combout\ & (!\CP|NP1|p|out~q\ & ((\CP|NP1|Add0~21_sumout\)))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|p|out~q\ & (\CP|NP1|out~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~35_combout\,
	datab => \CP|NP1|p|ALT_INV_out~q\,
	datac => \CP|NP1|ALT_INV_out~23_combout\,
	datad => \CP|NP1|ALT_INV_Add0~21_sumout\,
	datae => \CP|NP1|ALT_INV_out~24_combout\,
	dataf => \CP|NP1|ALT_INV_Add6~21_sumout\,
	combout => \CP|NP1|out~25_combout\);

-- Location: FF_X48_Y8_N32
\CP|NP1|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~25_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(6));

-- Location: MLABCELL_X52_Y7_N51
\CP|NP1|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add3~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( GND ) + ( \CP|NP1|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add3~22\,
	sumout => \CP|NP1|Add3~17_sumout\);

-- Location: LABCELL_X55_Y7_N21
\CP|NP1|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add4~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( GND ) + ( \CP|NP1|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add4~22\,
	sumout => \CP|NP1|Add4~17_sumout\);

-- Location: LABCELL_X53_Y7_N48
\CP|NP1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add2~13_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( GND ) + ( \CP|NP1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add2~18\,
	sumout => \CP|NP1|Add2~13_sumout\);

-- Location: LABCELL_X53_Y7_N12
\CP|NP1|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add1~0_combout\ = ( \CP|NP1|out\(2) & ( \CP|NP1|out\(4) & ( !\CP|NP1|out\(7) $ (((!\CP|NP1|out\(6)) # ((!\CP|NP1|out\(5)) # (!\CP|NP1|out\(3))))) ) ) ) # ( !\CP|NP1|out\(2) & ( \CP|NP1|out\(4) & ( \CP|NP1|out\(7) ) ) ) # ( \CP|NP1|out\(2) & ( 
-- !\CP|NP1|out\(4) & ( \CP|NP1|out\(7) ) ) ) # ( !\CP|NP1|out\(2) & ( !\CP|NP1|out\(4) & ( \CP|NP1|out\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(6),
	datab => \CP|NP1|ALT_INV_out\(5),
	datac => \CP|NP1|ALT_INV_out\(7),
	datad => \CP|NP1|ALT_INV_out\(3),
	datae => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|Add1~0_combout\);

-- Location: LABCELL_X53_Y7_N21
\CP|NP1|out~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~21_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add1~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add3~17_sumout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add2~13_sumout\))) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- \CP|NP1|Add1~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add4~17_sumout\) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add1~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add3~17_sumout\)) # (\CP|NP1|out[3]~1_combout\ & 
-- ((\CP|NP1|Add2~13_sumout\))) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add1~0_combout\ & ( (\CP|NP1|Add4~17_sumout\ & \CP|NP1|out[3]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add3~17_sumout\,
	datab => \CP|NP1|ALT_INV_Add4~17_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datad => \CP|NP1|ALT_INV_Add2~13_sumout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add1~0_combout\,
	combout => \CP|NP1|out~21_combout\);

-- Location: LABCELL_X55_Y8_N18
\CP|NP1|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add8~13_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( VCC ) + ( \CP|NP1|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add8~18\,
	sumout => \CP|NP1|Add8~13_sumout\);

-- Location: LABCELL_X53_Y8_N48
\CP|NP1|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add7~1_combout\ = ( \CP|NP1|out\(5) & ( !\CP|NP1|out\(7) ) ) # ( !\CP|NP1|out\(5) & ( !\CP|NP1|out\(7) $ (((!\CP|NP1|out\(4) & (\CP|NP1|LessThan4~0_combout\ & !\CP|NP1|out\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111100100000110111110010000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datab => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	datac => \CP|NP1|ALT_INV_out\(6),
	datad => \CP|NP1|ALT_INV_out\(7),
	dataf => \CP|NP1|ALT_INV_out\(5),
	combout => \CP|NP1|Add7~1_combout\);

-- Location: LABCELL_X55_Y8_N51
\CP|NP1|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add9~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( VCC ) + ( \CP|NP1|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add9~22\,
	sumout => \CP|NP1|Add9~17_sumout\);

-- Location: LABCELL_X53_Y8_N21
\CP|NP1|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add10~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( VCC ) + ( \CP|NP1|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add10~22\,
	sumout => \CP|NP1|Add10~17_sumout\);

-- Location: LABCELL_X51_Y8_N54
\CP|NP1|out~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~20_combout\ = ( \CP|NP1|Add10~17_sumout\ & ( \CP|NP1|out[3]~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add9~17_sumout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add8~13_sumout\)) ) ) ) # ( !\CP|NP1|Add10~17_sumout\ & ( 
-- \CP|NP1|out[3]~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add9~17_sumout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add8~13_sumout\)) ) ) ) # ( \CP|NP1|Add10~17_sumout\ & ( !\CP|NP1|out[3]~0_combout\ & ( (!\CP|NP1|Add7~1_combout\) # 
-- (\CP|NP1|out[3]~1_combout\) ) ) ) # ( !\CP|NP1|Add10~17_sumout\ & ( !\CP|NP1|out[3]~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & !\CP|NP1|Add7~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111101011111010100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP1|ALT_INV_Add8~13_sumout\,
	datac => \CP|NP1|ALT_INV_Add7~1_combout\,
	datad => \CP|NP1|ALT_INV_Add9~17_sumout\,
	datae => \CP|NP1|ALT_INV_Add10~17_sumout\,
	dataf => \CP|NP1|ALT_INV_out[3]~0_combout\,
	combout => \CP|NP1|out~20_combout\);

-- Location: LABCELL_X51_Y8_N21
\CP|NP1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( GND ) + ( \CP|NP1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add0~22\,
	sumout => \CP|NP1|Add0~17_sumout\);

-- Location: LABCELL_X51_Y8_N51
\CP|NP1|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add6~17_sumout\ = SUM(( \CP|NP1|out\(7) ) + ( VCC ) + ( \CP|NP1|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP1|ALT_INV_out\(7),
	cin => \CP|NP1|Add6~22\,
	sumout => \CP|NP1|Add6~17_sumout\);

-- Location: LABCELL_X48_Y8_N45
\CP|NP1|out~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~22_combout\ = ( \CP|NP1|Add6~17_sumout\ & ( \CP|NP1|out[3]~35_combout\ & ( (!\CP|NP1|p|out~q\ & (\CP|NP1|out~21_combout\)) # (\CP|NP1|p|out~q\ & ((\CP|NP1|out~20_combout\))) ) ) ) # ( !\CP|NP1|Add6~17_sumout\ & ( \CP|NP1|out[3]~35_combout\ & ( 
-- (!\CP|NP1|p|out~q\ & (\CP|NP1|out~21_combout\)) # (\CP|NP1|p|out~q\ & ((\CP|NP1|out~20_combout\))) ) ) ) # ( \CP|NP1|Add6~17_sumout\ & ( !\CP|NP1|out[3]~35_combout\ & ( (\CP|NP1|Add0~17_sumout\) # (\CP|NP1|p|out~q\) ) ) ) # ( !\CP|NP1|Add6~17_sumout\ & ( 
-- !\CP|NP1|out[3]~35_combout\ & ( (!\CP|NP1|p|out~q\ & \CP|NP1|Add0~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out~21_combout\,
	datab => \CP|NP1|p|ALT_INV_out~q\,
	datac => \CP|NP1|ALT_INV_out~20_combout\,
	datad => \CP|NP1|ALT_INV_Add0~17_sumout\,
	datae => \CP|NP1|ALT_INV_Add6~17_sumout\,
	dataf => \CP|NP1|ALT_INV_out[3]~35_combout\,
	combout => \CP|NP1|out~22_combout\);

-- Location: FF_X48_Y8_N47
\CP|NP1|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~22_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(7));

-- Location: MLABCELL_X52_Y8_N48
\CP|NP1|out[3]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[3]~35_combout\ = ( !\CP|NP1|out\(6) & ( (!\CP|NP1|out\(7)) # ((!\CP|NP1|out\(4)) # (((!\CP|NP1|out\(5))) # (\CP|NP1|LessThan4~0_combout\))) ) ) # ( \CP|NP1|out\(6) & ( (!\CP|NP1|out\(7)) # ((\CP|NP1|out\(4) & (\CP|NP1|out\(5) & 
-- ((!\CP|NP1|p|out~q\) # (!\CP|NP1|Equal0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111101111101010101011101111111111111011111010101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(7),
	datab => \CP|NP1|ALT_INV_out\(4),
	datac => \CP|NP1|p|ALT_INV_out~q\,
	datad => \CP|NP1|ALT_INV_out\(5),
	datae => \CP|NP1|ALT_INV_out\(6),
	dataf => \CP|NP1|ALT_INV_Equal0~0_combout\,
	datag => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	combout => \CP|NP1|out[3]~35_combout\);

-- Location: LABCELL_X55_Y7_N51
\CP|NP1|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add7~0_combout\ = ( \CP|NP1|out\(3) & ( !\CP|NP1|out\(2) ) ) # ( !\CP|NP1|out\(3) & ( \CP|NP1|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|NP1|ALT_INV_out\(3),
	combout => \CP|NP1|Add7~0_combout\);

-- Location: LABCELL_X55_Y7_N30
\CP|NP1|out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~6_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add9~5_sumout\ & ( (!\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add8~5_sumout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add9~5_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & 
-- (!\CP|NP1|Add7~0_combout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add10~5_sumout\))) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add9~5_sumout\ & ( (\CP|NP1|out[3]~1_combout\ & \CP|NP1|Add8~5_sumout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- !\CP|NP1|Add9~5_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (!\CP|NP1|Add7~0_combout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add10~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011000000000000111110100011101000111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add7~0_combout\,
	datab => \CP|NP1|ALT_INV_Add10~5_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datad => \CP|NP1|ALT_INV_Add8~5_sumout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add9~5_sumout\,
	combout => \CP|NP1|out~6_combout\);

-- Location: LABCELL_X51_Y8_N9
\CP|NP1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add0~5_sumout\ = SUM(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add0~2\ ))
-- \CP|NP1|Add0~6\ = CARRY(( \CP|NP1|out\(3) ) + ( GND ) + ( \CP|NP1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(3),
	cin => \CP|NP1|Add0~2\,
	sumout => \CP|NP1|Add0~5_sumout\,
	cout => \CP|NP1|Add0~6\);

-- Location: MLABCELL_X52_Y7_N18
\CP|NP1|out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~7_combout\ = ( \CP|NP1|Add2~5_sumout\ & ( \CP|NP1|Add7~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out[3]~0_combout\)) # (\CP|NP1|Add3~5_sumout\))) # (\CP|NP1|out[3]~1_combout\ & (((\CP|NP1|Add4~5_sumout\) # 
-- (\CP|NP1|out[3]~0_combout\)))) ) ) ) # ( !\CP|NP1|Add2~5_sumout\ & ( \CP|NP1|Add7~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out[3]~0_combout\)) # (\CP|NP1|Add3~5_sumout\))) # (\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out[3]~0_combout\ & 
-- \CP|NP1|Add4~5_sumout\)))) ) ) ) # ( \CP|NP1|Add2~5_sumout\ & ( !\CP|NP1|Add7~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add3~5_sumout\ & (\CP|NP1|out[3]~0_combout\))) # (\CP|NP1|out[3]~1_combout\ & (((\CP|NP1|Add4~5_sumout\) # 
-- (\CP|NP1|out[3]~0_combout\)))) ) ) ) # ( !\CP|NP1|Add2~5_sumout\ & ( !\CP|NP1|Add7~0_combout\ & ( (!\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add3~5_sumout\ & (\CP|NP1|out[3]~0_combout\))) # (\CP|NP1|out[3]~1_combout\ & (((!\CP|NP1|out[3]~0_combout\ & 
-- \CP|NP1|Add4~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP1|ALT_INV_Add3~5_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~0_combout\,
	datad => \CP|NP1|ALT_INV_Add4~5_sumout\,
	datae => \CP|NP1|ALT_INV_Add2~5_sumout\,
	dataf => \CP|NP1|ALT_INV_Add7~0_combout\,
	combout => \CP|NP1|out~7_combout\);

-- Location: LABCELL_X51_Y7_N9
\CP|NP1|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~8_combout\ = ( \CP|NP1|p|out~q\ & ( \CP|NP1|out~7_combout\ & ( (!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add6~5_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~6_combout\)) ) ) ) # ( !\CP|NP1|p|out~q\ & ( \CP|NP1|out~7_combout\ & ( 
-- (\CP|NP1|Add0~5_sumout\) # (\CP|NP1|out[3]~35_combout\) ) ) ) # ( \CP|NP1|p|out~q\ & ( !\CP|NP1|out~7_combout\ & ( (!\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|Add6~5_sumout\))) # (\CP|NP1|out[3]~35_combout\ & (\CP|NP1|out~6_combout\)) ) ) ) # ( 
-- !\CP|NP1|p|out~q\ & ( !\CP|NP1|out~7_combout\ & ( (!\CP|NP1|out[3]~35_combout\ & \CP|NP1|Add0~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~35_combout\,
	datab => \CP|NP1|ALT_INV_out~6_combout\,
	datac => \CP|NP1|ALT_INV_Add0~5_sumout\,
	datad => \CP|NP1|ALT_INV_Add6~5_sumout\,
	datae => \CP|NP1|p|ALT_INV_out~q\,
	dataf => \CP|NP1|ALT_INV_out~7_combout\,
	combout => \CP|NP1|out~8_combout\);

-- Location: FF_X48_Y7_N17
\CP|NP1|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP1|out~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(3));

-- Location: MLABCELL_X52_Y7_N12
\CP|NP1|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add1~3_combout\ = ( \CP|NP1|out\(4) & ( (!\CP|NP1|out\(2)) # (!\CP|NP1|out\(3)) ) ) # ( !\CP|NP1|out\(4) & ( (\CP|NP1|out\(2) & \CP|NP1|out\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111001111110000000011000000111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP1|ALT_INV_out\(2),
	datac => \CP|NP1|ALT_INV_out\(3),
	datae => \CP|NP1|ALT_INV_out\(4),
	combout => \CP|NP1|Add1~3_combout\);

-- Location: MLABCELL_X52_Y7_N6
\CP|NP1|out~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~30_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add2~25_sumout\ & ( (\CP|NP1|Add3~29_sumout\) # (\CP|NP1|out[3]~1_combout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add2~25_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & 
-- ((\CP|NP1|Add1~3_combout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add4~29_sumout\)) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add2~25_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & \CP|NP1|Add3~29_sumout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- !\CP|NP1|Add2~25_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add1~3_combout\))) # (\CP|NP1|out[3]~1_combout\ & (\CP|NP1|Add4~29_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP1|ALT_INV_Add3~29_sumout\,
	datac => \CP|NP1|ALT_INV_Add4~29_sumout\,
	datad => \CP|NP1|ALT_INV_Add1~3_combout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add2~25_sumout\,
	combout => \CP|NP1|out~30_combout\);

-- Location: LABCELL_X53_Y8_N27
\CP|NP1|Add7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add7~4_combout\ = !\CP|NP1|out\(4) $ (\CP|NP1|LessThan4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datab => \CP|NP1|ALT_INV_LessThan4~0_combout\,
	combout => \CP|NP1|Add7~4_combout\);

-- Location: LABCELL_X55_Y8_N54
\CP|NP1|out~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~29_combout\ = ( \CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add9~29_sumout\ & ( (!\CP|NP1|out[3]~1_combout\) # (\CP|NP1|Add8~25_sumout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( \CP|NP1|Add9~29_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & 
-- (!\CP|NP1|Add7~4_combout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add10~29_sumout\))) ) ) ) # ( \CP|NP1|out[3]~0_combout\ & ( !\CP|NP1|Add9~29_sumout\ & ( (\CP|NP1|out[3]~1_combout\ & \CP|NP1|Add8~25_sumout\) ) ) ) # ( !\CP|NP1|out[3]~0_combout\ & ( 
-- !\CP|NP1|Add9~29_sumout\ & ( (!\CP|NP1|out[3]~1_combout\ & (!\CP|NP1|Add7~4_combout\)) # (\CP|NP1|out[3]~1_combout\ & ((\CP|NP1|Add10~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011000000000000111110100011101000111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add7~4_combout\,
	datab => \CP|NP1|ALT_INV_Add10~29_sumout\,
	datac => \CP|NP1|ALT_INV_out[3]~1_combout\,
	datad => \CP|NP1|ALT_INV_Add8~25_sumout\,
	datae => \CP|NP1|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP1|ALT_INV_Add9~29_sumout\,
	combout => \CP|NP1|out~29_combout\);

-- Location: MLABCELL_X52_Y6_N0
\CP|NP1|out~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out~31_combout\ = ( \CP|NP1|out~29_combout\ & ( \CP|NP1|p|out~q\ & ( (\CP|NP1|Add6~29_sumout\) # (\CP|NP1|out[3]~35_combout\) ) ) ) # ( !\CP|NP1|out~29_combout\ & ( \CP|NP1|p|out~q\ & ( (!\CP|NP1|out[3]~35_combout\ & \CP|NP1|Add6~29_sumout\) ) ) ) 
-- # ( \CP|NP1|out~29_combout\ & ( !\CP|NP1|p|out~q\ & ( (!\CP|NP1|out[3]~35_combout\ & (\CP|NP1|Add0~29_sumout\)) # (\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|out~30_combout\))) ) ) ) # ( !\CP|NP1|out~29_combout\ & ( !\CP|NP1|p|out~q\ & ( 
-- (!\CP|NP1|out[3]~35_combout\ & (\CP|NP1|Add0~29_sumout\)) # (\CP|NP1|out[3]~35_combout\ & ((\CP|NP1|out~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Add0~29_sumout\,
	datab => \CP|NP1|ALT_INV_out[3]~35_combout\,
	datac => \CP|NP1|ALT_INV_out~30_combout\,
	datad => \CP|NP1|ALT_INV_Add6~29_sumout\,
	datae => \CP|NP1|ALT_INV_out~29_combout\,
	dataf => \CP|NP1|p|ALT_INV_out~q\,
	combout => \CP|NP1|out~31_combout\);

-- Location: FF_X52_Y6_N2
\CP|NP1|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|out~31_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP1|out[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(4));

-- Location: LABCELL_X48_Y6_N27
\CP|NP1|mimichalfHzclock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|mimichalfHzclock~0_combout\ = ( \CP|NP1|out\(6) & ( (\CP|NP1|out\(4) & (\CP|NP1|out\(7) & \CP|NP1|out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(4),
	datac => \CP|NP1|ALT_INV_out\(7),
	datad => \CP|NP1|ALT_INV_out\(5),
	dataf => \CP|NP1|ALT_INV_out\(6),
	combout => \CP|NP1|mimichalfHzclock~0_combout\);

-- Location: LABCELL_X50_Y8_N39
\CP|NP1|out[10]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[10]~32_combout\ = ( \CP|NP1|Equal0~0_combout\ & ( (!\CP|NP1|p|out~q\ & \CP|NP1|mimichalfHzclock~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|p|ALT_INV_out~q\,
	datac => \CP|NP1|ALT_INV_mimichalfHzclock~0_combout\,
	datae => \CP|NP1|ALT_INV_Equal0~0_combout\,
	combout => \CP|NP1|out[10]~32_combout\);

-- Location: LABCELL_X48_Y8_N36
\CP|NP1|POSIN~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|POSIN~1_combout\ = ( \CP|NP1|POSIN~q\ & ( \CP|NPenable1~combout\ & ( (!\KEY[0]~input_o\) # (((!\CP|RC|mimic60HzClock~q\) # (\CP|NP1|POSIN~0_combout\)) # (\CP|NP1|out[10]~32_combout\)) ) ) ) # ( !\CP|NP1|POSIN~q\ & ( \CP|NPenable1~combout\ & ( 
-- (!\KEY[0]~input_o\) # ((\CP|RC|mimic60HzClock~q\ & ((\CP|NP1|POSIN~0_combout\) # (\CP|NP1|out[10]~32_combout\)))) ) ) ) # ( \CP|NP1|POSIN~q\ & ( !\CP|NPenable1~combout\ ) ) # ( !\CP|NP1|POSIN~q\ & ( !\CP|NPenable1~combout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111110101010101111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|NP1|ALT_INV_out[10]~32_combout\,
	datac => \CP|NP1|ALT_INV_POSIN~0_combout\,
	datad => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datae => \CP|NP1|ALT_INV_POSIN~q\,
	dataf => \CP|ALT_INV_NPenable1~combout\,
	combout => \CP|NP1|POSIN~1_combout\);

-- Location: FF_X48_Y8_N37
\CP|NP1|POSIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|POSIN~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|POSIN~q\);

-- Location: LABCELL_X50_Y8_N42
\CP|NP1|p|out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|p|out~feeder_combout\ = ( \CP|NP1|POSIN~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|NP1|ALT_INV_POSIN~q\,
	combout => \CP|NP1|p|out~feeder_combout\);

-- Location: FF_X50_Y8_N44
\CP|NP1|p|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|p|out~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|p|out~q\);

-- Location: LABCELL_X50_Y8_N57
\CP|NP1|mimichalfHzclock~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|mimichalfHzclock~1_combout\ = ( \CP|NP1|LessThan10~3_combout\ & ( \CP|NP1|out\(7) & ( (\CP|NP1|mimichalfHzclock~0_combout\ & ((!\CP|NP1|p|out~q\) # (!\CP|NP1|Equal0~0_combout\))) ) ) ) # ( !\CP|NP1|LessThan10~3_combout\ & ( \CP|NP1|out\(7) & ( 
-- (\CP|NP1|mimichalfHzclock~0_combout\ & ((!\CP|NP1|p|out~q\) # (!\CP|NP1|Equal0~0_combout\))) ) ) ) # ( \CP|NP1|LessThan10~3_combout\ & ( !\CP|NP1|out\(7) & ( (\CP|NP1|mimichalfHzclock~0_combout\ & ((!\CP|NP1|p|out~q\) # (!\CP|NP1|Equal0~0_combout\))) ) ) 
-- ) # ( !\CP|NP1|LessThan10~3_combout\ & ( !\CP|NP1|out\(7) & ( (!\CP|NP1|out\(6)) # ((\CP|NP1|mimichalfHzclock~0_combout\ & ((!\CP|NP1|p|out~q\) # (!\CP|NP1|Equal0~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001110000011100000111000001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|p|ALT_INV_out~q\,
	datab => \CP|NP1|ALT_INV_Equal0~0_combout\,
	datac => \CP|NP1|ALT_INV_mimichalfHzclock~0_combout\,
	datad => \CP|NP1|ALT_INV_out\(6),
	datae => \CP|NP1|ALT_INV_LessThan10~3_combout\,
	dataf => \CP|NP1|ALT_INV_out\(7),
	combout => \CP|NP1|mimichalfHzclock~1_combout\);

-- Location: LABCELL_X48_Y6_N24
\CP|NP1|already_cut~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|already_cut~3_combout\ = ( \CP|NPenable1~combout\ & ( \CP|RC|mimic60HzClock~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_mimic60HzClock~q\,
	dataf => \CP|ALT_INV_NPenable1~combout\,
	combout => \CP|NP1|already_cut~3_combout\);

-- Location: LABCELL_X50_Y8_N48
\CP|NP1|mimichalfHzclock~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|mimichalfHzclock~2_combout\ = ( \CP|NP1|mimichalfHzclock~q\ & ( \CP|NP1|already_cut~3_combout\ & ( ((!\CP|NP1|p|out~q\ & ((!\CP|NP1|Equal0~1_combout\))) # (\CP|NP1|p|out~q\ & (\CP|NP1|LessThan10~2_combout\))) # 
-- (\CP|NP1|mimichalfHzclock~1_combout\) ) ) ) # ( !\CP|NP1|mimichalfHzclock~q\ & ( \CP|NP1|already_cut~3_combout\ & ( (!\CP|NP1|Equal0~1_combout\ & !\CP|NP1|p|out~q\) ) ) ) # ( \CP|NP1|mimichalfHzclock~q\ & ( !\CP|NP1|already_cut~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110000000000001111010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_mimichalfHzclock~1_combout\,
	datab => \CP|NP1|ALT_INV_LessThan10~2_combout\,
	datac => \CP|NP1|ALT_INV_Equal0~1_combout\,
	datad => \CP|NP1|p|ALT_INV_out~q\,
	datae => \CP|NP1|ALT_INV_mimichalfHzclock~q\,
	dataf => \CP|NP1|ALT_INV_already_cut~3_combout\,
	combout => \CP|NP1|mimichalfHzclock~2_combout\);

-- Location: FF_X50_Y8_N49
\CP|NP1|mimichalfHzclock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|mimichalfHzclock~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|mimichalfHzclock~q\);

-- Location: LABCELL_X46_Y6_N24
\CP|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Equal0~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\) # (\CP|rng1|out\(0)) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\) # (\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \CP|rng1|ALT_INV_out\(0),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Equal0~0_combout\);

-- Location: LABCELL_X46_Y6_N57
\CP|coor[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[16]~1_combout\ = ( \CP|rng1|out\(0) & ( (!\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (!\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ $ (((!\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\))))) # 
-- (\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\)))) ) ) # ( !\CP|rng1|out\(0) & ( (!\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (!\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ $ (((!\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\))))) # (\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & (((\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011110001011010001111000101101110100101110000111010010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \CP|rng1|ALT_INV_out\(0),
	combout => \CP|coor[16]~1_combout\);

-- Location: LABCELL_X46_Y6_N15
\CP|NPenable2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NPenable2~0_combout\ = ( \CP|RCenable~combout\ & ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|rng1|out\(0) & !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\) ) ) ) # ( \CP|RCenable~combout\ & ( 
-- !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ & !\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \CP|rng1|ALT_INV_out\(0),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datae => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|NPenable2~0_combout\);

-- Location: LABCELL_X46_Y6_N39
\CP|NPenable2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NPenable2~combout\ = ( \CP|NPenable2~0_combout\ & ( (\CP|Equal0~0_combout\ & ((\CP|coor[16]~1_combout\) # (\CP|NPenable2~combout\))) ) ) # ( !\CP|NPenable2~0_combout\ & ( (\CP|Equal0~0_combout\ & (\CP|NPenable2~combout\ & !\CP|coor[16]~1_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Equal0~0_combout\,
	datac => \CP|ALT_INV_NPenable2~combout\,
	datad => \CP|ALT_INV_coor[16]~1_combout\,
	dataf => \CP|ALT_INV_NPenable2~0_combout\,
	combout => \CP|NPenable2~combout\);

-- Location: LABCELL_X46_Y6_N30
\CP|NP2|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~0_combout\ = ( \CP|NPenable2~combout\ & ( \CP|RC|mimic60HzClock~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_mimic60HzClock~q\,
	dataf => \CP|ALT_INV_NPenable2~combout\,
	combout => \CP|NP2|always1~0_combout\);

-- Location: LABCELL_X51_Y4_N54
\CP|NP2|Add5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add5~2_combout\ = ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(4) ) ) # ( !\CP|NP2|out\(3) & ( !\CP|NP2|out\(2) $ (!\CP|NP2|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(2),
	datad => \CP|NP2|ALT_INV_out\(4),
	dataf => \CP|NP2|ALT_INV_out\(3),
	combout => \CP|NP2|Add5~2_combout\);

-- Location: LABCELL_X51_Y5_N18
\CP|NP2|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~2_combout\ = ( \CP|NP2|out\(0) & ( \CP|NP2|out\(5) & ( (\CP|NP2|out\(3)) # (\CP|NP2|out\(4)) ) ) ) # ( !\CP|NP2|out\(0) & ( \CP|NP2|out\(5) & ( ((\CP|NP2|out\(3) & ((\CP|NP2|out\(1)) # (\CP|NP2|out\(2))))) # (\CP|NP2|out\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011011111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(1),
	datad => \CP|NP2|ALT_INV_out\(3),
	datae => \CP|NP2|ALT_INV_out\(0),
	dataf => \CP|NP2|ALT_INV_out\(5),
	combout => \CP|NP2|out~2_combout\);

-- Location: LABCELL_X51_Y5_N24
\CP|NP2|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~1_combout\ = ( \CP|NP2|out\(0) & ( !\CP|NP2|out\(5) & ( (!\CP|NP2|out\(4) & (!\CP|NP2|out\(3) & ((!\CP|NP2|out\(2)) # (!\CP|NP2|out\(1))))) ) ) ) # ( !\CP|NP2|out\(0) & ( !\CP|NP2|out\(5) & ( (!\CP|NP2|out\(4) & !\CP|NP2|out\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(1),
	datad => \CP|NP2|ALT_INV_out\(3),
	datae => \CP|NP2|ALT_INV_out\(0),
	dataf => \CP|NP2|ALT_INV_out\(5),
	combout => \CP|NP2|always1~1_combout\);

-- Location: LABCELL_X50_Y6_N48
\CP|NP2|out~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~23_combout\ = ( \CP|NP2|always1~1_combout\ & ( (!\CP|NP2|out\(7) & ((!\CP|NP2|out~2_combout\ & ((\CP|NP2|out[7]~3_combout\))) # (\CP|NP2|out~2_combout\ & (\CP|NP2|out\(6))))) # (\CP|NP2|out\(7) & (!\CP|NP2|out\(6))) ) ) # ( 
-- !\CP|NP2|always1~1_combout\ & ( (!\CP|NP2|out\(7) & ((!\CP|NP2|out~2_combout\ & ((\CP|NP2|out[7]~3_combout\))) # (\CP|NP2|out~2_combout\ & (\CP|NP2|out\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001000110111001100100011011100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out~2_combout\,
	datad => \CP|NP2|ALT_INV_out[7]~3_combout\,
	dataf => \CP|NP2|ALT_INV_always1~1_combout\,
	combout => \CP|NP2|out~23_combout\);

-- Location: LABCELL_X53_Y4_N0
\CP|NP2|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~21_sumout\ = SUM(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add8~22\ = CARRY(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP2|Add8~21_sumout\,
	cout => \CP|NP2|Add8~22\);

-- Location: LABCELL_X50_Y6_N30
\CP|NP2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|LessThan0~0_combout\ = ( \CP|NP2|out\(5) & ( (\CP|NP2|out\(6) & \CP|NP2|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(4),
	dataf => \CP|NP2|ALT_INV_out\(5),
	combout => \CP|NP2|LessThan0~0_combout\);

-- Location: LABCELL_X51_Y4_N30
\CP|NP2|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~21_sumout\ = SUM(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add3~22\ = CARRY(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP2|Add3~21_sumout\,
	cout => \CP|NP2|Add3~22\);

-- Location: LABCELL_X51_Y6_N36
\CP|NP2|out~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~24_combout\ = ( \CP|NP2|LessThan9~2_combout\ & ( \CP|NP2|Add3~21_sumout\ & ( ((!\CP|NP2|p|out~q\ & ((!\CP|NP2|LessThan0~0_combout\) # (!\CP|NP2|out\(7))))) # (\CP|NP2|Add8~21_sumout\) ) ) ) # ( !\CP|NP2|LessThan9~2_combout\ & ( 
-- \CP|NP2|Add3~21_sumout\ & ( ((!\CP|NP2|out\(7)) # ((!\CP|NP2|p|out~q\ & !\CP|NP2|LessThan0~0_combout\))) # (\CP|NP2|Add8~21_sumout\) ) ) ) # ( \CP|NP2|LessThan9~2_combout\ & ( !\CP|NP2|Add3~21_sumout\ & ( (\CP|NP2|Add8~21_sumout\ & 
-- (((\CP|NP2|LessThan0~0_combout\ & \CP|NP2|out\(7))) # (\CP|NP2|p|out~q\))) ) ) ) # ( !\CP|NP2|LessThan9~2_combout\ & ( !\CP|NP2|Add3~21_sumout\ & ( (\CP|NP2|Add8~21_sumout\ & (\CP|NP2|out\(7) & ((\CP|NP2|LessThan0~0_combout\) # (\CP|NP2|p|out~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000100010001001111111111101100111011101110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|p|ALT_INV_out~q\,
	datab => \CP|NP2|ALT_INV_Add8~21_sumout\,
	datac => \CP|NP2|ALT_INV_LessThan0~0_combout\,
	datad => \CP|NP2|ALT_INV_out\(7),
	datae => \CP|NP2|ALT_INV_LessThan9~2_combout\,
	dataf => \CP|NP2|ALT_INV_Add3~21_sumout\,
	combout => \CP|NP2|out~24_combout\);

-- Location: LABCELL_X51_Y5_N45
\CP|NP2|always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~4_combout\ = ( !\CP|NP2|out\(5) & ( (!\CP|NP2|out\(4) & !\CP|NP2|out\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|NP2|ALT_INV_out\(5),
	combout => \CP|NP2|always1~4_combout\);

-- Location: LABCELL_X51_Y5_N42
\CP|NP2|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~3_combout\ = ( \CP|NP2|out\(2) & ( (!\CP|NP2|out\(6) & ((!\CP|NP2|out\(5)) # (!\CP|NP2|out\(4)))) ) ) # ( !\CP|NP2|out\(2) & ( (!\CP|NP2|out\(6) & ((!\CP|NP2|out\(5)) # ((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011100000111100001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(5),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|always1~3_combout\);

-- Location: LABCELL_X51_Y5_N36
\CP|NP2|always1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~5_combout\ = ( \CP|NP2|out\(7) & ( \CP|NP2|out\(2) & ( (\CP|NP2|always1~3_combout\ & ((!\CP|NP2|always1~4_combout\) # ((\CP|NP2|out\(0) & \CP|NP2|out\(1))))) ) ) ) # ( \CP|NP2|out\(7) & ( !\CP|NP2|out\(2) & ( (!\CP|NP2|always1~4_combout\ & 
-- \CP|NP2|always1~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000000000000000000011001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(0),
	datab => \CP|NP2|ALT_INV_always1~4_combout\,
	datac => \CP|NP2|ALT_INV_out\(1),
	datad => \CP|NP2|ALT_INV_always1~3_combout\,
	datae => \CP|NP2|ALT_INV_out\(7),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|always1~5_combout\);

-- Location: LABCELL_X50_Y6_N39
\CP|NP2|out~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~27_combout\ = ( \CP|NP2|out~2_combout\ & ( (\CP|NP2|out\(0) & ((!\CP|NP2|out\(6) & (\CP|NP2|always1~1_combout\ & \CP|NP2|out\(7))) # (\CP|NP2|out\(6) & ((!\CP|NP2|out\(7)))))) ) ) # ( !\CP|NP2|out~2_combout\ & ( (\CP|NP2|always1~1_combout\ & 
-- (\CP|NP2|out\(0) & (!\CP|NP2|out\(6) & \CP|NP2|out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000011000100000000001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_always1~1_combout\,
	datab => \CP|NP2|ALT_INV_out\(0),
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out\(7),
	dataf => \CP|NP2|ALT_INV_out~2_combout\,
	combout => \CP|NP2|out~27_combout\);

-- Location: LABCELL_X51_Y7_N15
\CP|NP2|out~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~26_combout\ = ( \CP|NP2|out\(6) & ( !\CP|NP2|out\(7) & ( (\CP|NP2|out[7]~3_combout\ & !\CP|NP2|out~2_combout\) ) ) ) # ( !\CP|NP2|out\(6) & ( !\CP|NP2|out\(7) & ( \CP|NP2|out[7]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~3_combout\,
	datac => \CP|NP2|ALT_INV_out~2_combout\,
	datae => \CP|NP2|ALT_INV_out\(6),
	dataf => \CP|NP2|ALT_INV_out\(7),
	combout => \CP|NP2|out~26_combout\);

-- Location: LABCELL_X50_Y4_N0
\CP|NP2|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~21_sumout\ = SUM(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add2~22\ = CARRY(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP2|Add2~21_sumout\,
	cout => \CP|NP2|Add2~22\);

-- Location: LABCELL_X51_Y5_N12
\CP|NP2|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|LessThan9~0_combout\ = ( !\CP|NP2|out\(5) & ( \CP|NP2|out\(1) & ( (!\CP|NP2|out\(4)) # ((!\CP|NP2|out\(3)) # ((!\CP|NP2|out\(2) & !\CP|NP2|out\(0)))) ) ) ) # ( !\CP|NP2|out\(5) & ( !\CP|NP2|out\(1) & ( (!\CP|NP2|out\(2)) # ((!\CP|NP2|out\(4)) # 
-- (!\CP|NP2|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110000000000000000011111111111011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(0),
	datad => \CP|NP2|ALT_INV_out\(3),
	datae => \CP|NP2|ALT_INV_out\(5),
	dataf => \CP|NP2|ALT_INV_out\(1),
	combout => \CP|NP2|LessThan9~0_combout\);

-- Location: MLABCELL_X52_Y6_N30
\CP|NP2|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~21_sumout\ = SUM(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add7~22\ = CARRY(( \CP|NP2|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP2|Add7~21_sumout\,
	cout => \CP|NP2|Add7~22\);

-- Location: MLABCELL_X52_Y6_N18
\CP|NP2|out~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~25_combout\ = ( \CP|NP2|out\(6) & ( \CP|NP2|Add7~21_sumout\ & ( ((\CP|NP2|p|out~q\ & ((!\CP|NP2|LessThan9~0_combout\) # (\CP|NP2|out\(7))))) # (\CP|NP2|Add2~21_sumout\) ) ) ) # ( !\CP|NP2|out\(6) & ( \CP|NP2|Add7~21_sumout\ & ( 
-- ((\CP|NP2|out\(7) & \CP|NP2|p|out~q\)) # (\CP|NP2|Add2~21_sumout\) ) ) ) # ( \CP|NP2|out\(6) & ( !\CP|NP2|Add7~21_sumout\ & ( (\CP|NP2|Add2~21_sumout\ & ((!\CP|NP2|p|out~q\) # ((\CP|NP2|LessThan9~0_combout\ & !\CP|NP2|out\(7))))) ) ) ) # ( 
-- !\CP|NP2|out\(6) & ( !\CP|NP2|Add7~21_sumout\ & ( (\CP|NP2|Add2~21_sumout\ & ((!\CP|NP2|out\(7)) # (!\CP|NP2|p|out~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010001000001010101010111110101010111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add2~21_sumout\,
	datab => \CP|NP2|ALT_INV_LessThan9~0_combout\,
	datac => \CP|NP2|ALT_INV_out\(7),
	datad => \CP|NP2|p|ALT_INV_out~q\,
	datae => \CP|NP2|ALT_INV_out\(6),
	dataf => \CP|NP2|ALT_INV_Add7~21_sumout\,
	combout => \CP|NP2|out~25_combout\);

-- Location: LABCELL_X50_Y6_N0
\CP|NP2|out~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~28_combout\ = ( \CP|NP2|out~26_combout\ & ( \CP|NP2|out~25_combout\ & ( (!\CP|NP2|always1~5_combout\) # (\CP|NP2|out~24_combout\) ) ) ) # ( !\CP|NP2|out~26_combout\ & ( \CP|NP2|out~25_combout\ & ( (!\CP|NP2|always1~5_combout\ & 
-- (((!\CP|NP2|out~23_combout\ & \CP|NP2|out~24_combout\)) # (\CP|NP2|out~27_combout\))) # (\CP|NP2|always1~5_combout\ & (((\CP|NP2|out~24_combout\)))) ) ) ) # ( \CP|NP2|out~26_combout\ & ( !\CP|NP2|out~25_combout\ & ( (!\CP|NP2|always1~5_combout\ & 
-- (((!\CP|NP2|out~23_combout\ & \CP|NP2|out~24_combout\)) # (\CP|NP2|out~27_combout\))) # (\CP|NP2|always1~5_combout\ & (((\CP|NP2|out~24_combout\)))) ) ) ) # ( !\CP|NP2|out~26_combout\ & ( !\CP|NP2|out~25_combout\ & ( (!\CP|NP2|always1~5_combout\ & 
-- (((!\CP|NP2|out~23_combout\ & \CP|NP2|out~24_combout\)) # (\CP|NP2|out~27_combout\))) # (\CP|NP2|always1~5_combout\ & (((\CP|NP2|out~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001111110011001000111111001100100011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out~23_combout\,
	datab => \CP|NP2|ALT_INV_out~24_combout\,
	datac => \CP|NP2|ALT_INV_always1~5_combout\,
	datad => \CP|NP2|ALT_INV_out~27_combout\,
	datae => \CP|NP2|ALT_INV_out~26_combout\,
	dataf => \CP|NP2|ALT_INV_out~25_combout\,
	combout => \CP|NP2|out~28_combout\);

-- Location: LABCELL_X51_Y5_N6
\CP|NP2|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|always1~2_combout\ = ( \CP|NP2|out\(3) & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(7) & (!\CP|NP2|out\(6) $ (((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(5)))))) ) ) ) # ( !\CP|NP2|out\(3) & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(7) & (!\CP|NP2|out\(6) $ 
-- (((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(5)))))) ) ) ) # ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(2) & ( (\CP|NP2|out\(7) & (!\CP|NP2|out\(6) $ (((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(5)))))) ) ) ) # ( !\CP|NP2|out\(3) & ( !\CP|NP2|out\(2) & ( (\CP|NP2|out\(7) & 
-- (\CP|NP2|out\(6) & ((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010001010000000101000101000000010100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out\(5),
	datae => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|always1~2_combout\);

-- Location: LABCELL_X50_Y6_N33
\CP|NP2|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~1_combout\ = ( \CP|NP2|LessThan0~0_combout\ & ( (!\CP|NP2|out\(7) & (\CP|NP2|p|out~q\ & ((!\CP|NP2|out\(6)) # (\CP|NP2|LessThan9~0_combout\)))) # (\CP|NP2|out\(7) & (((!\CP|NP2|p|out~q\)))) ) ) # ( !\CP|NP2|LessThan0~0_combout\ & ( 
-- (!\CP|NP2|out\(7) & (\CP|NP2|p|out~q\ & ((!\CP|NP2|out\(6)) # (\CP|NP2|LessThan9~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101001010101100010100101010110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_LessThan9~0_combout\,
	datad => \CP|NP2|p|ALT_INV_out~q\,
	dataf => \CP|NP2|ALT_INV_LessThan0~0_combout\,
	combout => \CP|NP2|out~1_combout\);

-- Location: LABCELL_X46_Y6_N21
\CP|NP2|out~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~29_combout\ = ( \KEY[0]~input_o\ & ( (!\CP|NP2|always1~2_combout\ & (\CP|NPenable2~combout\ & (\CP|RC|mimic60HzClock~q\ & !\CP|NP2|out~1_combout\))) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_always1~2_combout\,
	datab => \CP|ALT_INV_NPenable2~combout\,
	datac => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datad => \CP|NP2|ALT_INV_out~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP2|out~29_combout\);

-- Location: FF_X50_Y6_N2
\CP|NP2|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out~28_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP2|out~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(0));

-- Location: LABCELL_X53_Y4_N3
\CP|NP2|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~25_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( GND ) + ( \CP|NP2|Add8~22\ ))
-- \CP|NP2|Add8~26\ = CARRY(( \CP|NP2|out\(1) ) + ( GND ) + ( \CP|NP2|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(1),
	cin => \CP|NP2|Add8~22\,
	sumout => \CP|NP2|Add8~25_sumout\,
	cout => \CP|NP2|Add8~26\);

-- Location: LABCELL_X50_Y6_N27
\CP|NP2|out[7]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~30_combout\ = ( \CP|NP2|always1~1_combout\ & ( (!\CP|NP2|out\(7) & ((\CP|NP2|out[7]~3_combout\))) # (\CP|NP2|out\(7) & (!\CP|NP2|out\(6))) ) ) # ( !\CP|NP2|always1~1_combout\ & ( (!\CP|NP2|out\(7) & \CP|NP2|out[7]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(7),
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out[7]~3_combout\,
	dataf => \CP|NP2|ALT_INV_always1~1_combout\,
	combout => \CP|NP2|out[7]~30_combout\);

-- Location: LABCELL_X50_Y6_N15
\CP|NP2|out~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~31_combout\ = ( \CP|NP2|LessThan9~0_combout\ & ( \CP|NP2|out\(6) & ( (\CP|NP2|out\(7) & ((\CP|NP2|p|out~q\) # (\CP|NP2|LessThan0~0_combout\))) ) ) ) # ( !\CP|NP2|LessThan9~0_combout\ & ( \CP|NP2|out\(6) & ( ((\CP|NP2|out\(7) & 
-- \CP|NP2|LessThan0~0_combout\)) # (\CP|NP2|p|out~q\) ) ) ) # ( \CP|NP2|LessThan9~0_combout\ & ( !\CP|NP2|out\(6) & ( (\CP|NP2|out\(7) & ((\CP|NP2|p|out~q\) # (\CP|NP2|LessThan0~0_combout\))) ) ) ) # ( !\CP|NP2|LessThan9~0_combout\ & ( !\CP|NP2|out\(6) & ( 
-- (\CP|NP2|out\(7) & ((\CP|NP2|p|out~q\) # (\CP|NP2|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100010001111111110001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|NP2|ALT_INV_LessThan0~0_combout\,
	datad => \CP|NP2|p|ALT_INV_out~q\,
	datae => \CP|NP2|ALT_INV_LessThan9~0_combout\,
	dataf => \CP|NP2|ALT_INV_out\(6),
	combout => \CP|NP2|out~31_combout\);

-- Location: LABCELL_X51_Y4_N33
\CP|NP2|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~25_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( VCC ) + ( \CP|NP2|Add3~22\ ))
-- \CP|NP2|Add3~26\ = CARRY(( \CP|NP2|out\(1) ) + ( VCC ) + ( \CP|NP2|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(1),
	cin => \CP|NP2|Add3~22\,
	sumout => \CP|NP2|Add3~25_sumout\,
	cout => \CP|NP2|Add3~26\);

-- Location: LABCELL_X50_Y6_N45
\CP|NP2|out~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~32_combout\ = ( \CP|NP2|out~2_combout\ & ( (!\CP|NP2|out\(6) & (\CP|NP2|always1~1_combout\ & \CP|NP2|out\(7))) # (\CP|NP2|out\(6) & ((!\CP|NP2|out\(7)))) ) ) # ( !\CP|NP2|out~2_combout\ & ( (\CP|NP2|always1~1_combout\ & (!\CP|NP2|out\(6) & 
-- \CP|NP2|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000001111010100000000111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_always1~1_combout\,
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out\(7),
	dataf => \CP|NP2|ALT_INV_out~2_combout\,
	combout => \CP|NP2|out~32_combout\);

-- Location: MLABCELL_X52_Y6_N33
\CP|NP2|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~25_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( VCC ) + ( \CP|NP2|Add7~22\ ))
-- \CP|NP2|Add7~26\ = CARRY(( \CP|NP2|out\(1) ) + ( VCC ) + ( \CP|NP2|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(1),
	cin => \CP|NP2|Add7~22\,
	sumout => \CP|NP2|Add7~25_sumout\,
	cout => \CP|NP2|Add7~26\);

-- Location: LABCELL_X53_Y4_N30
\CP|NP2|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~21_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add6~22\ = CARRY(( \CP|NP2|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP2|Add6~21_sumout\,
	cout => \CP|NP2|Add6~22\);

-- Location: LABCELL_X53_Y6_N36
\CP|NP2|out~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~34_combout\ = ( \CP|NP2|Add7~25_sumout\ & ( \CP|NP2|Add6~21_sumout\ & ( (!\CP|NP2|always1~5_combout\ & ((\CP|NP2|out~32_combout\) # (\CP|NP2|out~26_combout\))) ) ) ) # ( !\CP|NP2|Add7~25_sumout\ & ( \CP|NP2|Add6~21_sumout\ & ( 
-- (!\CP|NP2|always1~5_combout\ & \CP|NP2|out~32_combout\) ) ) ) # ( \CP|NP2|Add7~25_sumout\ & ( !\CP|NP2|Add6~21_sumout\ & ( (\CP|NP2|out~26_combout\ & !\CP|NP2|always1~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out~26_combout\,
	datac => \CP|NP2|ALT_INV_always1~5_combout\,
	datad => \CP|NP2|ALT_INV_out~32_combout\,
	datae => \CP|NP2|ALT_INV_Add7~25_sumout\,
	dataf => \CP|NP2|ALT_INV_Add6~21_sumout\,
	combout => \CP|NP2|out~34_combout\);

-- Location: LABCELL_X51_Y4_N0
\CP|NP2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~21_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add1~22\ = CARRY(( \CP|NP2|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP2|Add1~21_sumout\,
	cout => \CP|NP2|Add1~22\);

-- Location: LABCELL_X50_Y4_N3
\CP|NP2|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~25_sumout\ = SUM(( \CP|NP2|out\(1) ) + ( GND ) + ( \CP|NP2|Add2~22\ ))
-- \CP|NP2|Add2~26\ = CARRY(( \CP|NP2|out\(1) ) + ( GND ) + ( \CP|NP2|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(1),
	cin => \CP|NP2|Add2~22\,
	sumout => \CP|NP2|Add2~25_sumout\,
	cout => \CP|NP2|Add2~26\);

-- Location: LABCELL_X51_Y4_N57
\CP|NP2|out~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~33_combout\ = ( \CP|NP2|Add2~25_sumout\ & ( (!\CP|NP2|always1~5_combout\ & (((\CP|NP2|out~32_combout\ & \CP|NP2|Add1~21_sumout\)) # (\CP|NP2|out~26_combout\))) ) ) # ( !\CP|NP2|Add2~25_sumout\ & ( (\CP|NP2|out~32_combout\ & 
-- (!\CP|NP2|always1~5_combout\ & \CP|NP2|Add1~21_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000110000011100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out~32_combout\,
	datab => \CP|NP2|ALT_INV_out~26_combout\,
	datac => \CP|NP2|ALT_INV_always1~5_combout\,
	datad => \CP|NP2|ALT_INV_Add1~21_sumout\,
	dataf => \CP|NP2|ALT_INV_Add2~25_sumout\,
	combout => \CP|NP2|out~33_combout\);

-- Location: LABCELL_X53_Y6_N42
\CP|NP2|out~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~35_combout\ = ( \CP|NP2|out~34_combout\ & ( \CP|NP2|out~33_combout\ ) ) # ( !\CP|NP2|out~34_combout\ & ( \CP|NP2|out~33_combout\ & ( (!\CP|NP2|out~31_combout\) # ((\CP|NP2|Add8~25_sumout\ & !\CP|NP2|out[7]~30_combout\)) ) ) ) # ( 
-- \CP|NP2|out~34_combout\ & ( !\CP|NP2|out~33_combout\ & ( ((!\CP|NP2|out[7]~30_combout\ & \CP|NP2|Add3~25_sumout\)) # (\CP|NP2|out~31_combout\) ) ) ) # ( !\CP|NP2|out~34_combout\ & ( !\CP|NP2|out~33_combout\ & ( (!\CP|NP2|out[7]~30_combout\ & 
-- ((!\CP|NP2|out~31_combout\ & ((\CP|NP2|Add3~25_sumout\))) # (\CP|NP2|out~31_combout\ & (\CP|NP2|Add8~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000011111100111111110100111101001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add8~25_sumout\,
	datab => \CP|NP2|ALT_INV_out[7]~30_combout\,
	datac => \CP|NP2|ALT_INV_out~31_combout\,
	datad => \CP|NP2|ALT_INV_Add3~25_sumout\,
	datae => \CP|NP2|ALT_INV_out~34_combout\,
	dataf => \CP|NP2|ALT_INV_out~33_combout\,
	combout => \CP|NP2|out~35_combout\);

-- Location: FF_X50_Y6_N8
\CP|NP2|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|out~35_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP2|out~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(1));

-- Location: MLABCELL_X52_Y6_N36
\CP|NP2|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add7~26\ ))
-- \CP|NP2|Add7~18\ = CARRY(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add7~26\,
	sumout => \CP|NP2|Add7~17_sumout\,
	cout => \CP|NP2|Add7~18\);

-- Location: MLABCELL_X52_Y6_N39
\CP|NP2|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~29_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add7~18\ ))
-- \CP|NP2|Add7~30\ = CARRY(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add7~18\,
	sumout => \CP|NP2|Add7~29_sumout\,
	cout => \CP|NP2|Add7~30\);

-- Location: MLABCELL_X52_Y6_N42
\CP|NP2|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add7~30\ ))
-- \CP|NP2|Add7~10\ = CARRY(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add7~30\,
	sumout => \CP|NP2|Add7~9_sumout\,
	cout => \CP|NP2|Add7~10\);

-- Location: LABCELL_X53_Y4_N33
\CP|NP2|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add6~22\ ))
-- \CP|NP2|Add6~18\ = CARRY(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add6~22\,
	sumout => \CP|NP2|Add6~17_sumout\,
	cout => \CP|NP2|Add6~18\);

-- Location: LABCELL_X53_Y4_N36
\CP|NP2|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~25_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add6~18\ ))
-- \CP|NP2|Add6~26\ = CARRY(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add6~18\,
	sumout => \CP|NP2|Add6~25_sumout\,
	cout => \CP|NP2|Add6~26\);

-- Location: LABCELL_X53_Y4_N39
\CP|NP2|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add6~26\ ))
-- \CP|NP2|Add6~10\ = CARRY(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add6~26\,
	sumout => \CP|NP2|Add6~9_sumout\,
	cout => \CP|NP2|Add6~10\);

-- Location: LABCELL_X50_Y6_N57
\CP|NP2|out[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~5_combout\ = ( \CP|NP2|always1~1_combout\ & ( (!\CP|NP2|always1~2_combout\ & ((!\CP|NP2|out\(7) & (\CP|NP2|out[7]~3_combout\)) # (\CP|NP2|out\(7) & ((!\CP|NP2|out\(6)))))) ) ) # ( !\CP|NP2|always1~1_combout\ & ( (\CP|NP2|out[7]~3_combout\ & 
-- (!\CP|NP2|always1~2_combout\ & !\CP|NP2|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010000110000000101000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~3_combout\,
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_always1~2_combout\,
	datad => \CP|NP2|ALT_INV_out\(7),
	dataf => \CP|NP2|ALT_INV_always1~1_combout\,
	combout => \CP|NP2|out[7]~5_combout\);

-- Location: LABCELL_X53_Y4_N6
\CP|NP2|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add8~26\ ))
-- \CP|NP2|Add8~18\ = CARRY(( \CP|NP2|out\(2) ) + ( VCC ) + ( \CP|NP2|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add8~26\,
	sumout => \CP|NP2|Add8~17_sumout\,
	cout => \CP|NP2|Add8~18\);

-- Location: LABCELL_X53_Y4_N9
\CP|NP2|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~29_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add8~18\ ))
-- \CP|NP2|Add8~30\ = CARRY(( \CP|NP2|out\(3) ) + ( VCC ) + ( \CP|NP2|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add8~18\,
	sumout => \CP|NP2|Add8~29_sumout\,
	cout => \CP|NP2|Add8~30\);

-- Location: LABCELL_X53_Y4_N12
\CP|NP2|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add8~30\ ))
-- \CP|NP2|Add8~10\ = CARRY(( \CP|NP2|out\(4) ) + ( VCC ) + ( \CP|NP2|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add8~30\,
	sumout => \CP|NP2|Add8~9_sumout\,
	cout => \CP|NP2|Add8~10\);

-- Location: MLABCELL_X52_Y4_N54
\CP|NP2|out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~15_combout\ = ( \CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add8~9_sumout\ & ( (!\CP|NP2|out[7]~5_combout\) # (\CP|NP2|Add6~9_sumout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add8~9_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & 
-- (!\CP|NP2|Add5~2_combout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add7~9_sumout\))) ) ) ) # ( \CP|NP2|out[7]~4_combout\ & ( !\CP|NP2|Add8~9_sumout\ & ( (\CP|NP2|Add6~9_sumout\ & \CP|NP2|out[7]~5_combout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( 
-- !\CP|NP2|Add8~9_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & (!\CP|NP2|Add5~2_combout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add7~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011000000000000111110101010001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add5~2_combout\,
	datab => \CP|NP2|ALT_INV_Add7~9_sumout\,
	datac => \CP|NP2|ALT_INV_Add6~9_sumout\,
	datad => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~4_combout\,
	dataf => \CP|NP2|ALT_INV_Add8~9_sumout\,
	combout => \CP|NP2|out~15_combout\);

-- Location: LABCELL_X51_Y4_N36
\CP|NP2|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add3~26\ ))
-- \CP|NP2|Add3~18\ = CARRY(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add3~26\,
	sumout => \CP|NP2|Add3~17_sumout\,
	cout => \CP|NP2|Add3~18\);

-- Location: LABCELL_X51_Y4_N39
\CP|NP2|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~29_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add3~18\ ))
-- \CP|NP2|Add3~30\ = CARRY(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add3~18\,
	sumout => \CP|NP2|Add3~29_sumout\,
	cout => \CP|NP2|Add3~30\);

-- Location: LABCELL_X51_Y4_N42
\CP|NP2|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add3~30\ ))
-- \CP|NP2|Add3~10\ = CARRY(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add3~30\,
	sumout => \CP|NP2|Add3~9_sumout\,
	cout => \CP|NP2|Add3~10\);

-- Location: LABCELL_X51_Y4_N3
\CP|NP2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add1~22\ ))
-- \CP|NP2|Add1~18\ = CARRY(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add1~22\,
	sumout => \CP|NP2|Add1~17_sumout\,
	cout => \CP|NP2|Add1~18\);

-- Location: LABCELL_X51_Y4_N6
\CP|NP2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~25_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add1~18\ ))
-- \CP|NP2|Add1~26\ = CARRY(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add1~18\,
	sumout => \CP|NP2|Add1~25_sumout\,
	cout => \CP|NP2|Add1~26\);

-- Location: LABCELL_X51_Y4_N9
\CP|NP2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add1~26\ ))
-- \CP|NP2|Add1~10\ = CARRY(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add1~26\,
	sumout => \CP|NP2|Add1~9_sumout\,
	cout => \CP|NP2|Add1~10\);

-- Location: MLABCELL_X52_Y4_N12
\CP|NP2|out~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~41_combout\ = ( !\CP|NP2|out[7]~5_combout\ & ( (!\CP|NP2|out[7]~4_combout\ & ((!\CP|NP2|out\(4) $ (((!\CP|NP2|out\(2)) # (!\CP|NP2|out\(3))))))) # (\CP|NP2|out[7]~4_combout\ & (\CP|NP2|Add3~9_sumout\)) ) ) # ( \CP|NP2|out[7]~5_combout\ & ( 
-- (((\CP|NP2|Add1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010111110101000011110000111100110101110001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add3~9_sumout\,
	datab => \CP|NP2|ALT_INV_out\(2),
	datac => \CP|NP2|ALT_INV_Add1~9_sumout\,
	datad => \CP|NP2|ALT_INV_out\(4),
	datae => \CP|NP2|ALT_INV_out[7]~5_combout\,
	dataf => \CP|NP2|ALT_INV_out\(3),
	datag => \CP|NP2|ALT_INV_out[7]~4_combout\,
	combout => \CP|NP2|out~41_combout\);

-- Location: LABCELL_X50_Y4_N9
\CP|NP2|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~29_sumout\ = SUM(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add2~18\ ))
-- \CP|NP2|Add2~30\ = CARRY(( \CP|NP2|out\(3) ) + ( GND ) + ( \CP|NP2|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(3),
	cin => \CP|NP2|Add2~18\,
	sumout => \CP|NP2|Add2~29_sumout\,
	cout => \CP|NP2|Add2~30\);

-- Location: LABCELL_X50_Y4_N12
\CP|NP2|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~9_sumout\ = SUM(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add2~30\ ))
-- \CP|NP2|Add2~10\ = CARRY(( \CP|NP2|out\(4) ) + ( GND ) + ( \CP|NP2|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(4),
	cin => \CP|NP2|Add2~30\,
	sumout => \CP|NP2|Add2~9_sumout\,
	cout => \CP|NP2|Add2~10\);

-- Location: LABCELL_X50_Y4_N48
\CP|NP2|out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~16_combout\ = ( \CP|NP2|out~41_combout\ & ( \CP|NP2|Add2~9_sumout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~7_combout\ & ((\CP|NP2|out[7]~6_combout\) # (\CP|NP2|out~15_combout\))) # (\CP|NP2|out[7]~7_combout\ & 
-- ((!\CP|NP2|out[7]~6_combout\)))) ) ) ) # ( !\CP|NP2|out~41_combout\ & ( \CP|NP2|Add2~9_sumout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~7_combout\ & ((\CP|NP2|out[7]~6_combout\) # (\CP|NP2|out~15_combout\)))) ) ) ) # ( \CP|NP2|out~41_combout\ & ( 
-- !\CP|NP2|Add2~9_sumout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~6_combout\ & ((\CP|NP2|out~15_combout\) # (\CP|NP2|out[7]~7_combout\)))) ) ) ) # ( !\CP|NP2|out~41_combout\ & ( !\CP|NP2|Add2~9_sumout\ & ( (!\KEY[0]~input_o\) # 
-- ((!\CP|NP2|out[7]~7_combout\ & (\CP|NP2|out~15_combout\ & !\CP|NP2|out[7]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111011001100110111111100110011001110111011101101111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~7_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|NP2|ALT_INV_out~15_combout\,
	datad => \CP|NP2|ALT_INV_out[7]~6_combout\,
	datae => \CP|NP2|ALT_INV_out~41_combout\,
	dataf => \CP|NP2|ALT_INV_Add2~9_sumout\,
	combout => \CP|NP2|out~16_combout\);

-- Location: LABCELL_X46_Y6_N36
\CP|NP2|out[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~11_combout\ = ( \KEY[0]~input_o\ & ( (\CP|NPenable2~combout\ & (\CP|RC|mimic60HzClock~q\ & !\CP|NP2|out~1_combout\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_NPenable2~combout\,
	datac => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datad => \CP|NP2|ALT_INV_out~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP2|out[7]~11_combout\);

-- Location: FF_X47_Y6_N44
\CP|NP2|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|out~16_combout\,
	sload => VCC,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(4));

-- Location: MLABCELL_X52_Y4_N27
\CP|NP2|Add5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add5~3_combout\ = ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(5) ) ) # ( !\CP|NP2|out\(3) & ( !\CP|NP2|out\(5) $ (((!\CP|NP2|out\(2) & !\CP|NP2|out\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000010111111010000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datac => \CP|NP2|ALT_INV_out\(4),
	datad => \CP|NP2|ALT_INV_out\(5),
	dataf => \CP|NP2|ALT_INV_out\(3),
	combout => \CP|NP2|Add5~3_combout\);

-- Location: LABCELL_X53_Y4_N15
\CP|NP2|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add8~10\ ))
-- \CP|NP2|Add8~14\ = CARRY(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add8~10\,
	sumout => \CP|NP2|Add8~13_sumout\,
	cout => \CP|NP2|Add8~14\);

-- Location: MLABCELL_X52_Y6_N45
\CP|NP2|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add7~10\ ))
-- \CP|NP2|Add7~14\ = CARRY(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add7~10\,
	sumout => \CP|NP2|Add7~13_sumout\,
	cout => \CP|NP2|Add7~14\);

-- Location: LABCELL_X53_Y4_N42
\CP|NP2|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add6~10\ ))
-- \CP|NP2|Add6~14\ = CARRY(( \CP|NP2|out\(5) ) + ( VCC ) + ( \CP|NP2|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add6~10\,
	sumout => \CP|NP2|Add6~13_sumout\,
	cout => \CP|NP2|Add6~14\);

-- Location: LABCELL_X53_Y4_N24
\CP|NP2|out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~17_combout\ = ( \CP|NP2|Add7~13_sumout\ & ( \CP|NP2|Add6~13_sumout\ & ( ((!\CP|NP2|out[7]~4_combout\ & (!\CP|NP2|Add5~3_combout\)) # (\CP|NP2|out[7]~4_combout\ & ((\CP|NP2|Add8~13_sumout\)))) # (\CP|NP2|out[7]~5_combout\) ) ) ) # ( 
-- !\CP|NP2|Add7~13_sumout\ & ( \CP|NP2|Add6~13_sumout\ & ( (!\CP|NP2|out[7]~4_combout\ & (!\CP|NP2|Add5~3_combout\ & (!\CP|NP2|out[7]~5_combout\))) # (\CP|NP2|out[7]~4_combout\ & (((\CP|NP2|Add8~13_sumout\) # (\CP|NP2|out[7]~5_combout\)))) ) ) ) # ( 
-- \CP|NP2|Add7~13_sumout\ & ( !\CP|NP2|Add6~13_sumout\ & ( (!\CP|NP2|out[7]~4_combout\ & ((!\CP|NP2|Add5~3_combout\) # ((\CP|NP2|out[7]~5_combout\)))) # (\CP|NP2|out[7]~4_combout\ & (((!\CP|NP2|out[7]~5_combout\ & \CP|NP2|Add8~13_sumout\)))) ) ) ) # ( 
-- !\CP|NP2|Add7~13_sumout\ & ( !\CP|NP2|Add6~13_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|out[7]~4_combout\ & (!\CP|NP2|Add5~3_combout\)) # (\CP|NP2|out[7]~4_combout\ & ((\CP|NP2|Add8~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010110000100011001011110010000011101100111000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add5~3_combout\,
	datab => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datac => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datad => \CP|NP2|ALT_INV_Add8~13_sumout\,
	datae => \CP|NP2|ALT_INV_Add7~13_sumout\,
	dataf => \CP|NP2|ALT_INV_Add6~13_sumout\,
	combout => \CP|NP2|out~17_combout\);

-- Location: LABCELL_X50_Y4_N15
\CP|NP2|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add2~10\ ))
-- \CP|NP2|Add2~14\ = CARRY(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add2~10\,
	sumout => \CP|NP2|Add2~13_sumout\,
	cout => \CP|NP2|Add2~14\);

-- Location: LABCELL_X51_Y4_N45
\CP|NP2|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add3~10\ ))
-- \CP|NP2|Add3~14\ = CARRY(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add3~10\,
	sumout => \CP|NP2|Add3~13_sumout\,
	cout => \CP|NP2|Add3~14\);

-- Location: LABCELL_X50_Y4_N30
\CP|NP2|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add0~2_combout\ = ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(5) $ (((!\CP|NP2|out\(2)) # (!\CP|NP2|out\(4)))) ) ) # ( !\CP|NP2|out\(3) & ( \CP|NP2|out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datac => \CP|NP2|ALT_INV_out\(5),
	datad => \CP|NP2|ALT_INV_out\(4),
	dataf => \CP|NP2|ALT_INV_out\(3),
	combout => \CP|NP2|Add0~2_combout\);

-- Location: LABCELL_X51_Y4_N12
\CP|NP2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~13_sumout\ = SUM(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add1~10\ ))
-- \CP|NP2|Add1~14\ = CARRY(( \CP|NP2|out\(5) ) + ( GND ) + ( \CP|NP2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(5),
	cin => \CP|NP2|Add1~10\,
	sumout => \CP|NP2|Add1~13_sumout\,
	cout => \CP|NP2|Add1~14\);

-- Location: LABCELL_X50_Y4_N42
\CP|NP2|out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~18_combout\ = ( \CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add1~13_sumout\ & ( (\CP|NP2|out[7]~5_combout\) # (\CP|NP2|Add3~13_sumout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add1~13_sumout\ & ( (\CP|NP2|out[7]~5_combout\) # 
-- (\CP|NP2|Add0~2_combout\) ) ) ) # ( \CP|NP2|out[7]~4_combout\ & ( !\CP|NP2|Add1~13_sumout\ & ( (\CP|NP2|Add3~13_sumout\ & !\CP|NP2|out[7]~5_combout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( !\CP|NP2|Add1~13_sumout\ & ( (\CP|NP2|Add0~2_combout\ & 
-- !\CP|NP2|out[7]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101000000111111001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add3~13_sumout\,
	datab => \CP|NP2|ALT_INV_Add0~2_combout\,
	datac => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~4_combout\,
	dataf => \CP|NP2|ALT_INV_Add1~13_sumout\,
	combout => \CP|NP2|out~18_combout\);

-- Location: LABCELL_X50_Y4_N36
\CP|NP2|out~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~19_combout\ = ( \CP|NP2|out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( (\CP|NP2|Add2~13_sumout\ & !\CP|NP2|out[7]~7_combout\) ) ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( (!\CP|NP2|out[7]~7_combout\ & (\CP|NP2|out~17_combout\)) # 
-- (\CP|NP2|out[7]~7_combout\ & ((\CP|NP2|out~18_combout\))) ) ) ) # ( \CP|NP2|out[7]~6_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010000010111110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out~17_combout\,
	datab => \CP|NP2|ALT_INV_Add2~13_sumout\,
	datac => \CP|NP2|ALT_INV_out[7]~7_combout\,
	datad => \CP|NP2|ALT_INV_out~18_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP2|out~19_combout\);

-- Location: MLABCELL_X47_Y4_N12
\CP|NP2|out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[5]~feeder_combout\ = \CP|NP2|out~19_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out~19_combout\,
	combout => \CP|NP2|out[5]~feeder_combout\);

-- Location: FF_X47_Y4_N14
\CP|NP2|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out[5]~feeder_combout\,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(5));

-- Location: LABCELL_X50_Y4_N18
\CP|NP2|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add2~14\ ))
-- \CP|NP2|Add2~6\ = CARRY(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add2~14\,
	sumout => \CP|NP2|Add2~5_sumout\,
	cout => \CP|NP2|Add2~6\);

-- Location: MLABCELL_X52_Y4_N24
\CP|NP2|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add5~1_combout\ = ( \CP|NP2|out\(6) & ( (!\CP|NP2|out\(2) & (!\CP|NP2|out\(4) & (!\CP|NP2|out\(3) & !\CP|NP2|out\(5)))) ) ) # ( !\CP|NP2|out\(6) & ( (((\CP|NP2|out\(5)) # (\CP|NP2|out\(3))) # (\CP|NP2|out\(4))) # (\CP|NP2|out\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111110000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(4),
	datac => \CP|NP2|ALT_INV_out\(3),
	datad => \CP|NP2|ALT_INV_out\(5),
	dataf => \CP|NP2|ALT_INV_out\(6),
	combout => \CP|NP2|Add5~1_combout\);

-- Location: MLABCELL_X52_Y6_N48
\CP|NP2|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add7~14\ ))
-- \CP|NP2|Add7~6\ = CARRY(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add7~14\,
	sumout => \CP|NP2|Add7~5_sumout\,
	cout => \CP|NP2|Add7~6\);

-- Location: LABCELL_X53_Y4_N45
\CP|NP2|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add6~14\ ))
-- \CP|NP2|Add6~6\ = CARRY(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add6~14\,
	sumout => \CP|NP2|Add6~5_sumout\,
	cout => \CP|NP2|Add6~6\);

-- Location: LABCELL_X53_Y4_N18
\CP|NP2|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add8~14\ ))
-- \CP|NP2|Add8~6\ = CARRY(( \CP|NP2|out\(6) ) + ( VCC ) + ( \CP|NP2|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add8~14\,
	sumout => \CP|NP2|Add8~5_sumout\,
	cout => \CP|NP2|Add8~6\);

-- Location: MLABCELL_X52_Y4_N6
\CP|NP2|out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~12_combout\ = ( \CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add8~5_sumout\ & ( (!\CP|NP2|out[7]~5_combout\) # (\CP|NP2|Add6~5_sumout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add8~5_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & 
-- (!\CP|NP2|Add5~1_combout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add7~5_sumout\))) ) ) ) # ( \CP|NP2|out[7]~4_combout\ & ( !\CP|NP2|Add8~5_sumout\ & ( (\CP|NP2|Add6~5_sumout\ & \CP|NP2|out[7]~5_combout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( 
-- !\CP|NP2|Add8~5_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & (!\CP|NP2|Add5~1_combout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add7~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011000000000000111110101010001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add5~1_combout\,
	datab => \CP|NP2|ALT_INV_Add7~5_sumout\,
	datac => \CP|NP2|ALT_INV_Add6~5_sumout\,
	datad => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~4_combout\,
	dataf => \CP|NP2|ALT_INV_Add8~5_sumout\,
	combout => \CP|NP2|out~12_combout\);

-- Location: LABCELL_X51_Y4_N48
\CP|NP2|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add3~14\ ))
-- \CP|NP2|Add3~6\ = CARRY(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add3~14\,
	sumout => \CP|NP2|Add3~5_sumout\,
	cout => \CP|NP2|Add3~6\);

-- Location: LABCELL_X51_Y4_N15
\CP|NP2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~5_sumout\ = SUM(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add1~14\ ))
-- \CP|NP2|Add1~6\ = CARRY(( \CP|NP2|out\(6) ) + ( GND ) + ( \CP|NP2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(6),
	cin => \CP|NP2|Add1~14\,
	sumout => \CP|NP2|Add1~5_sumout\,
	cout => \CP|NP2|Add1~6\);

-- Location: MLABCELL_X52_Y4_N39
\CP|NP2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add0~1_combout\ = ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(6) $ (((!\CP|NP2|out\(2)) # ((!\CP|NP2|out\(4)) # (!\CP|NP2|out\(5))))) ) ) # ( !\CP|NP2|out\(3) & ( \CP|NP2|out\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001101100011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(4),
	datad => \CP|NP2|ALT_INV_out\(5),
	dataf => \CP|NP2|ALT_INV_out\(3),
	combout => \CP|NP2|Add0~1_combout\);

-- Location: MLABCELL_X52_Y4_N48
\CP|NP2|out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~13_combout\ = ( \CP|NP2|out[7]~5_combout\ & ( \CP|NP2|Add0~1_combout\ & ( \CP|NP2|Add1~5_sumout\ ) ) ) # ( !\CP|NP2|out[7]~5_combout\ & ( \CP|NP2|Add0~1_combout\ & ( (!\CP|NP2|out[7]~4_combout\) # (\CP|NP2|Add3~5_sumout\) ) ) ) # ( 
-- \CP|NP2|out[7]~5_combout\ & ( !\CP|NP2|Add0~1_combout\ & ( \CP|NP2|Add1~5_sumout\ ) ) ) # ( !\CP|NP2|out[7]~5_combout\ & ( !\CP|NP2|Add0~1_combout\ & ( (\CP|NP2|Add3~5_sumout\ & \CP|NP2|out[7]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000001111111111110011111100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_Add3~5_sumout\,
	datac => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datad => \CP|NP2|ALT_INV_Add1~5_sumout\,
	datae => \CP|NP2|ALT_INV_out[7]~5_combout\,
	dataf => \CP|NP2|ALT_INV_Add0~1_combout\,
	combout => \CP|NP2|out~13_combout\);

-- Location: MLABCELL_X47_Y4_N54
\CP|NP2|out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~14_combout\ = ( \CP|NP2|out~12_combout\ & ( \CP|NP2|out~13_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~6_combout\) # ((\CP|NP2|Add2~5_sumout\ & !\CP|NP2|out[7]~7_combout\))) ) ) ) # ( !\CP|NP2|out~12_combout\ & ( 
-- \CP|NP2|out~13_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~7_combout\ & (\CP|NP2|Add2~5_sumout\ & \CP|NP2|out[7]~6_combout\)) # (\CP|NP2|out[7]~7_combout\ & ((!\CP|NP2|out[7]~6_combout\)))) ) ) ) # ( \CP|NP2|out~12_combout\ & ( 
-- !\CP|NP2|out~13_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~7_combout\ & ((!\CP|NP2|out[7]~6_combout\) # (\CP|NP2|Add2~5_sumout\)))) ) ) ) # ( !\CP|NP2|out~12_combout\ & ( !\CP|NP2|out~13_combout\ & ( (!\KEY[0]~input_o\) # 
-- ((\CP|NP2|Add2~5_sumout\ & (!\CP|NP2|out[7]~7_combout\ & \CP|NP2|out[7]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111010111110101011101010101111101110101111111110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|NP2|ALT_INV_Add2~5_sumout\,
	datac => \CP|NP2|ALT_INV_out[7]~7_combout\,
	datad => \CP|NP2|ALT_INV_out[7]~6_combout\,
	datae => \CP|NP2|ALT_INV_out~12_combout\,
	dataf => \CP|NP2|ALT_INV_out~13_combout\,
	combout => \CP|NP2|out~14_combout\);

-- Location: FF_X47_Y4_N56
\CP|NP2|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out~14_combout\,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(6));

-- Location: LABCELL_X50_Y6_N36
\CP|NP2|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|LessThan9~1_combout\ = ( \CP|NP2|out\(1) & ( \CP|NP2|out\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(0),
	dataf => \CP|NP2|ALT_INV_out\(1),
	combout => \CP|NP2|LessThan9~1_combout\);

-- Location: LABCELL_X51_Y6_N3
\CP|NP2|LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|LessThan9~2_combout\ = ( \CP|NP2|LessThan9~1_combout\ & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & (((\CP|NP2|out\(3) & \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( !\CP|NP2|LessThan9~1_combout\ & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & 
-- (((\CP|NP2|out\(3) & \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( \CP|NP2|LessThan9~1_combout\ & ( !\CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & (((\CP|NP2|out\(3) & \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( !\CP|NP2|LessThan9~1_combout\ & ( 
-- !\CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & \CP|NP2|out\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000010011001100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(3),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(4),
	datad => \CP|NP2|ALT_INV_out\(5),
	datae => \CP|NP2|ALT_INV_LessThan9~1_combout\,
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|LessThan9~2_combout\);

-- Location: MLABCELL_X52_Y6_N54
\CP|NP2|POSIN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|POSIN~0_combout\ = ( \CP|NP2|POSIN~q\ & ( \CP|NP2|out\(7) & ( ((!\CP|NP2|always1~0_combout\) # (\CP|NP2|out~0_combout\)) # (\CP|NP2|p|out~q\) ) ) ) # ( !\CP|NP2|POSIN~q\ & ( \CP|NP2|out\(7) & ( (\CP|NP2|always1~0_combout\ & 
-- ((\CP|NP2|out~0_combout\) # (\CP|NP2|p|out~q\))) ) ) ) # ( \CP|NP2|POSIN~q\ & ( !\CP|NP2|out\(7) & ( (!\CP|NP2|always1~0_combout\) # (((\CP|NP2|p|out~q\ & \CP|NP2|LessThan9~2_combout\)) # (\CP|NP2|out~0_combout\)) ) ) ) # ( !\CP|NP2|POSIN~q\ & ( 
-- !\CP|NP2|out\(7) & ( (\CP|NP2|always1~0_combout\ & (((\CP|NP2|p|out~q\ & \CP|NP2|LessThan9~2_combout\)) # (\CP|NP2|out~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010011110011111101111100010011000100111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|p|ALT_INV_out~q\,
	datab => \CP|NP2|ALT_INV_always1~0_combout\,
	datac => \CP|NP2|ALT_INV_out~0_combout\,
	datad => \CP|NP2|ALT_INV_LessThan9~2_combout\,
	datae => \CP|NP2|ALT_INV_POSIN~q\,
	dataf => \CP|NP2|ALT_INV_out\(7),
	combout => \CP|NP2|POSIN~0_combout\);

-- Location: FF_X52_Y6_N55
\CP|NP2|POSIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|POSIN~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|POSIN~q\);

-- Location: FF_X50_Y6_N23
\CP|NP2|p|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|POSIN~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|p|out~q\);

-- Location: MLABCELL_X52_Y4_N0
\CP|NP2|out[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~7_combout\ = ( \CP|NP2|out[7]~5_combout\ & ( (!\CP|NP2|p|out~q\ & \CP|NP2|out[7]~4_combout\) ) ) # ( !\CP|NP2|out[7]~5_combout\ & ( !\CP|NP2|p|out~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000011000000110011001100110011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|p|ALT_INV_out~q\,
	datac => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~5_combout\,
	combout => \CP|NP2|out[7]~7_combout\);

-- Location: LABCELL_X53_Y4_N54
\CP|NP2|out~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~20_combout\ = ( \CP|NP2|Add7~17_sumout\ & ( \CP|NP2|out[7]~4_combout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add8~17_sumout\))) # (\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add6~17_sumout\)) ) ) ) # ( !\CP|NP2|Add7~17_sumout\ & ( 
-- \CP|NP2|out[7]~4_combout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add8~17_sumout\))) # (\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add6~17_sumout\)) ) ) ) # ( \CP|NP2|Add7~17_sumout\ & ( !\CP|NP2|out[7]~4_combout\ & ( (!\CP|NP2|out\(2)) # 
-- (\CP|NP2|out[7]~5_combout\) ) ) ) # ( !\CP|NP2|Add7~17_sumout\ & ( !\CP|NP2|out[7]~4_combout\ & ( (!\CP|NP2|out\(2) & !\CP|NP2|out[7]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011111100111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add6~17_sumout\,
	datab => \CP|NP2|ALT_INV_out\(2),
	datac => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datad => \CP|NP2|ALT_INV_Add8~17_sumout\,
	datae => \CP|NP2|ALT_INV_Add7~17_sumout\,
	dataf => \CP|NP2|ALT_INV_out[7]~4_combout\,
	combout => \CP|NP2|out~20_combout\);

-- Location: LABCELL_X50_Y4_N33
\CP|NP2|out~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~21_combout\ = ( \CP|NP2|out[7]~5_combout\ & ( \CP|NP2|Add1~17_sumout\ ) ) # ( !\CP|NP2|out[7]~5_combout\ & ( (!\CP|NP2|out[7]~4_combout\ & (!\CP|NP2|out\(2))) # (\CP|NP2|out[7]~4_combout\ & ((\CP|NP2|Add3~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001111101010100000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_Add1~17_sumout\,
	datac => \CP|NP2|ALT_INV_Add3~17_sumout\,
	datad => \CP|NP2|ALT_INV_out[7]~4_combout\,
	dataf => \CP|NP2|ALT_INV_out[7]~5_combout\,
	combout => \CP|NP2|out~21_combout\);

-- Location: LABCELL_X50_Y4_N6
\CP|NP2|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~17_sumout\ = SUM(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add2~26\ ))
-- \CP|NP2|Add2~18\ = CARRY(( \CP|NP2|out\(2) ) + ( GND ) + ( \CP|NP2|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(2),
	cin => \CP|NP2|Add2~26\,
	sumout => \CP|NP2|Add2~17_sumout\,
	cout => \CP|NP2|Add2~18\);

-- Location: LABCELL_X50_Y4_N27
\CP|NP2|out~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~22_combout\ = ( \CP|NP2|out[7]~6_combout\ & ( \CP|NP2|Add2~17_sumout\ & ( (!\CP|NP2|out[7]~7_combout\ & \KEY[0]~input_o\) ) ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( \CP|NP2|Add2~17_sumout\ & ( (\KEY[0]~input_o\ & ((!\CP|NP2|out[7]~7_combout\ & 
-- (\CP|NP2|out~20_combout\)) # (\CP|NP2|out[7]~7_combout\ & ((\CP|NP2|out~21_combout\))))) ) ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( !\CP|NP2|Add2~17_sumout\ & ( (\KEY[0]~input_o\ & ((!\CP|NP2|out[7]~7_combout\ & (\CP|NP2|out~20_combout\)) # 
-- (\CP|NP2|out[7]~7_combout\ & ((\CP|NP2|out~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000000000000000000010000100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~7_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|NP2|ALT_INV_out~20_combout\,
	datad => \CP|NP2|ALT_INV_out~21_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~6_combout\,
	dataf => \CP|NP2|ALT_INV_Add2~17_sumout\,
	combout => \CP|NP2|out~22_combout\);

-- Location: FF_X47_Y6_N14
\CP|NP2|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|out~22_combout\,
	sload => VCC,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(2));

-- Location: LABCELL_X51_Y5_N54
\CP|NP2|Add5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add5~4_combout\ = ( \CP|NP2|out\(2) & ( !\CP|NP2|out\(3) ) ) # ( !\CP|NP2|out\(2) & ( \CP|NP2|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|Add5~4_combout\);

-- Location: LABCELL_X51_Y5_N0
\CP|NP2|out~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~36_combout\ = ( \CP|NP2|Add5~4_combout\ & ( \CP|NP2|Add7~29_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & (\CP|NP2|out[7]~4_combout\ & (\CP|NP2|Add8~29_sumout\))) # (\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|out[7]~4_combout\) # 
-- ((\CP|NP2|Add6~25_sumout\)))) ) ) ) # ( !\CP|NP2|Add5~4_combout\ & ( \CP|NP2|Add7~29_sumout\ & ( (!\CP|NP2|out[7]~4_combout\) # ((!\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add8~29_sumout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add6~25_sumout\)))) ) ) ) # 
-- ( \CP|NP2|Add5~4_combout\ & ( !\CP|NP2|Add7~29_sumout\ & ( (\CP|NP2|out[7]~4_combout\ & ((!\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add8~29_sumout\)) # (\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add6~25_sumout\))))) ) ) ) # ( !\CP|NP2|Add5~4_combout\ & ( 
-- !\CP|NP2|Add7~29_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|out[7]~4_combout\) # ((\CP|NP2|Add8~29_sumout\)))) # (\CP|NP2|out[7]~5_combout\ & (\CP|NP2|out[7]~4_combout\ & ((\CP|NP2|Add6~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011000000100001001111001110110111110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datab => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datac => \CP|NP2|ALT_INV_Add8~29_sumout\,
	datad => \CP|NP2|ALT_INV_Add6~25_sumout\,
	datae => \CP|NP2|ALT_INV_Add5~4_combout\,
	dataf => \CP|NP2|ALT_INV_Add7~29_sumout\,
	combout => \CP|NP2|out~36_combout\);

-- Location: LABCELL_X50_Y4_N57
\CP|NP2|out~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~37_combout\ = ( \CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add3~29_sumout\ & ( (!\CP|NP2|out[7]~5_combout\) # (\CP|NP2|Add1~25_sumout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( \CP|NP2|Add3~29_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & 
-- ((\CP|NP2|Add5~4_combout\))) # (\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add1~25_sumout\)) ) ) ) # ( \CP|NP2|out[7]~4_combout\ & ( !\CP|NP2|Add3~29_sumout\ & ( (\CP|NP2|Add1~25_sumout\ & \CP|NP2|out[7]~5_combout\) ) ) ) # ( !\CP|NP2|out[7]~4_combout\ & ( 
-- !\CP|NP2|Add3~29_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((\CP|NP2|Add5~4_combout\))) # (\CP|NP2|out[7]~5_combout\ & (\CP|NP2|Add1~25_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000000000101010100110011010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add1~25_sumout\,
	datab => \CP|NP2|ALT_INV_Add5~4_combout\,
	datad => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~4_combout\,
	dataf => \CP|NP2|ALT_INV_Add3~29_sumout\,
	combout => \CP|NP2|out~37_combout\);

-- Location: MLABCELL_X47_Y4_N18
\CP|NP2|out~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~38_combout\ = ( \CP|NP2|out[7]~6_combout\ & ( \CP|NP2|out~37_combout\ & ( (\KEY[0]~input_o\ & (\CP|NP2|Add2~29_sumout\ & !\CP|NP2|out[7]~7_combout\)) ) ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( \CP|NP2|out~37_combout\ & ( (\KEY[0]~input_o\ & 
-- ((\CP|NP2|out~36_combout\) # (\CP|NP2|out[7]~7_combout\))) ) ) ) # ( \CP|NP2|out[7]~6_combout\ & ( !\CP|NP2|out~37_combout\ & ( (\KEY[0]~input_o\ & (\CP|NP2|Add2~29_sumout\ & !\CP|NP2|out[7]~7_combout\)) ) ) ) # ( !\CP|NP2|out[7]~6_combout\ & ( 
-- !\CP|NP2|out~37_combout\ & ( (\KEY[0]~input_o\ & (!\CP|NP2|out[7]~7_combout\ & \CP|NP2|out~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000100000001000000000101010101010001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|NP2|ALT_INV_Add2~29_sumout\,
	datac => \CP|NP2|ALT_INV_out[7]~7_combout\,
	datad => \CP|NP2|ALT_INV_out~36_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~6_combout\,
	dataf => \CP|NP2|ALT_INV_out~37_combout\,
	combout => \CP|NP2|out~38_combout\);

-- Location: FF_X47_Y4_N20
\CP|NP2|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out~38_combout\,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(3));

-- Location: LABCELL_X51_Y6_N0
\CP|NP2|out[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~3_combout\ = ( \CP|NP2|out\(1) & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & (((\CP|NP2|out\(3) & \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( !\CP|NP2|out\(1) & ( \CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & (((\CP|NP2|out\(3) & 
-- \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( \CP|NP2|out\(1) & ( !\CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & (((\CP|NP2|out\(3) & \CP|NP2|out\(4))) # (\CP|NP2|out\(5)))) ) ) ) # ( !\CP|NP2|out\(1) & ( !\CP|NP2|out\(2) & ( (\CP|NP2|out\(6) & 
-- \CP|NP2|out\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110001001100000011000100110000001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(3),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(5),
	datad => \CP|NP2|ALT_INV_out\(4),
	datae => \CP|NP2|ALT_INV_out\(1),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|out[7]~3_combout\);

-- Location: LABCELL_X50_Y6_N54
\CP|NP2|out[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~4_combout\ = ( !\CP|NP2|always1~2_combout\ & ( (!\CP|NP2|out[7]~3_combout\) # (((\CP|NP2|out\(6) & \CP|NP2|out~2_combout\)) # (\CP|NP2|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101111111111101010111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~3_combout\,
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out~2_combout\,
	datad => \CP|NP2|ALT_INV_out\(7),
	dataf => \CP|NP2|ALT_INV_always1~2_combout\,
	combout => \CP|NP2|out[7]~4_combout\);

-- Location: MLABCELL_X52_Y4_N33
\CP|NP2|out[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[7]~6_combout\ = ( \CP|NP2|out[7]~5_combout\ & ( !\CP|NP2|p|out~q\ & ( !\CP|NP2|out[7]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~5_combout\,
	dataf => \CP|NP2|p|ALT_INV_out~q\,
	combout => \CP|NP2|out[7]~6_combout\);

-- Location: LABCELL_X50_Y4_N21
\CP|NP2|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add2~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( GND ) + ( \CP|NP2|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add2~6\,
	sumout => \CP|NP2|Add2~1_sumout\);

-- Location: LABCELL_X51_Y4_N51
\CP|NP2|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add3~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( GND ) + ( \CP|NP2|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add3~6\,
	sumout => \CP|NP2|Add3~1_sumout\);

-- Location: LABCELL_X51_Y4_N18
\CP|NP2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add1~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( GND ) + ( \CP|NP2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add1~6\,
	sumout => \CP|NP2|Add1~1_sumout\);

-- Location: MLABCELL_X52_Y4_N36
\CP|NP2|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add0~0_combout\ = ( \CP|NP2|out\(3) & ( (\CP|NP2|out\(2) & (\CP|NP2|out\(6) & (\CP|NP2|out\(5) & \CP|NP2|out\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(2),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(5),
	datad => \CP|NP2|ALT_INV_out\(4),
	dataf => \CP|NP2|ALT_INV_out\(3),
	combout => \CP|NP2|Add0~0_combout\);

-- Location: MLABCELL_X52_Y4_N42
\CP|NP2|out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~9_combout\ = ( \CP|NP2|Add0~0_combout\ & ( \CP|NP2|out\(7) & ( (!\CP|NP2|out[7]~5_combout\ & (\CP|NP2|out[7]~4_combout\ & (\CP|NP2|Add3~1_sumout\))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|Add1~1_sumout\)))) ) ) ) # ( 
-- !\CP|NP2|Add0~0_combout\ & ( \CP|NP2|out\(7) & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|out[7]~4_combout\) # ((\CP|NP2|Add3~1_sumout\)))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|Add1~1_sumout\)))) ) ) ) # ( \CP|NP2|Add0~0_combout\ & ( !\CP|NP2|out\(7) 
-- & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|out[7]~4_combout\) # ((\CP|NP2|Add3~1_sumout\)))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|Add1~1_sumout\)))) ) ) ) # ( !\CP|NP2|Add0~0_combout\ & ( !\CP|NP2|out\(7) & ( (!\CP|NP2|out[7]~5_combout\ & 
-- (\CP|NP2|out[7]~4_combout\ & (\CP|NP2|Add3~1_sumout\))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111100011001011111110001100101111110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datab => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datac => \CP|NP2|ALT_INV_Add3~1_sumout\,
	datad => \CP|NP2|ALT_INV_Add1~1_sumout\,
	datae => \CP|NP2|ALT_INV_Add0~0_combout\,
	dataf => \CP|NP2|ALT_INV_out\(7),
	combout => \CP|NP2|out~9_combout\);

-- Location: LABCELL_X51_Y5_N48
\CP|NP2|Add5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add5~0_combout\ = ( \CP|NP2|out\(3) & ( \CP|NP2|out\(2) & ( !\CP|NP2|out\(7) ) ) ) # ( !\CP|NP2|out\(3) & ( \CP|NP2|out\(2) & ( !\CP|NP2|out\(7) ) ) ) # ( \CP|NP2|out\(3) & ( !\CP|NP2|out\(2) & ( !\CP|NP2|out\(7) ) ) ) # ( !\CP|NP2|out\(3) & ( 
-- !\CP|NP2|out\(2) & ( !\CP|NP2|out\(7) $ (((!\CP|NP2|out\(4) & (!\CP|NP2|out\(5) & !\CP|NP2|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(4),
	datab => \CP|NP2|ALT_INV_out\(5),
	datac => \CP|NP2|ALT_INV_out\(6),
	datad => \CP|NP2|ALT_INV_out\(7),
	datae => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|NP2|ALT_INV_out\(2),
	combout => \CP|NP2|Add5~0_combout\);

-- Location: LABCELL_X53_Y4_N48
\CP|NP2|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add6~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( VCC ) + ( \CP|NP2|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add6~6\,
	sumout => \CP|NP2|Add6~1_sumout\);

-- Location: LABCELL_X53_Y4_N21
\CP|NP2|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add8~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( VCC ) + ( \CP|NP2|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add8~6\,
	sumout => \CP|NP2|Add8~1_sumout\);

-- Location: MLABCELL_X52_Y6_N51
\CP|NP2|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add7~1_sumout\ = SUM(( \CP|NP2|out\(7) ) + ( VCC ) + ( \CP|NP2|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	cin => \CP|NP2|Add7~6\,
	sumout => \CP|NP2|Add7~1_sumout\);

-- Location: MLABCELL_X52_Y4_N18
\CP|NP2|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~8_combout\ = ( \CP|NP2|Add8~1_sumout\ & ( \CP|NP2|Add7~1_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|Add5~0_combout\) # ((\CP|NP2|out[7]~4_combout\)))) # (\CP|NP2|out[7]~5_combout\ & (((!\CP|NP2|out[7]~4_combout\) # 
-- (\CP|NP2|Add6~1_sumout\)))) ) ) ) # ( !\CP|NP2|Add8~1_sumout\ & ( \CP|NP2|Add7~1_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & (!\CP|NP2|Add5~0_combout\ & (!\CP|NP2|out[7]~4_combout\))) # (\CP|NP2|out[7]~5_combout\ & (((!\CP|NP2|out[7]~4_combout\) # 
-- (\CP|NP2|Add6~1_sumout\)))) ) ) ) # ( \CP|NP2|Add8~1_sumout\ & ( !\CP|NP2|Add7~1_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & ((!\CP|NP2|Add5~0_combout\) # ((\CP|NP2|out[7]~4_combout\)))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|out[7]~4_combout\ & 
-- \CP|NP2|Add6~1_sumout\)))) ) ) ) # ( !\CP|NP2|Add8~1_sumout\ & ( !\CP|NP2|Add7~1_sumout\ & ( (!\CP|NP2|out[7]~5_combout\ & (!\CP|NP2|Add5~0_combout\ & (!\CP|NP2|out[7]~4_combout\))) # (\CP|NP2|out[7]~5_combout\ & (((\CP|NP2|out[7]~4_combout\ & 
-- \CP|NP2|Add6~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000011100011001000111110110000101100111011110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_Add5~0_combout\,
	datab => \CP|NP2|ALT_INV_out[7]~5_combout\,
	datac => \CP|NP2|ALT_INV_out[7]~4_combout\,
	datad => \CP|NP2|ALT_INV_Add6~1_sumout\,
	datae => \CP|NP2|ALT_INV_Add8~1_sumout\,
	dataf => \CP|NP2|ALT_INV_Add7~1_sumout\,
	combout => \CP|NP2|out~8_combout\);

-- Location: MLABCELL_X47_Y4_N27
\CP|NP2|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~10_combout\ = ( \CP|NP2|out[7]~7_combout\ & ( \CP|NP2|out~8_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~6_combout\ & \CP|NP2|out~9_combout\)) ) ) ) # ( !\CP|NP2|out[7]~7_combout\ & ( \CP|NP2|out~8_combout\ & ( (!\KEY[0]~input_o\) # 
-- ((!\CP|NP2|out[7]~6_combout\) # (\CP|NP2|Add2~1_sumout\)) ) ) ) # ( \CP|NP2|out[7]~7_combout\ & ( !\CP|NP2|out~8_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP2|out[7]~6_combout\ & \CP|NP2|out~9_combout\)) ) ) ) # ( !\CP|NP2|out[7]~7_combout\ & ( 
-- !\CP|NP2|out~8_combout\ & ( (!\KEY[0]~input_o\) # ((\CP|NP2|out[7]~6_combout\ & \CP|NP2|Add2~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010101110111011101111111011111010101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|NP2|ALT_INV_out[7]~6_combout\,
	datac => \CP|NP2|ALT_INV_Add2~1_sumout\,
	datad => \CP|NP2|ALT_INV_out~9_combout\,
	datae => \CP|NP2|ALT_INV_out[7]~7_combout\,
	dataf => \CP|NP2|ALT_INV_out~8_combout\,
	combout => \CP|NP2|out~10_combout\);

-- Location: FF_X47_Y4_N29
\CP|NP2|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out~10_combout\,
	ena => \CP|NP2|out[7]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(7));

-- Location: LABCELL_X50_Y6_N51
\CP|NP2|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~0_combout\ = ( \CP|NP2|out\(4) & ( (\CP|NP2|out\(7) & (\CP|NP2|out\(6) & (\CP|NP2|out\(5) & !\CP|NP2|p|out~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(5),
	datad => \CP|NP2|p|ALT_INV_out~q\,
	dataf => \CP|NP2|ALT_INV_out\(4),
	combout => \CP|NP2|out~0_combout\);

-- Location: MLABCELL_X47_Y6_N51
\CP|NP2|mimichalfHzclock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|mimichalfHzclock~0_combout\ = ( \CP|NP2|p|out~q\ & ( \CP|NP2|always1~0_combout\ & ( ((!\KEY[0]~input_o\) # ((!\CP|NP2|LessThan9~0_combout\ & \CP|NP2|out\(6)))) # (\CP|NP2|out\(7)) ) ) ) # ( !\CP|NP2|p|out~q\ & ( \CP|NP2|always1~0_combout\ ) ) # ( 
-- \CP|NP2|p|out~q\ & ( !\CP|NP2|always1~0_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\CP|NP2|p|out~q\ & ( !\CP|NP2|always1~0_combout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_LessThan9~0_combout\,
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(7),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \CP|NP2|p|ALT_INV_out~q\,
	dataf => \CP|NP2|ALT_INV_always1~0_combout\,
	combout => \CP|NP2|mimichalfHzclock~0_combout\);

-- Location: FF_X47_Y6_N52
\CP|NP2|mimichalfHzclock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|out~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|mimichalfHzclock~q\);

-- Location: LABCELL_X46_Y5_N39
\CP|NP3|out[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~1_combout\ = ( !\CP|NP3|always1~3_combout\ & ( !\CP|NP3|p|out~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_always1~3_combout\,
	combout => \CP|NP3|out[3]~1_combout\);

-- Location: MLABCELL_X47_Y5_N0
\CP|NP3|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~25_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add7~26\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP3|Add7~25_sumout\,
	cout => \CP|NP3|Add7~26\);

-- Location: LABCELL_X48_Y7_N27
\CP|NP3|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan7~0_combout\ = ( !\CP|NP3|out\(1) & ( !\CP|NP3|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	dataf => \CP|NP3|ALT_INV_out\(1),
	combout => \CP|NP3|LessThan7~0_combout\);

-- Location: MLABCELL_X47_Y5_N30
\CP|NP3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~25_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add0~26\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP3|Add0~25_sumout\,
	cout => \CP|NP3|Add0~26\);

-- Location: MLABCELL_X47_Y5_N33
\CP|NP3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add0~26\ ))
-- \CP|NP3|Add0~22\ = CARRY(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add0~26\,
	sumout => \CP|NP3|Add0~21_sumout\,
	cout => \CP|NP3|Add0~22\);

-- Location: MLABCELL_X47_Y5_N36
\CP|NP3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add0~22\ ))
-- \CP|NP3|Add0~18\ = CARRY(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add0~22\,
	sumout => \CP|NP3|Add0~17_sumout\,
	cout => \CP|NP3|Add0~18\);

-- Location: MLABCELL_X47_Y5_N39
\CP|NP3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add0~18\ ))
-- \CP|NP3|Add0~14\ = CARRY(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add0~18\,
	sumout => \CP|NP3|Add0~13_sumout\,
	cout => \CP|NP3|Add0~14\);

-- Location: MLABCELL_X47_Y5_N42
\CP|NP3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add0~14\ ))
-- \CP|NP3|Add0~10\ = CARRY(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add0~14\,
	sumout => \CP|NP3|Add0~9_sumout\,
	cout => \CP|NP3|Add0~10\);

-- Location: LABCELL_X48_Y7_N39
\CP|NP3|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add1~22\ ))
-- \CP|NP3|Add1~18\ = CARRY(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add1~22\,
	sumout => \CP|NP3|Add1~17_sumout\,
	cout => \CP|NP3|Add1~18\);

-- Location: LABCELL_X48_Y7_N42
\CP|NP3|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add1~18\ ))
-- \CP|NP3|Add1~14\ = CARRY(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add1~18\,
	sumout => \CP|NP3|Add1~13_sumout\,
	cout => \CP|NP3|Add1~14\);

-- Location: LABCELL_X48_Y7_N45
\CP|NP3|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add1~14\ ))
-- \CP|NP3|Add1~10\ = CARRY(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add1~14\,
	sumout => \CP|NP3|Add1~9_sumout\,
	cout => \CP|NP3|Add1~10\);

-- Location: LABCELL_X46_Y5_N0
\CP|NP3|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add8~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add8~25_sumout\,
	cout => \CP|NP3|Add8~26\);

-- Location: LABCELL_X46_Y5_N3
\CP|NP3|Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add8~26\ ))
-- \CP|NP3|Add8~30\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add8~26\,
	sumout => \CP|NP3|Add8~29_sumout\,
	cout => \CP|NP3|Add8~30\);

-- Location: LABCELL_X46_Y5_N6
\CP|NP3|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add8~30\ ))
-- \CP|NP3|Add8~22\ = CARRY(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add8~30\,
	sumout => \CP|NP3|Add8~21_sumout\,
	cout => \CP|NP3|Add8~22\);

-- Location: LABCELL_X46_Y5_N9
\CP|NP3|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add8~22\ ))
-- \CP|NP3|Add8~18\ = CARRY(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add8~22\,
	sumout => \CP|NP3|Add8~17_sumout\,
	cout => \CP|NP3|Add8~18\);

-- Location: LABCELL_X46_Y5_N12
\CP|NP3|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add8~18\ ))
-- \CP|NP3|Add8~14\ = CARRY(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add8~18\,
	sumout => \CP|NP3|Add8~13_sumout\,
	cout => \CP|NP3|Add8~14\);

-- Location: LABCELL_X46_Y5_N15
\CP|NP3|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add8~14\ ))
-- \CP|NP3|Add8~10\ = CARRY(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add8~14\,
	sumout => \CP|NP3|Add8~9_sumout\,
	cout => \CP|NP3|Add8~10\);

-- Location: LABCELL_X46_Y5_N27
\CP|NP3|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan3~0_combout\ = ( !\CP|NP3|out\(2) & ( !\CP|NP3|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(3),
	dataf => \CP|NP3|ALT_INV_out\(2),
	combout => \CP|NP3|LessThan3~0_combout\);

-- Location: LABCELL_X50_Y9_N0
\CP|NP3|Add9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add9~2_combout\ = ( \CP|NP3|out\(5) & ( \CP|NP3|LessThan3~0_combout\ & ( !\CP|NP3|out\(4) ) ) ) # ( !\CP|NP3|out\(5) & ( \CP|NP3|LessThan3~0_combout\ & ( \CP|NP3|out\(4) ) ) ) # ( !\CP|NP3|out\(5) & ( !\CP|NP3|LessThan3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	datae => \CP|NP3|ALT_INV_out\(5),
	dataf => \CP|NP3|ALT_INV_LessThan3~0_combout\,
	combout => \CP|NP3|Add9~2_combout\);

-- Location: LABCELL_X46_Y7_N51
\CP|NP3|LessThan13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan13~0_combout\ = (!\CP|NP3|out\(6) & !\CP|NP3|out\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(6),
	datac => \CP|NP3|ALT_INV_out\(7),
	combout => \CP|NP3|LessThan13~0_combout\);

-- Location: LABCELL_X46_Y7_N12
\CP|NP3|always1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~5_combout\ = ( \CP|NP3|LessThan13~0_combout\ & ( \CP|NP3|always1~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_always1~4_combout\,
	dataf => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	combout => \CP|NP3|always1~5_combout\);

-- Location: MLABCELL_X47_Y7_N57
\CP|NP3|out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~3_combout\ = ( \CP|NP3|out[3]~2_combout\ & ( !\CP|NP3|always1~8_combout\ & ( \CP|NP3|always1~5_combout\ ) ) ) # ( !\CP|NP3|out[3]~2_combout\ & ( !\CP|NP3|always1~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~5_combout\,
	datae => \CP|NP3|ALT_INV_out[3]~2_combout\,
	dataf => \CP|NP3|ALT_INV_always1~8_combout\,
	combout => \CP|NP3|out[3]~3_combout\);

-- Location: LABCELL_X48_Y9_N30
\CP|NP3|Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add11~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add11~25_sumout\,
	cout => \CP|NP3|Add11~26\);

-- Location: LABCELL_X48_Y9_N33
\CP|NP3|Add11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add11~26\ ))
-- \CP|NP3|Add11~30\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add11~26\,
	sumout => \CP|NP3|Add11~29_sumout\,
	cout => \CP|NP3|Add11~30\);

-- Location: LABCELL_X48_Y9_N36
\CP|NP3|Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add11~30\ ))
-- \CP|NP3|Add11~22\ = CARRY(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add11~30\,
	sumout => \CP|NP3|Add11~21_sumout\,
	cout => \CP|NP3|Add11~22\);

-- Location: LABCELL_X48_Y9_N39
\CP|NP3|Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add11~22\ ))
-- \CP|NP3|Add11~18\ = CARRY(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add11~22\,
	sumout => \CP|NP3|Add11~17_sumout\,
	cout => \CP|NP3|Add11~18\);

-- Location: LABCELL_X48_Y9_N42
\CP|NP3|Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add11~18\ ))
-- \CP|NP3|Add11~14\ = CARRY(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add11~18\,
	sumout => \CP|NP3|Add11~13_sumout\,
	cout => \CP|NP3|Add11~14\);

-- Location: LABCELL_X48_Y9_N45
\CP|NP3|Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add11~14\ ))
-- \CP|NP3|Add11~10\ = CARRY(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add11~14\,
	sumout => \CP|NP3|Add11~9_sumout\,
	cout => \CP|NP3|Add11~10\);

-- Location: MLABCELL_X47_Y9_N0
\CP|NP3|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~25_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add10~26\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP3|Add10~25_sumout\,
	cout => \CP|NP3|Add10~26\);

-- Location: MLABCELL_X47_Y9_N3
\CP|NP3|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add10~26\ ))
-- \CP|NP3|Add10~22\ = CARRY(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add10~26\,
	sumout => \CP|NP3|Add10~21_sumout\,
	cout => \CP|NP3|Add10~22\);

-- Location: MLABCELL_X47_Y9_N6
\CP|NP3|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add10~22\ ))
-- \CP|NP3|Add10~18\ = CARRY(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add10~22\,
	sumout => \CP|NP3|Add10~17_sumout\,
	cout => \CP|NP3|Add10~18\);

-- Location: MLABCELL_X47_Y9_N9
\CP|NP3|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add10~18\ ))
-- \CP|NP3|Add10~14\ = CARRY(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add10~18\,
	sumout => \CP|NP3|Add10~13_sumout\,
	cout => \CP|NP3|Add10~14\);

-- Location: MLABCELL_X47_Y9_N12
\CP|NP3|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add10~14\ ))
-- \CP|NP3|Add10~10\ = CARRY(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add10~14\,
	sumout => \CP|NP3|Add10~9_sumout\,
	cout => \CP|NP3|Add10~10\);

-- Location: LABCELL_X46_Y9_N0
\CP|NP3|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add12~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add12~25_sumout\,
	cout => \CP|NP3|Add12~26\);

-- Location: LABCELL_X46_Y9_N3
\CP|NP3|Add12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add12~26\ ))
-- \CP|NP3|Add12~30\ = CARRY(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add12~26\,
	sumout => \CP|NP3|Add12~29_sumout\,
	cout => \CP|NP3|Add12~30\);

-- Location: LABCELL_X46_Y9_N6
\CP|NP3|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add12~30\ ))
-- \CP|NP3|Add12~22\ = CARRY(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add12~30\,
	sumout => \CP|NP3|Add12~21_sumout\,
	cout => \CP|NP3|Add12~22\);

-- Location: LABCELL_X46_Y9_N9
\CP|NP3|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add12~22\ ))
-- \CP|NP3|Add12~18\ = CARRY(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add12~22\,
	sumout => \CP|NP3|Add12~17_sumout\,
	cout => \CP|NP3|Add12~18\);

-- Location: LABCELL_X46_Y9_N12
\CP|NP3|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add12~18\ ))
-- \CP|NP3|Add12~14\ = CARRY(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add12~18\,
	sumout => \CP|NP3|Add12~13_sumout\,
	cout => \CP|NP3|Add12~14\);

-- Location: LABCELL_X46_Y9_N15
\CP|NP3|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add12~14\ ))
-- \CP|NP3|Add12~10\ = CARRY(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add12~14\,
	sumout => \CP|NP3|Add12~9_sumout\,
	cout => \CP|NP3|Add12~10\);

-- Location: MLABCELL_X47_Y9_N42
\CP|NP3|out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~15_combout\ = ( \CP|NP3|out[3]~4_combout\ & ( \CP|NP3|Add12~9_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (\CP|NP3|Add11~9_sumout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add10~9_sumout\))) ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( 
-- \CP|NP3|Add12~9_sumout\ & ( (!\CP|NP3|Add9~2_combout\) # (\CP|NP3|out[3]~3_combout\) ) ) ) # ( \CP|NP3|out[3]~4_combout\ & ( !\CP|NP3|Add12~9_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (\CP|NP3|Add11~9_sumout\)) # (\CP|NP3|out[3]~3_combout\ & 
-- ((\CP|NP3|Add10~9_sumout\))) ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( !\CP|NP3|Add12~9_sumout\ & ( (!\CP|NP3|Add9~2_combout\ & !\CP|NP3|out[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000011000011111110111011101110110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add9~2_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datac => \CP|NP3|ALT_INV_Add11~9_sumout\,
	datad => \CP|NP3|ALT_INV_Add10~9_sumout\,
	datae => \CP|NP3|ALT_INV_out[3]~4_combout\,
	dataf => \CP|NP3|ALT_INV_Add12~9_sumout\,
	combout => \CP|NP3|out~15_combout\);

-- Location: MLABCELL_X47_Y5_N3
\CP|NP3|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add7~26\ ))
-- \CP|NP3|Add7~22\ = CARRY(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add7~26\,
	sumout => \CP|NP3|Add7~21_sumout\,
	cout => \CP|NP3|Add7~22\);

-- Location: MLABCELL_X47_Y5_N6
\CP|NP3|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add7~22\ ))
-- \CP|NP3|Add7~18\ = CARRY(( \CP|NP3|out\(3) ) + ( VCC ) + ( \CP|NP3|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add7~22\,
	sumout => \CP|NP3|Add7~17_sumout\,
	cout => \CP|NP3|Add7~18\);

-- Location: MLABCELL_X47_Y5_N9
\CP|NP3|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add7~18\ ))
-- \CP|NP3|Add7~14\ = CARRY(( \CP|NP3|out\(4) ) + ( VCC ) + ( \CP|NP3|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add7~18\,
	sumout => \CP|NP3|Add7~13_sumout\,
	cout => \CP|NP3|Add7~14\);

-- Location: MLABCELL_X47_Y5_N12
\CP|NP3|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add7~14\ ))
-- \CP|NP3|Add7~10\ = CARRY(( \CP|NP3|out\(5) ) + ( VCC ) + ( \CP|NP3|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add7~14\,
	sumout => \CP|NP3|Add7~9_sumout\,
	cout => \CP|NP3|Add7~10\);

-- Location: LABCELL_X46_Y7_N6
\CP|NP3|out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~16_combout\ = ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~3_combout\ & (\CP|NP3|Add8~9_sumout\)) # (\CP|NP3|always1~3_combout\ & ((\CP|NP3|Add7~9_sumout\))) ) ) # ( !\CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~3_combout\ & 
-- (\CP|NP3|out~15_combout\)) # (\CP|NP3|always1~3_combout\ & ((\CP|NP3|Add7~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add8~9_sumout\,
	datab => \CP|NP3|ALT_INV_always1~3_combout\,
	datac => \CP|NP3|ALT_INV_out~15_combout\,
	datad => \CP|NP3|ALT_INV_Add7~9_sumout\,
	dataf => \CP|NP3|ALT_INV_always1~10_combout\,
	combout => \CP|NP3|out~16_combout\);

-- Location: LABCELL_X50_Y9_N30
\CP|NP3|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add4~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add4~25_sumout\,
	cout => \CP|NP3|Add4~26\);

-- Location: LABCELL_X50_Y9_N33
\CP|NP3|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add4~26\ ))
-- \CP|NP3|Add4~30\ = CARRY(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add4~26\,
	sumout => \CP|NP3|Add4~29_sumout\,
	cout => \CP|NP3|Add4~30\);

-- Location: LABCELL_X50_Y9_N36
\CP|NP3|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add4~30\ ))
-- \CP|NP3|Add4~22\ = CARRY(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add4~30\,
	sumout => \CP|NP3|Add4~21_sumout\,
	cout => \CP|NP3|Add4~22\);

-- Location: LABCELL_X50_Y9_N39
\CP|NP3|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add4~22\ ))
-- \CP|NP3|Add4~18\ = CARRY(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add4~22\,
	sumout => \CP|NP3|Add4~17_sumout\,
	cout => \CP|NP3|Add4~18\);

-- Location: LABCELL_X50_Y9_N42
\CP|NP3|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add4~18\ ))
-- \CP|NP3|Add4~14\ = CARRY(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add4~18\,
	sumout => \CP|NP3|Add4~13_sumout\,
	cout => \CP|NP3|Add4~14\);

-- Location: LABCELL_X50_Y9_N45
\CP|NP3|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add4~14\ ))
-- \CP|NP3|Add4~10\ = CARRY(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add4~14\,
	sumout => \CP|NP3|Add4~9_sumout\,
	cout => \CP|NP3|Add4~10\);

-- Location: LABCELL_X46_Y9_N30
\CP|NP3|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add5~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add5~25_sumout\,
	cout => \CP|NP3|Add5~26\);

-- Location: LABCELL_X46_Y9_N33
\CP|NP3|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add5~26\ ))
-- \CP|NP3|Add5~30\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( \CP|NP3|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add5~26\,
	sumout => \CP|NP3|Add5~29_sumout\,
	cout => \CP|NP3|Add5~30\);

-- Location: LABCELL_X46_Y9_N36
\CP|NP3|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add5~30\ ))
-- \CP|NP3|Add5~22\ = CARRY(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add5~30\,
	sumout => \CP|NP3|Add5~21_sumout\,
	cout => \CP|NP3|Add5~22\);

-- Location: LABCELL_X46_Y9_N39
\CP|NP3|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add5~22\ ))
-- \CP|NP3|Add5~18\ = CARRY(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add5~22\,
	sumout => \CP|NP3|Add5~17_sumout\,
	cout => \CP|NP3|Add5~18\);

-- Location: LABCELL_X46_Y9_N42
\CP|NP3|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add5~18\ ))
-- \CP|NP3|Add5~14\ = CARRY(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add5~18\,
	sumout => \CP|NP3|Add5~13_sumout\,
	cout => \CP|NP3|Add5~14\);

-- Location: LABCELL_X46_Y9_N45
\CP|NP3|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add5~14\ ))
-- \CP|NP3|Add5~10\ = CARRY(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add5~14\,
	sumout => \CP|NP3|Add5~9_sumout\,
	cout => \CP|NP3|Add5~10\);

-- Location: LABCELL_X51_Y9_N39
\CP|NP3|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~0_combout\ = ( \CP|NP3|out\(3) & ( (\CP|NP3|out\(4) & \CP|NP3|out\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(4),
	datac => \CP|NP3|ALT_INV_out\(2),
	dataf => \CP|NP3|ALT_INV_out\(3),
	combout => \CP|NP3|Add2~0_combout\);

-- Location: LABCELL_X51_Y9_N36
\CP|NP3|Add2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~3_combout\ = ( \CP|NP3|Add2~0_combout\ & ( !\CP|NP3|out\(5) ) ) # ( !\CP|NP3|Add2~0_combout\ & ( \CP|NP3|out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(5),
	dataf => \CP|NP3|ALT_INV_Add2~0_combout\,
	combout => \CP|NP3|Add2~3_combout\);

-- Location: LABCELL_X51_Y9_N0
\CP|NP3|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~25_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add3~26\ = CARRY(( \CP|NP3|out\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(1),
	cin => GND,
	sumout => \CP|NP3|Add3~25_sumout\,
	cout => \CP|NP3|Add3~26\);

-- Location: LABCELL_X51_Y9_N3
\CP|NP3|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add3~26\ ))
-- \CP|NP3|Add3~22\ = CARRY(( \CP|NP3|out\(2) ) + ( GND ) + ( \CP|NP3|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add3~26\,
	sumout => \CP|NP3|Add3~21_sumout\,
	cout => \CP|NP3|Add3~22\);

-- Location: LABCELL_X51_Y9_N6
\CP|NP3|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~17_sumout\ = SUM(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add3~22\ ))
-- \CP|NP3|Add3~18\ = CARRY(( \CP|NP3|out\(3) ) + ( GND ) + ( \CP|NP3|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	cin => \CP|NP3|Add3~22\,
	sumout => \CP|NP3|Add3~17_sumout\,
	cout => \CP|NP3|Add3~18\);

-- Location: LABCELL_X51_Y9_N9
\CP|NP3|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~13_sumout\ = SUM(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add3~18\ ))
-- \CP|NP3|Add3~14\ = CARRY(( \CP|NP3|out\(4) ) + ( GND ) + ( \CP|NP3|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(4),
	cin => \CP|NP3|Add3~18\,
	sumout => \CP|NP3|Add3~13_sumout\,
	cout => \CP|NP3|Add3~14\);

-- Location: LABCELL_X51_Y9_N12
\CP|NP3|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~9_sumout\ = SUM(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add3~14\ ))
-- \CP|NP3|Add3~10\ = CARRY(( \CP|NP3|out\(5) ) + ( GND ) + ( \CP|NP3|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(5),
	cin => \CP|NP3|Add3~14\,
	sumout => \CP|NP3|Add3~9_sumout\,
	cout => \CP|NP3|Add3~10\);

-- Location: LABCELL_X51_Y9_N54
\CP|NP3|out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~14_combout\ = ( \CP|NP3|Add2~3_combout\ & ( \CP|NP3|Add3~9_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (((!\CP|NP3|out[3]~3_combout\) # (\CP|NP3|Add5~9_sumout\)))) # (\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|out[3]~3_combout\)) # 
-- (\CP|NP3|Add4~9_sumout\))) ) ) ) # ( !\CP|NP3|Add2~3_combout\ & ( \CP|NP3|Add3~9_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|Add5~9_sumout\ & \CP|NP3|out[3]~3_combout\)))) # (\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|out[3]~3_combout\)) # 
-- (\CP|NP3|Add4~9_sumout\))) ) ) ) # ( \CP|NP3|Add2~3_combout\ & ( !\CP|NP3|Add3~9_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (((!\CP|NP3|out[3]~3_combout\) # (\CP|NP3|Add5~9_sumout\)))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add4~9_sumout\ & 
-- ((!\CP|NP3|out[3]~3_combout\)))) ) ) ) # ( !\CP|NP3|Add2~3_combout\ & ( !\CP|NP3|Add3~9_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|Add5~9_sumout\ & \CP|NP3|out[3]~3_combout\)))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add4~9_sumout\ & 
-- ((!\CP|NP3|out[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add4~9_sumout\,
	datab => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datac => \CP|NP3|ALT_INV_Add5~9_sumout\,
	datad => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datae => \CP|NP3|ALT_INV_Add2~3_combout\,
	dataf => \CP|NP3|ALT_INV_Add3~9_sumout\,
	combout => \CP|NP3|out~14_combout\);

-- Location: LABCELL_X45_Y6_N54
\CP|NP3|out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~17_combout\ = ( \CP|NP3|out[3]~1_combout\ & ( \CP|NP3|out~14_combout\ & ( (!\CP|NP3|out[3]~0_combout\) # (\CP|NP3|Add1~9_sumout\) ) ) ) # ( !\CP|NP3|out[3]~1_combout\ & ( \CP|NP3|out~14_combout\ & ( (!\CP|NP3|out[3]~0_combout\ & 
-- ((\CP|NP3|out~16_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add0~9_sumout\)) ) ) ) # ( \CP|NP3|out[3]~1_combout\ & ( !\CP|NP3|out~14_combout\ & ( (\CP|NP3|out[3]~0_combout\ & \CP|NP3|Add1~9_sumout\) ) ) ) # ( !\CP|NP3|out[3]~1_combout\ & ( 
-- !\CP|NP3|out~14_combout\ & ( (!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~16_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~0_combout\,
	datab => \CP|NP3|ALT_INV_Add0~9_sumout\,
	datac => \CP|NP3|ALT_INV_Add1~9_sumout\,
	datad => \CP|NP3|ALT_INV_out~16_combout\,
	datae => \CP|NP3|ALT_INV_out[3]~1_combout\,
	dataf => \CP|NP3|ALT_INV_out~14_combout\,
	combout => \CP|NP3|out~17_combout\);

-- Location: LABCELL_X48_Y7_N54
\CP|NP3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan0~0_combout\ = ( \CP|NP3|out\(0) & ( (!\CP|NP3|out\(4) & ((!\CP|NP3|out\(1)) # ((!\CP|NP3|out\(2)) # (!\CP|NP3|out\(3))))) ) ) # ( !\CP|NP3|out\(0) & ( !\CP|NP3|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111110000000001111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	datab => \CP|NP3|ALT_INV_out\(2),
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(0),
	combout => \CP|NP3|LessThan0~0_combout\);

-- Location: LABCELL_X45_Y6_N24
\CP|NP3|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan0~1_combout\ = (\CP|NP3|out\(5) & (\CP|NP3|out\(7) & (\CP|NP3|out\(6) & !\CP|NP3|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	datab => \CP|NP3|ALT_INV_out\(7),
	datac => \CP|NP3|ALT_INV_out\(6),
	datad => \CP|NP3|ALT_INV_LessThan0~0_combout\,
	combout => \CP|NP3|LessThan0~1_combout\);

-- Location: LABCELL_X46_Y6_N51
\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\ ) ) ) 
-- # ( !\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\ ) ) ) # ( \CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\);

-- Location: LABCELL_X46_Y6_N54
\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|rng1|out\(0) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datac => \CP|rng1|ALT_INV_out\(0),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\);

-- Location: LABCELL_X45_Y6_N12
\CP|NPenable3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NPenable3~combout\ = ( \CP|RCenable~combout\ & ( (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((!\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\) # (\CP|NPenable3~combout\))) ) ) # ( !\CP|RCenable~combout\ & ( 
-- (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NPenable3~combout\ & \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|ALT_INV_NPenable3~combout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|NPenable3~combout\);

-- Location: LABCELL_X45_Y6_N30
\CP|NP3|out[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~9_combout\ = ( \CP|RC|mimic60HzClock~q\ & ( \CP|NPenable3~combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|NP3|p|out~q\ & (!\CP|NP3|LessThan0~1_combout\)) # (\CP|NP3|p|out~q\ & ((!\CP|NP3|LessThan13~2_combout\)))) ) ) ) # ( 
-- !\CP|RC|mimic60HzClock~q\ & ( \CP|NPenable3~combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( \CP|RC|mimic60HzClock~q\ & ( !\CP|NPenable3~combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\CP|RC|mimic60HzClock~q\ & ( !\CP|NPenable3~combout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111110101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_LessThan0~1_combout\,
	datab => \CP|NP3|ALT_INV_LessThan13~2_combout\,
	datac => \CP|NP3|p|ALT_INV_out~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \CP|RC|ALT_INV_mimic60HzClock~q\,
	dataf => \CP|ALT_INV_NPenable3~combout\,
	combout => \CP|NP3|out[3]~9_combout\);

-- Location: FF_X45_Y6_N56
\CP|NP3|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~17_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(5));

-- Location: LABCELL_X48_Y7_N24
\CP|NP3|always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~4_combout\ = ( \CP|NP3|out\(5) & ( (!\CP|NP3|out\(3) & ((\CP|NP3|out\(4)))) # (\CP|NP3|out\(3) & ((!\CP|NP3|out\(2)) # (!\CP|NP3|out\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111000000111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(5),
	combout => \CP|NP3|always1~4_combout\);

-- Location: LABCELL_X48_Y7_N57
\CP|NP3|always1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~7_combout\ = ( \CP|NP3|out\(5) & ( (!\CP|NP3|out\(3) & !\CP|NP3|out\(4)) ) ) # ( !\CP|NP3|out\(5) & ( (\CP|NP3|out\(1) & (\CP|NP3|out\(2) & (\CP|NP3|out\(3) & \CP|NP3|out\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	datab => \CP|NP3|ALT_INV_out\(2),
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(5),
	combout => \CP|NP3|always1~7_combout\);

-- Location: LABCELL_X50_Y9_N12
\CP|NP3|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan7~1_combout\ = (\CP|NP3|out\(4) & (\CP|NP3|out\(3) & !\CP|NP3|LessThan7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP3|ALT_INV_LessThan7~0_combout\,
	combout => \CP|NP3|LessThan7~1_combout\);

-- Location: LABCELL_X50_Y9_N21
\CP|NP3|always1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~6_combout\ = ( !\CP|NP3|out\(7) & ( (!\CP|NP3|out\(5) & (((!\CP|NP3|LessThan7~1_combout\ & \CP|NP3|out\(6))))) # (\CP|NP3|out\(5) & (\CP|NP3|Add2~0_combout\ & ((!\CP|NP3|out\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111000000000100011100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add2~0_combout\,
	datab => \CP|NP3|ALT_INV_out\(5),
	datac => \CP|NP3|ALT_INV_LessThan7~1_combout\,
	datad => \CP|NP3|ALT_INV_out\(6),
	dataf => \CP|NP3|ALT_INV_out\(7),
	combout => \CP|NP3|always1~6_combout\);

-- Location: LABCELL_X46_Y7_N57
\CP|NP3|out[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~2_combout\ = ( !\CP|NP3|always1~6_combout\ & ( \CP|NP3|LessThan13~0_combout\ & ( (\CP|NP3|always1~7_combout\) # (\CP|NP3|always1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~4_combout\,
	datac => \CP|NP3|ALT_INV_always1~7_combout\,
	datae => \CP|NP3|ALT_INV_always1~6_combout\,
	dataf => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	combout => \CP|NP3|out[3]~2_combout\);

-- Location: MLABCELL_X47_Y7_N15
\CP|NP3|out[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~4_combout\ = ( \CP|NP3|out[3]~2_combout\ & ( !\CP|NP3|always1~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|NP3|ALT_INV_out[3]~2_combout\,
	dataf => \CP|NP3|ALT_INV_always1~8_combout\,
	combout => \CP|NP3|out[3]~4_combout\);

-- Location: LABCELL_X51_Y9_N30
\CP|NP3|Add2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~4_combout\ = ( \CP|NP3|out\(2) & ( !\CP|NP3|out\(3) $ (!\CP|NP3|out\(4)) ) ) # ( !\CP|NP3|out\(2) & ( \CP|NP3|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(2),
	combout => \CP|NP3|Add2~4_combout\);

-- Location: LABCELL_X51_Y9_N48
\CP|NP3|out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~18_combout\ = ( \CP|NP3|out[3]~3_combout\ & ( \CP|NP3|Add2~4_combout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add5~13_sumout\))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add3~13_sumout\)) ) ) ) # ( !\CP|NP3|out[3]~3_combout\ & ( 
-- \CP|NP3|Add2~4_combout\ & ( (!\CP|NP3|out[3]~4_combout\) # (\CP|NP3|Add4~13_sumout\) ) ) ) # ( \CP|NP3|out[3]~3_combout\ & ( !\CP|NP3|Add2~4_combout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add5~13_sumout\))) # (\CP|NP3|out[3]~4_combout\ & 
-- (\CP|NP3|Add3~13_sumout\)) ) ) ) # ( !\CP|NP3|out[3]~3_combout\ & ( !\CP|NP3|Add2~4_combout\ & ( (\CP|NP3|out[3]~4_combout\ & \CP|NP3|Add4~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datab => \CP|NP3|ALT_INV_Add3~13_sumout\,
	datac => \CP|NP3|ALT_INV_Add4~13_sumout\,
	datad => \CP|NP3|ALT_INV_Add5~13_sumout\,
	datae => \CP|NP3|ALT_INV_out[3]~3_combout\,
	dataf => \CP|NP3|ALT_INV_Add2~4_combout\,
	combout => \CP|NP3|out~18_combout\);

-- Location: MLABCELL_X47_Y9_N36
\CP|NP3|Add9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add9~3_combout\ = ( \CP|NP3|LessThan3~0_combout\ & ( \CP|NP3|out\(4) ) ) # ( !\CP|NP3|LessThan3~0_combout\ & ( !\CP|NP3|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_LessThan3~0_combout\,
	combout => \CP|NP3|Add9~3_combout\);

-- Location: MLABCELL_X47_Y9_N30
\CP|NP3|out~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~19_combout\ = ( \CP|NP3|out[3]~4_combout\ & ( \CP|NP3|Add10~13_sumout\ & ( (\CP|NP3|Add11~13_sumout\) # (\CP|NP3|out[3]~3_combout\) ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( \CP|NP3|Add10~13_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & 
-- (!\CP|NP3|Add9~3_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add12~13_sumout\))) ) ) ) # ( \CP|NP3|out[3]~4_combout\ & ( !\CP|NP3|Add10~13_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & \CP|NP3|Add11~13_sumout\) ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( 
-- !\CP|NP3|Add10~13_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|Add9~3_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add12~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101110001011000000001100110010001011100010110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add9~3_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datac => \CP|NP3|ALT_INV_Add12~13_sumout\,
	datad => \CP|NP3|ALT_INV_Add11~13_sumout\,
	datae => \CP|NP3|ALT_INV_out[3]~4_combout\,
	dataf => \CP|NP3|ALT_INV_Add10~13_sumout\,
	combout => \CP|NP3|out~19_combout\);

-- Location: LABCELL_X46_Y5_N45
\CP|NP3|out~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~20_combout\ = ( \CP|NP3|out~19_combout\ & ( (!\CP|NP3|always1~3_combout\ & ((!\CP|NP3|always1~10_combout\) # ((\CP|NP3|Add8~13_sumout\)))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~13_sumout\)))) ) ) # ( !\CP|NP3|out~19_combout\ & ( 
-- (!\CP|NP3|always1~3_combout\ & (\CP|NP3|always1~10_combout\ & (\CP|NP3|Add8~13_sumout\))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~3_combout\,
	datab => \CP|NP3|ALT_INV_always1~10_combout\,
	datac => \CP|NP3|ALT_INV_Add8~13_sumout\,
	datad => \CP|NP3|ALT_INV_Add7~13_sumout\,
	dataf => \CP|NP3|ALT_INV_out~19_combout\,
	combout => \CP|NP3|out~20_combout\);

-- Location: LABCELL_X45_Y6_N0
\CP|NP3|out~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~21_combout\ = ( \CP|NP3|out[3]~0_combout\ & ( \CP|NP3|out~20_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & (\CP|NP3|Add0~13_sumout\)) # (\CP|NP3|out[3]~1_combout\ & ((\CP|NP3|Add1~13_sumout\))) ) ) ) # ( !\CP|NP3|out[3]~0_combout\ & ( 
-- \CP|NP3|out~20_combout\ & ( (!\CP|NP3|out[3]~1_combout\) # (\CP|NP3|out~18_combout\) ) ) ) # ( \CP|NP3|out[3]~0_combout\ & ( !\CP|NP3|out~20_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & (\CP|NP3|Add0~13_sumout\)) # (\CP|NP3|out[3]~1_combout\ & 
-- ((\CP|NP3|Add1~13_sumout\))) ) ) ) # ( !\CP|NP3|out[3]~0_combout\ & ( !\CP|NP3|out~20_combout\ & ( (\CP|NP3|out[3]~1_combout\ & \CP|NP3|out~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001000100111011110101111101011110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP3|ALT_INV_Add0~13_sumout\,
	datac => \CP|NP3|ALT_INV_out~18_combout\,
	datad => \CP|NP3|ALT_INV_Add1~13_sumout\,
	datae => \CP|NP3|ALT_INV_out[3]~0_combout\,
	dataf => \CP|NP3|ALT_INV_out~20_combout\,
	combout => \CP|NP3|out~21_combout\);

-- Location: FF_X45_Y6_N2
\CP|NP3|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~21_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(4));

-- Location: LABCELL_X48_Y7_N12
\CP|NP3|always1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~8_combout\ = ( \CP|NP3|out\(4) & ( \CP|NP3|out\(5) & ( (!\CP|NP3|out\(7) & \CP|NP3|out\(6)) ) ) ) # ( !\CP|NP3|out\(4) & ( \CP|NP3|out\(5) & ( (!\CP|NP3|out\(7) & \CP|NP3|out\(6)) ) ) ) # ( \CP|NP3|out\(4) & ( !\CP|NP3|out\(5) & ( 
-- (!\CP|NP3|LessThan7~0_combout\ & (\CP|NP3|out\(3) & (!\CP|NP3|out\(7) & \CP|NP3|out\(6)))) ) ) ) # ( !\CP|NP3|out\(4) & ( !\CP|NP3|out\(5) & ( (\CP|NP3|LessThan7~0_combout\ & (!\CP|NP3|out\(3) & (\CP|NP3|out\(7) & !\CP|NP3|out\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000010000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_LessThan7~0_combout\,
	datab => \CP|NP3|ALT_INV_out\(3),
	datac => \CP|NP3|ALT_INV_out\(7),
	datad => \CP|NP3|ALT_INV_out\(6),
	datae => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(5),
	combout => \CP|NP3|always1~8_combout\);

-- Location: LABCELL_X48_Y7_N30
\CP|NP3|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~25_sumout\ = SUM(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add1~26\ = CARRY(( \CP|NP3|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(0),
	cin => GND,
	sumout => \CP|NP3|Add1~25_sumout\,
	cout => \CP|NP3|Add1~26\);

-- Location: LABCELL_X48_Y7_N33
\CP|NP3|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~29_sumout\ = SUM(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add1~26\ ))
-- \CP|NP3|Add1~30\ = CARRY(( \CP|NP3|out\(1) ) + ( GND ) + ( \CP|NP3|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	cin => \CP|NP3|Add1~26\,
	sumout => \CP|NP3|Add1~29_sumout\,
	cout => \CP|NP3|Add1~30\);

-- Location: LABCELL_X46_Y7_N24
\CP|NP3|always1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~12_combout\ = ( \CP|NP3|always1~7_combout\ & ( \CP|NP3|LessThan13~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	dataf => \CP|NP3|ALT_INV_always1~7_combout\,
	combout => \CP|NP3|always1~12_combout\);

-- Location: MLABCELL_X47_Y7_N3
\CP|NP3|out~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~37_combout\ = ( \CP|NP3|always1~6_combout\ & ( \CP|NP3|always1~12_combout\ & ( \CP|NP3|Add5~29_sumout\ ) ) ) # ( !\CP|NP3|always1~6_combout\ & ( \CP|NP3|always1~12_combout\ & ( (!\CP|NP3|always1~5_combout\ & ((\CP|NP3|Add4~29_sumout\))) # 
-- (\CP|NP3|always1~5_combout\ & (\CP|NP3|Add3~25_sumout\)) ) ) ) # ( \CP|NP3|always1~6_combout\ & ( !\CP|NP3|always1~12_combout\ & ( \CP|NP3|Add5~29_sumout\ ) ) ) # ( !\CP|NP3|always1~6_combout\ & ( !\CP|NP3|always1~12_combout\ & ( 
-- (!\CP|NP3|always1~5_combout\ & (\CP|NP3|Add5~29_sumout\)) # (\CP|NP3|always1~5_combout\ & ((\CP|NP3|Add3~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010101010100001111001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add5~29_sumout\,
	datab => \CP|NP3|ALT_INV_Add3~25_sumout\,
	datac => \CP|NP3|ALT_INV_Add4~29_sumout\,
	datad => \CP|NP3|ALT_INV_always1~5_combout\,
	datae => \CP|NP3|ALT_INV_always1~6_combout\,
	dataf => \CP|NP3|ALT_INV_always1~12_combout\,
	combout => \CP|NP3|out~37_combout\);

-- Location: LABCELL_X48_Y7_N18
\CP|NP3|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~1_combout\ = ( \CP|NP3|out\(4) & ( \CP|NP3|out\(2) & ( (!\CP|NP3|out\(6) & !\CP|NP3|out\(5)) ) ) ) # ( !\CP|NP3|out\(4) & ( \CP|NP3|out\(2) & ( !\CP|NP3|out\(6) ) ) ) # ( \CP|NP3|out\(4) & ( !\CP|NP3|out\(2) & ( (!\CP|NP3|out\(6) & 
-- ((!\CP|NP3|out\(3)) # (!\CP|NP3|out\(5)))) ) ) ) # ( !\CP|NP3|out\(4) & ( !\CP|NP3|out\(2) & ( (!\CP|NP3|out\(6) & (((\CP|NP3|out\(5)) # (\CP|NP3|out\(1))) # (\CP|NP3|out\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010101010101000100010101010101010101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(6),
	datab => \CP|NP3|ALT_INV_out\(3),
	datac => \CP|NP3|ALT_INV_out\(1),
	datad => \CP|NP3|ALT_INV_out\(5),
	datae => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(2),
	combout => \CP|NP3|always1~1_combout\);

-- Location: MLABCELL_X47_Y7_N6
\CP|NP3|always1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~11_combout\ = ( \CP|NP3|out\(7) & ( \CP|NP3|always1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|NP3|ALT_INV_out\(7),
	dataf => \CP|NP3|ALT_INV_always1~1_combout\,
	combout => \CP|NP3|always1~11_combout\);

-- Location: MLABCELL_X47_Y7_N42
\CP|NP3|out~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~38_combout\ = ( \CP|NP3|always1~11_combout\ & ( \CP|NP3|Add1~29_sumout\ ) ) # ( !\CP|NP3|always1~11_combout\ & ( (!\CP|NP3|always1~8_combout\ & ((\CP|NP3|out~37_combout\))) # (\CP|NP3|always1~8_combout\ & (\CP|NP3|out\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	datab => \CP|NP3|ALT_INV_always1~8_combout\,
	datac => \CP|NP3|ALT_INV_Add1~29_sumout\,
	datad => \CP|NP3|ALT_INV_out~37_combout\,
	dataf => \CP|NP3|ALT_INV_always1~11_combout\,
	combout => \CP|NP3|out~38_combout\);

-- Location: MLABCELL_X47_Y7_N27
\CP|NP3|out~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~39_combout\ = ( \CP|NP3|always1~6_combout\ & ( \CP|NP3|Add11~29_sumout\ & ( \CP|NP3|Add12~29_sumout\ ) ) ) # ( !\CP|NP3|always1~6_combout\ & ( \CP|NP3|Add11~29_sumout\ & ( (!\CP|NP3|always1~5_combout\ & (((\CP|NP3|Add12~29_sumout\)) # 
-- (\CP|NP3|always1~12_combout\))) # (\CP|NP3|always1~5_combout\ & (((\CP|NP3|Add10~25_sumout\)))) ) ) ) # ( \CP|NP3|always1~6_combout\ & ( !\CP|NP3|Add11~29_sumout\ & ( \CP|NP3|Add12~29_sumout\ ) ) ) # ( !\CP|NP3|always1~6_combout\ & ( 
-- !\CP|NP3|Add11~29_sumout\ & ( (!\CP|NP3|always1~5_combout\ & (!\CP|NP3|always1~12_combout\ & (\CP|NP3|Add12~29_sumout\))) # (\CP|NP3|always1~5_combout\ & (((\CP|NP3|Add10~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000011110000111100101010011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~5_combout\,
	datab => \CP|NP3|ALT_INV_always1~12_combout\,
	datac => \CP|NP3|ALT_INV_Add12~29_sumout\,
	datad => \CP|NP3|ALT_INV_Add10~25_sumout\,
	datae => \CP|NP3|ALT_INV_always1~6_combout\,
	dataf => \CP|NP3|ALT_INV_Add11~29_sumout\,
	combout => \CP|NP3|out~39_combout\);

-- Location: MLABCELL_X47_Y7_N45
\CP|NP3|out~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~40_combout\ = ( \CP|NP3|Add8~29_sumout\ & ( ((!\CP|NP3|always1~8_combout\ & ((\CP|NP3|out~39_combout\))) # (\CP|NP3|always1~8_combout\ & (\CP|NP3|out\(1)))) # (\CP|NP3|always1~10_combout\) ) ) # ( !\CP|NP3|Add8~29_sumout\ & ( 
-- (!\CP|NP3|always1~10_combout\ & ((!\CP|NP3|always1~8_combout\ & ((\CP|NP3|out~39_combout\))) # (\CP|NP3|always1~8_combout\ & (\CP|NP3|out\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000011111110111110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(1),
	datab => \CP|NP3|ALT_INV_always1~8_combout\,
	datac => \CP|NP3|ALT_INV_always1~10_combout\,
	datad => \CP|NP3|ALT_INV_out~39_combout\,
	dataf => \CP|NP3|ALT_INV_Add8~29_sumout\,
	combout => \CP|NP3|out~40_combout\);

-- Location: MLABCELL_X47_Y7_N18
\CP|NP3|out~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~41_combout\ = ( \CP|NP3|p|out~q\ & ( \CP|NP3|always1~3_combout\ & ( \CP|NP3|Add7~25_sumout\ ) ) ) # ( !\CP|NP3|p|out~q\ & ( \CP|NP3|always1~3_combout\ & ( \CP|NP3|Add0~25_sumout\ ) ) ) # ( \CP|NP3|p|out~q\ & ( !\CP|NP3|always1~3_combout\ & ( 
-- \CP|NP3|out~40_combout\ ) ) ) # ( !\CP|NP3|p|out~q\ & ( !\CP|NP3|always1~3_combout\ & ( \CP|NP3|out~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add7~25_sumout\,
	datab => \CP|NP3|ALT_INV_out~38_combout\,
	datac => \CP|NP3|ALT_INV_Add0~25_sumout\,
	datad => \CP|NP3|ALT_INV_out~40_combout\,
	datae => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_always1~3_combout\,
	combout => \CP|NP3|out~41_combout\);

-- Location: LABCELL_X46_Y7_N9
\CP|NP3|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~0_combout\ = ( \CP|NPenable3~combout\ & ( \CP|RC|mimic60HzClock~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_mimic60HzClock~q\,
	dataf => \CP|ALT_INV_NPenable3~combout\,
	combout => \CP|NP3|always1~0_combout\);

-- Location: LABCELL_X46_Y7_N3
\CP|NP3|already_cut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|already_cut~0_combout\ = ( !\CP|NP3|p|out~q\ & ( \CP|NP3|LessThan13~2_combout\ & ( (!\CP|NP3|LessThan0~1_combout\ & \CP|NP3|always1~0_combout\) ) ) ) # ( \CP|NP3|p|out~q\ & ( !\CP|NP3|LessThan13~2_combout\ & ( \CP|NP3|always1~0_combout\ ) ) ) # ( 
-- !\CP|NP3|p|out~q\ & ( !\CP|NP3|LessThan13~2_combout\ & ( (!\CP|NP3|LessThan0~1_combout\ & \CP|NP3|always1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001100110011001100100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_LessThan0~1_combout\,
	datab => \CP|NP3|ALT_INV_always1~0_combout\,
	datae => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_LessThan13~2_combout\,
	combout => \CP|NP3|already_cut~0_combout\);

-- Location: LABCELL_X46_Y7_N39
\CP|NP3|out~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~42_combout\ = ( \CP|NP3|already_cut~0_combout\ & ( \CP|NP3|out~41_combout\ ) ) # ( !\CP|NP3|already_cut~0_combout\ & ( \CP|NP3|out\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out~41_combout\,
	datad => \CP|NP3|ALT_INV_out\(1),
	dataf => \CP|NP3|ALT_INV_already_cut~0_combout\,
	combout => \CP|NP3|out~42_combout\);

-- Location: FF_X46_Y7_N41
\CP|NP3|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~42_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(1));

-- Location: LABCELL_X48_Y7_N36
\CP|NP3|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~21_sumout\ = SUM(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add1~30\ ))
-- \CP|NP3|Add1~22\ = CARRY(( \CP|NP3|out\(2) ) + ( VCC ) + ( \CP|NP3|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(2),
	cin => \CP|NP3|Add1~30\,
	sumout => \CP|NP3|Add1~21_sumout\,
	cout => \CP|NP3|Add1~22\);

-- Location: MLABCELL_X47_Y9_N54
\CP|NP3|out~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~27_combout\ = ( \CP|NP3|out\(2) & ( \CP|NP3|out[3]~3_combout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add12~21_sumout\))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add10~21_sumout\)) ) ) ) # ( !\CP|NP3|out\(2) & ( \CP|NP3|out[3]~3_combout\ & 
-- ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add12~21_sumout\))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add10~21_sumout\)) ) ) ) # ( \CP|NP3|out\(2) & ( !\CP|NP3|out[3]~3_combout\ & ( (\CP|NP3|out[3]~4_combout\ & \CP|NP3|Add11~21_sumout\) ) ) ) # ( 
-- !\CP|NP3|out\(2) & ( !\CP|NP3|out[3]~3_combout\ & ( (!\CP|NP3|out[3]~4_combout\) # (\CP|NP3|Add11~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000100010001000100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datab => \CP|NP3|ALT_INV_Add11~21_sumout\,
	datac => \CP|NP3|ALT_INV_Add10~21_sumout\,
	datad => \CP|NP3|ALT_INV_Add12~21_sumout\,
	datae => \CP|NP3|ALT_INV_out\(2),
	dataf => \CP|NP3|ALT_INV_out[3]~3_combout\,
	combout => \CP|NP3|out~27_combout\);

-- Location: LABCELL_X46_Y5_N48
\CP|NP3|out~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~28_combout\ = ( \CP|NP3|Add8~21_sumout\ & ( (!\CP|NP3|always1~3_combout\ & (((\CP|NP3|out~27_combout\)) # (\CP|NP3|always1~10_combout\))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~21_sumout\)))) ) ) # ( !\CP|NP3|Add8~21_sumout\ & ( 
-- (!\CP|NP3|always1~3_combout\ & (!\CP|NP3|always1~10_combout\ & (\CP|NP3|out~27_combout\))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~3_combout\,
	datab => \CP|NP3|ALT_INV_always1~10_combout\,
	datac => \CP|NP3|ALT_INV_out~27_combout\,
	datad => \CP|NP3|ALT_INV_Add7~21_sumout\,
	dataf => \CP|NP3|ALT_INV_Add8~21_sumout\,
	combout => \CP|NP3|out~28_combout\);

-- Location: LABCELL_X51_Y9_N42
\CP|NP3|out~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~26_combout\ = ( \CP|NP3|out[3]~3_combout\ & ( \CP|NP3|out\(2) & ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add5~21_sumout\))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add3~21_sumout\)) ) ) ) # ( !\CP|NP3|out[3]~3_combout\ & ( \CP|NP3|out\(2) & ( 
-- (\CP|NP3|Add4~21_sumout\ & \CP|NP3|out[3]~4_combout\) ) ) ) # ( \CP|NP3|out[3]~3_combout\ & ( !\CP|NP3|out\(2) & ( (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add5~21_sumout\))) # (\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add3~21_sumout\)) ) ) ) # ( 
-- !\CP|NP3|out[3]~3_combout\ & ( !\CP|NP3|out\(2) & ( (!\CP|NP3|out[3]~4_combout\) # (\CP|NP3|Add4~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111001100110101010100000000000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add3~21_sumout\,
	datab => \CP|NP3|ALT_INV_Add5~21_sumout\,
	datac => \CP|NP3|ALT_INV_Add4~21_sumout\,
	datad => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datae => \CP|NP3|ALT_INV_out[3]~3_combout\,
	dataf => \CP|NP3|ALT_INV_out\(2),
	combout => \CP|NP3|out~26_combout\);

-- Location: MLABCELL_X47_Y7_N36
\CP|NP3|out~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~29_combout\ = ( \CP|NP3|out~26_combout\ & ( \CP|NP3|out[3]~0_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & ((\CP|NP3|Add0~21_sumout\))) # (\CP|NP3|out[3]~1_combout\ & (\CP|NP3|Add1~21_sumout\)) ) ) ) # ( !\CP|NP3|out~26_combout\ & ( 
-- \CP|NP3|out[3]~0_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & ((\CP|NP3|Add0~21_sumout\))) # (\CP|NP3|out[3]~1_combout\ & (\CP|NP3|Add1~21_sumout\)) ) ) ) # ( \CP|NP3|out~26_combout\ & ( !\CP|NP3|out[3]~0_combout\ & ( (\CP|NP3|out~28_combout\) # 
-- (\CP|NP3|out[3]~1_combout\) ) ) ) # ( !\CP|NP3|out~26_combout\ & ( !\CP|NP3|out[3]~0_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & \CP|NP3|out~28_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~1_combout\,
	datab => \CP|NP3|ALT_INV_Add1~21_sumout\,
	datac => \CP|NP3|ALT_INV_Add0~21_sumout\,
	datad => \CP|NP3|ALT_INV_out~28_combout\,
	datae => \CP|NP3|ALT_INV_out~26_combout\,
	dataf => \CP|NP3|ALT_INV_out[3]~0_combout\,
	combout => \CP|NP3|out~29_combout\);

-- Location: FF_X46_Y7_N2
\CP|NP3|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP3|out~29_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(2));

-- Location: MLABCELL_X47_Y9_N39
\CP|NP3|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~5_combout\ = ( \CP|NP3|out\(3) & ( !\CP|NP3|out\(2) ) ) # ( !\CP|NP3|out\(3) & ( \CP|NP3|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(2),
	dataf => \CP|NP3|ALT_INV_out\(3),
	combout => \CP|NP3|Add2~5_combout\);

-- Location: LABCELL_X50_Y9_N6
\CP|NP3|out~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~22_combout\ = ( \CP|NP3|Add3~17_sumout\ & ( \CP|NP3|Add4~17_sumout\ & ( ((!\CP|NP3|out[3]~3_combout\ & (\CP|NP3|Add2~5_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add5~17_sumout\)))) # (\CP|NP3|out[3]~4_combout\) ) ) ) # ( 
-- !\CP|NP3|Add3~17_sumout\ & ( \CP|NP3|Add4~17_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (((\CP|NP3|Add2~5_combout\)) # (\CP|NP3|out[3]~4_combout\))) # (\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add5~17_sumout\)))) ) ) ) # ( 
-- \CP|NP3|Add3~17_sumout\ & ( !\CP|NP3|Add4~17_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~5_combout\))) # (\CP|NP3|out[3]~3_combout\ & (((\CP|NP3|Add5~17_sumout\)) # (\CP|NP3|out[3]~4_combout\))) ) ) ) # ( 
-- !\CP|NP3|Add3~17_sumout\ & ( !\CP|NP3|Add4~17_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((!\CP|NP3|out[3]~3_combout\ & (\CP|NP3|Add2~5_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add5~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datac => \CP|NP3|ALT_INV_Add2~5_combout\,
	datad => \CP|NP3|ALT_INV_Add5~17_sumout\,
	datae => \CP|NP3|ALT_INV_Add3~17_sumout\,
	dataf => \CP|NP3|ALT_INV_Add4~17_sumout\,
	combout => \CP|NP3|out~22_combout\);

-- Location: MLABCELL_X47_Y9_N24
\CP|NP3|out~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~23_combout\ = ( \CP|NP3|out[3]~4_combout\ & ( \CP|NP3|out[3]~3_combout\ & ( \CP|NP3|Add10~17_sumout\ ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( \CP|NP3|out[3]~3_combout\ & ( \CP|NP3|Add12~17_sumout\ ) ) ) # ( \CP|NP3|out[3]~4_combout\ & ( 
-- !\CP|NP3|out[3]~3_combout\ & ( \CP|NP3|Add11~17_sumout\ ) ) ) # ( !\CP|NP3|out[3]~4_combout\ & ( !\CP|NP3|out[3]~3_combout\ & ( !\CP|NP3|Add2~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add12~17_sumout\,
	datab => \CP|NP3|ALT_INV_Add10~17_sumout\,
	datac => \CP|NP3|ALT_INV_Add11~17_sumout\,
	datad => \CP|NP3|ALT_INV_Add2~5_combout\,
	datae => \CP|NP3|ALT_INV_out[3]~4_combout\,
	dataf => \CP|NP3|ALT_INV_out[3]~3_combout\,
	combout => \CP|NP3|out~23_combout\);

-- Location: LABCELL_X46_Y5_N51
\CP|NP3|out~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~24_combout\ = ( \CP|NP3|out~23_combout\ & ( (!\CP|NP3|always1~3_combout\ & ((!\CP|NP3|always1~10_combout\) # ((\CP|NP3|Add8~17_sumout\)))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~17_sumout\)))) ) ) # ( !\CP|NP3|out~23_combout\ & ( 
-- (!\CP|NP3|always1~3_combout\ & (\CP|NP3|always1~10_combout\ & (\CP|NP3|Add8~17_sumout\))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~3_combout\,
	datab => \CP|NP3|ALT_INV_always1~10_combout\,
	datac => \CP|NP3|ALT_INV_Add8~17_sumout\,
	datad => \CP|NP3|ALT_INV_Add7~17_sumout\,
	dataf => \CP|NP3|ALT_INV_out~23_combout\,
	combout => \CP|NP3|out~24_combout\);

-- Location: LABCELL_X46_Y5_N54
\CP|NP3|out~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~25_combout\ = ( \CP|NP3|Add0~17_sumout\ & ( \CP|NP3|out~24_combout\ & ( (!\CP|NP3|out[3]~1_combout\) # ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~22_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add1~17_sumout\))) ) ) ) # ( 
-- !\CP|NP3|Add0~17_sumout\ & ( \CP|NP3|out~24_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & (((!\CP|NP3|out[3]~0_combout\)))) # (\CP|NP3|out[3]~1_combout\ & ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~22_combout\))) # (\CP|NP3|out[3]~0_combout\ & 
-- (\CP|NP3|Add1~17_sumout\)))) ) ) ) # ( \CP|NP3|Add0~17_sumout\ & ( !\CP|NP3|out~24_combout\ & ( (!\CP|NP3|out[3]~1_combout\ & (((\CP|NP3|out[3]~0_combout\)))) # (\CP|NP3|out[3]~1_combout\ & ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~22_combout\))) # 
-- (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add1~17_sumout\)))) ) ) ) # ( !\CP|NP3|Add0~17_sumout\ & ( !\CP|NP3|out~24_combout\ & ( (\CP|NP3|out[3]~1_combout\ & ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~22_combout\))) # (\CP|NP3|out[3]~0_combout\ & 
-- (\CP|NP3|Add1~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add1~17_sumout\,
	datab => \CP|NP3|ALT_INV_out[3]~1_combout\,
	datac => \CP|NP3|ALT_INV_out[3]~0_combout\,
	datad => \CP|NP3|ALT_INV_out~22_combout\,
	datae => \CP|NP3|ALT_INV_Add0~17_sumout\,
	dataf => \CP|NP3|ALT_INV_out~24_combout\,
	combout => \CP|NP3|out~25_combout\);

-- Location: FF_X46_Y6_N14
\CP|NP3|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP3|out~25_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(3));

-- Location: LABCELL_X48_Y7_N6
\CP|NP3|always1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~9_combout\ = ( \CP|NP3|out\(4) & ( \CP|NP3|out\(0) & ( (\CP|NP3|out\(5) & ((\CP|NP3|out\(2)) # (\CP|NP3|out\(3)))) ) ) ) # ( !\CP|NP3|out\(4) & ( \CP|NP3|out\(0) & ( (!\CP|NP3|out\(3) & (!\CP|NP3|out\(2) & (!\CP|NP3|out\(1) & 
-- !\CP|NP3|out\(5)))) ) ) ) # ( \CP|NP3|out\(4) & ( !\CP|NP3|out\(0) & ( (\CP|NP3|out\(5) & (((\CP|NP3|out\(2) & \CP|NP3|out\(1))) # (\CP|NP3|out\(3)))) ) ) ) # ( !\CP|NP3|out\(4) & ( !\CP|NP3|out\(0) & ( (!\CP|NP3|out\(3) & (!\CP|NP3|out\(2) & 
-- (!\CP|NP3|out\(1) & !\CP|NP3|out\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000101011110000000000000000000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(3),
	datab => \CP|NP3|ALT_INV_out\(2),
	datac => \CP|NP3|ALT_INV_out\(1),
	datad => \CP|NP3|ALT_INV_out\(5),
	datae => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(0),
	combout => \CP|NP3|always1~9_combout\);

-- Location: LABCELL_X51_Y5_N57
\CP|NP3|always1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~10_combout\ = ( \CP|NP3|out\(7) & ( (!\CP|NP3|out\(6) & !\CP|NP3|always1~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	datad => \CP|NP3|ALT_INV_always1~9_combout\,
	dataf => \CP|NP3|ALT_INV_out\(7),
	combout => \CP|NP3|always1~10_combout\);

-- Location: LABCELL_X46_Y5_N18
\CP|NP3|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add8~10\ ))
-- \CP|NP3|Add8~6\ = CARRY(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add8~10\,
	sumout => \CP|NP3|Add8~5_sumout\,
	cout => \CP|NP3|Add8~6\);

-- Location: MLABCELL_X47_Y5_N15
\CP|NP3|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add7~10\ ))
-- \CP|NP3|Add7~6\ = CARRY(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add7~10\,
	sumout => \CP|NP3|Add7~5_sumout\,
	cout => \CP|NP3|Add7~6\);

-- Location: LABCELL_X50_Y9_N57
\CP|NP3|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add9~1_combout\ = ( \CP|NP3|out\(6) & ( (\CP|NP3|LessThan3~0_combout\ & (!\CP|NP3|out\(4) & !\CP|NP3|out\(5))) ) ) # ( !\CP|NP3|out\(6) & ( (!\CP|NP3|LessThan3~0_combout\) # ((\CP|NP3|out\(5)) # (\CP|NP3|out\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111010000000100000010111111101111110100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_LessThan3~0_combout\,
	datab => \CP|NP3|ALT_INV_out\(4),
	datac => \CP|NP3|ALT_INV_out\(5),
	datae => \CP|NP3|ALT_INV_out\(6),
	combout => \CP|NP3|Add9~1_combout\);

-- Location: LABCELL_X46_Y9_N18
\CP|NP3|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add12~10\ ))
-- \CP|NP3|Add12~6\ = CARRY(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add12~10\,
	sumout => \CP|NP3|Add12~5_sumout\,
	cout => \CP|NP3|Add12~6\);

-- Location: LABCELL_X48_Y9_N48
\CP|NP3|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add11~10\ ))
-- \CP|NP3|Add11~6\ = CARRY(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add11~10\,
	sumout => \CP|NP3|Add11~5_sumout\,
	cout => \CP|NP3|Add11~6\);

-- Location: MLABCELL_X47_Y9_N15
\CP|NP3|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add10~10\ ))
-- \CP|NP3|Add10~6\ = CARRY(( \CP|NP3|out\(6) ) + ( VCC ) + ( \CP|NP3|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add10~10\,
	sumout => \CP|NP3|Add10~5_sumout\,
	cout => \CP|NP3|Add10~6\);

-- Location: MLABCELL_X47_Y9_N48
\CP|NP3|out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~11_combout\ = ( \CP|NP3|Add11~5_sumout\ & ( \CP|NP3|Add10~5_sumout\ & ( ((!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|Add9~1_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add12~5_sumout\)))) # (\CP|NP3|out[3]~4_combout\) ) ) ) # ( 
-- !\CP|NP3|Add11~5_sumout\ & ( \CP|NP3|Add10~5_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|Add9~1_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add12~5_sumout\))))) # (\CP|NP3|out[3]~4_combout\ & 
-- (\CP|NP3|out[3]~3_combout\)) ) ) ) # ( \CP|NP3|Add11~5_sumout\ & ( !\CP|NP3|Add10~5_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|Add9~1_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((\CP|NP3|Add12~5_sumout\))))) # 
-- (\CP|NP3|out[3]~4_combout\ & (!\CP|NP3|out[3]~3_combout\)) ) ) ) # ( !\CP|NP3|Add11~5_sumout\ & ( !\CP|NP3|Add10~5_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & ((!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|Add9~1_combout\)) # (\CP|NP3|out[3]~3_combout\ & 
-- ((\CP|NP3|Add12~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100010110001001110011010010001101100111101010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datac => \CP|NP3|ALT_INV_Add9~1_combout\,
	datad => \CP|NP3|ALT_INV_Add12~5_sumout\,
	datae => \CP|NP3|ALT_INV_Add11~5_sumout\,
	dataf => \CP|NP3|ALT_INV_Add10~5_sumout\,
	combout => \CP|NP3|out~11_combout\);

-- Location: LABCELL_X46_Y5_N42
\CP|NP3|out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~12_combout\ = ( \CP|NP3|out~11_combout\ & ( (!\CP|NP3|always1~3_combout\ & ((!\CP|NP3|always1~10_combout\) # ((\CP|NP3|Add8~5_sumout\)))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~5_sumout\)))) ) ) # ( !\CP|NP3|out~11_combout\ & ( 
-- (!\CP|NP3|always1~3_combout\ & (\CP|NP3|always1~10_combout\ & (\CP|NP3|Add8~5_sumout\))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|Add7~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~3_combout\,
	datab => \CP|NP3|ALT_INV_always1~10_combout\,
	datac => \CP|NP3|ALT_INV_Add8~5_sumout\,
	datad => \CP|NP3|ALT_INV_Add7~5_sumout\,
	dataf => \CP|NP3|ALT_INV_out~11_combout\,
	combout => \CP|NP3|out~12_combout\);

-- Location: LABCELL_X48_Y7_N48
\CP|NP3|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add1~10\ ))
-- \CP|NP3|Add1~6\ = CARRY(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add1~10\,
	sumout => \CP|NP3|Add1~5_sumout\,
	cout => \CP|NP3|Add1~6\);

-- Location: LABCELL_X50_Y9_N18
\CP|NP3|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~2_combout\ = ( \CP|NP3|Add2~0_combout\ & ( !\CP|NP3|out\(5) $ (!\CP|NP3|out\(6)) ) ) # ( !\CP|NP3|Add2~0_combout\ & ( \CP|NP3|out\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(5),
	datac => \CP|NP3|ALT_INV_out\(6),
	dataf => \CP|NP3|ALT_INV_Add2~0_combout\,
	combout => \CP|NP3|Add2~2_combout\);

-- Location: LABCELL_X50_Y9_N48
\CP|NP3|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add4~10\ ))
-- \CP|NP3|Add4~6\ = CARRY(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add4~10\,
	sumout => \CP|NP3|Add4~5_sumout\,
	cout => \CP|NP3|Add4~6\);

-- Location: LABCELL_X51_Y9_N15
\CP|NP3|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add3~10\ ))
-- \CP|NP3|Add3~6\ = CARRY(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add3~10\,
	sumout => \CP|NP3|Add3~5_sumout\,
	cout => \CP|NP3|Add3~6\);

-- Location: LABCELL_X46_Y9_N48
\CP|NP3|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add5~10\ ))
-- \CP|NP3|Add5~6\ = CARRY(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add5~10\,
	sumout => \CP|NP3|Add5~5_sumout\,
	cout => \CP|NP3|Add5~6\);

-- Location: LABCELL_X50_Y9_N24
\CP|NP3|out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~10_combout\ = ( \CP|NP3|Add3~5_sumout\ & ( \CP|NP3|Add5~5_sumout\ & ( ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~2_combout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add4~5_sumout\)))) # (\CP|NP3|out[3]~3_combout\) ) ) ) # ( 
-- !\CP|NP3|Add3~5_sumout\ & ( \CP|NP3|Add5~5_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~2_combout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add4~5_sumout\))))) # (\CP|NP3|out[3]~3_combout\ & 
-- (!\CP|NP3|out[3]~4_combout\)) ) ) ) # ( \CP|NP3|Add3~5_sumout\ & ( !\CP|NP3|Add5~5_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~2_combout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add4~5_sumout\))))) # 
-- (\CP|NP3|out[3]~3_combout\ & (\CP|NP3|out[3]~4_combout\)) ) ) ) # ( !\CP|NP3|Add3~5_sumout\ & ( !\CP|NP3|Add5~5_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~2_combout\)) # (\CP|NP3|out[3]~4_combout\ & 
-- ((\CP|NP3|Add4~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datac => \CP|NP3|ALT_INV_Add2~2_combout\,
	datad => \CP|NP3|ALT_INV_Add4~5_sumout\,
	datae => \CP|NP3|ALT_INV_Add3~5_sumout\,
	dataf => \CP|NP3|ALT_INV_Add5~5_sumout\,
	combout => \CP|NP3|out~10_combout\);

-- Location: MLABCELL_X47_Y5_N45
\CP|NP3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~5_sumout\ = SUM(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add0~10\ ))
-- \CP|NP3|Add0~6\ = CARRY(( \CP|NP3|out\(6) ) + ( GND ) + ( \CP|NP3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(6),
	cin => \CP|NP3|Add0~10\,
	sumout => \CP|NP3|Add0~5_sumout\,
	cout => \CP|NP3|Add0~6\);

-- Location: LABCELL_X45_Y6_N36
\CP|NP3|out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~13_combout\ = ( \CP|NP3|out[3]~1_combout\ & ( \CP|NP3|Add0~5_sumout\ & ( (!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~10_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add1~5_sumout\)) ) ) ) # ( !\CP|NP3|out[3]~1_combout\ & ( 
-- \CP|NP3|Add0~5_sumout\ & ( (\CP|NP3|out[3]~0_combout\) # (\CP|NP3|out~12_combout\) ) ) ) # ( \CP|NP3|out[3]~1_combout\ & ( !\CP|NP3|Add0~5_sumout\ & ( (!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~10_combout\))) # (\CP|NP3|out[3]~0_combout\ & 
-- (\CP|NP3|Add1~5_sumout\)) ) ) ) # ( !\CP|NP3|out[3]~1_combout\ & ( !\CP|NP3|Add0~5_sumout\ & ( (\CP|NP3|out~12_combout\ & !\CP|NP3|out[3]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out~12_combout\,
	datab => \CP|NP3|ALT_INV_Add1~5_sumout\,
	datac => \CP|NP3|ALT_INV_out[3]~0_combout\,
	datad => \CP|NP3|ALT_INV_out~10_combout\,
	datae => \CP|NP3|ALT_INV_out[3]~1_combout\,
	dataf => \CP|NP3|ALT_INV_Add0~5_sumout\,
	combout => \CP|NP3|out~13_combout\);

-- Location: FF_X45_Y6_N38
\CP|NP3|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~13_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(6));

-- Location: LABCELL_X46_Y5_N30
\CP|NP3|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~2_combout\ = ( \CP|NP3|LessThan3~0_combout\ & ( (\CP|NP3|out\(6) & ((!\CP|NP3|out\(4)) # (!\CP|NP3|out\(5)))) ) ) # ( !\CP|NP3|LessThan3~0_combout\ & ( !\CP|NP3|out\(6) $ (((!\CP|NP3|out\(4)) # (!\CP|NP3|out\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101100110010101010110011001010101010001000101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(6),
	datab => \CP|NP3|ALT_INV_out\(4),
	datad => \CP|NP3|ALT_INV_out\(5),
	dataf => \CP|NP3|ALT_INV_LessThan3~0_combout\,
	combout => \CP|NP3|always1~2_combout\);

-- Location: LABCELL_X46_Y5_N36
\CP|NP3|out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[3]~0_combout\ = ( \CP|NP3|out\(7) & ( (!\CP|NP3|p|out~q\ & ((\CP|NP3|always1~1_combout\) # (\CP|NP3|always1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|p|ALT_INV_out~q\,
	datac => \CP|NP3|ALT_INV_always1~2_combout\,
	datad => \CP|NP3|ALT_INV_always1~1_combout\,
	dataf => \CP|NP3|ALT_INV_out\(7),
	combout => \CP|NP3|out[3]~0_combout\);

-- Location: MLABCELL_X47_Y5_N48
\CP|NP3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add0~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( GND ) + ( \CP|NP3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add0~6\,
	sumout => \CP|NP3|Add0~1_sumout\);

-- Location: LABCELL_X46_Y5_N21
\CP|NP3|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add8~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( VCC ) + ( \CP|NP3|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add8~6\,
	sumout => \CP|NP3|Add8~1_sumout\);

-- Location: MLABCELL_X47_Y5_N18
\CP|NP3|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add7~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( VCC ) + ( \CP|NP3|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add7~6\,
	sumout => \CP|NP3|Add7~1_sumout\);

-- Location: LABCELL_X46_Y9_N21
\CP|NP3|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add12~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( VCC ) + ( \CP|NP3|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add12~6\,
	sumout => \CP|NP3|Add12~1_sumout\);

-- Location: MLABCELL_X47_Y9_N18
\CP|NP3|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add10~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( VCC ) + ( \CP|NP3|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add10~6\,
	sumout => \CP|NP3|Add10~1_sumout\);

-- Location: LABCELL_X50_Y9_N15
\CP|NP3|Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add9~0_combout\ = ( \CP|NP3|LessThan3~0_combout\ & ( !\CP|NP3|out\(7) $ (((!\CP|NP3|out\(4) & (!\CP|NP3|out\(5) & !\CP|NP3|out\(6))))) ) ) # ( !\CP|NP3|LessThan3~0_combout\ & ( !\CP|NP3|out\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001101010101010100110101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(7),
	datab => \CP|NP3|ALT_INV_out\(4),
	datac => \CP|NP3|ALT_INV_out\(5),
	datad => \CP|NP3|ALT_INV_out\(6),
	dataf => \CP|NP3|ALT_INV_LessThan3~0_combout\,
	combout => \CP|NP3|Add9~0_combout\);

-- Location: LABCELL_X48_Y9_N51
\CP|NP3|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add11~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( VCC ) + ( \CP|NP3|Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add11~6\,
	sumout => \CP|NP3|Add11~1_sumout\);

-- Location: LABCELL_X48_Y9_N12
\CP|NP3|out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~6_combout\ = ( \CP|NP3|Add9~0_combout\ & ( \CP|NP3|Add11~1_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (\CP|NP3|out[3]~4_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add12~1_sumout\)) # 
-- (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add10~1_sumout\))))) ) ) ) # ( !\CP|NP3|Add9~0_combout\ & ( \CP|NP3|Add11~1_sumout\ & ( (!\CP|NP3|out[3]~3_combout\) # ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add12~1_sumout\)) # (\CP|NP3|out[3]~4_combout\ & 
-- ((\CP|NP3|Add10~1_sumout\)))) ) ) ) # ( \CP|NP3|Add9~0_combout\ & ( !\CP|NP3|Add11~1_sumout\ & ( (\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add12~1_sumout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add10~1_sumout\))))) ) ) ) # ( 
-- !\CP|NP3|Add9~0_combout\ & ( !\CP|NP3|Add11~1_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & (!\CP|NP3|out[3]~4_combout\)) # (\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add12~1_sumout\)) # (\CP|NP3|out[3]~4_combout\ & 
-- ((\CP|NP3|Add10~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010011101000001000001010110101110101111110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datac => \CP|NP3|ALT_INV_Add12~1_sumout\,
	datad => \CP|NP3|ALT_INV_Add10~1_sumout\,
	datae => \CP|NP3|ALT_INV_Add9~0_combout\,
	dataf => \CP|NP3|ALT_INV_Add11~1_sumout\,
	combout => \CP|NP3|out~6_combout\);

-- Location: MLABCELL_X47_Y7_N30
\CP|NP3|out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~7_combout\ = ( \CP|NP3|always1~10_combout\ & ( \CP|NP3|out~6_combout\ & ( (!\CP|NP3|always1~3_combout\ & (\CP|NP3|Add8~1_sumout\)) # (\CP|NP3|always1~3_combout\ & ((\CP|NP3|Add7~1_sumout\))) ) ) ) # ( !\CP|NP3|always1~10_combout\ & ( 
-- \CP|NP3|out~6_combout\ & ( (!\CP|NP3|always1~3_combout\) # (\CP|NP3|Add7~1_sumout\) ) ) ) # ( \CP|NP3|always1~10_combout\ & ( !\CP|NP3|out~6_combout\ & ( (!\CP|NP3|always1~3_combout\ & (\CP|NP3|Add8~1_sumout\)) # (\CP|NP3|always1~3_combout\ & 
-- ((\CP|NP3|Add7~1_sumout\))) ) ) ) # ( !\CP|NP3|always1~10_combout\ & ( !\CP|NP3|out~6_combout\ & ( (\CP|NP3|Add7~1_sumout\ & \CP|NP3|always1~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001111110011111100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add8~1_sumout\,
	datab => \CP|NP3|ALT_INV_Add7~1_sumout\,
	datac => \CP|NP3|ALT_INV_always1~3_combout\,
	datae => \CP|NP3|ALT_INV_always1~10_combout\,
	dataf => \CP|NP3|ALT_INV_out~6_combout\,
	combout => \CP|NP3|out~7_combout\);

-- Location: LABCELL_X51_Y9_N33
\CP|NP3|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add2~1_combout\ = ( \CP|NP3|Add2~0_combout\ & ( !\CP|NP3|out\(7) $ (((!\CP|NP3|out\(5)) # (!\CP|NP3|out\(6)))) ) ) # ( !\CP|NP3|Add2~0_combout\ & ( \CP|NP3|out\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(7),
	datac => \CP|NP3|ALT_INV_out\(5),
	datad => \CP|NP3|ALT_INV_out\(6),
	dataf => \CP|NP3|ALT_INV_Add2~0_combout\,
	combout => \CP|NP3|Add2~1_combout\);

-- Location: LABCELL_X50_Y9_N51
\CP|NP3|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add4~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( GND ) + ( \CP|NP3|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add4~6\,
	sumout => \CP|NP3|Add4~1_sumout\);

-- Location: LABCELL_X46_Y9_N51
\CP|NP3|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add5~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( GND ) + ( \CP|NP3|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add5~6\,
	sumout => \CP|NP3|Add5~1_sumout\);

-- Location: LABCELL_X51_Y9_N18
\CP|NP3|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add3~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( GND ) + ( \CP|NP3|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add3~6\,
	sumout => \CP|NP3|Add3~1_sumout\);

-- Location: LABCELL_X51_Y9_N24
\CP|NP3|out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~5_combout\ = ( \CP|NP3|Add5~1_sumout\ & ( \CP|NP3|Add3~1_sumout\ & ( ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~1_combout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add4~1_sumout\)))) # (\CP|NP3|out[3]~3_combout\) ) ) ) # ( 
-- !\CP|NP3|Add5~1_sumout\ & ( \CP|NP3|Add3~1_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~1_combout\ & ((!\CP|NP3|out[3]~3_combout\)))) # (\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|out[3]~3_combout\) # (\CP|NP3|Add4~1_sumout\)))) ) ) ) # ( 
-- \CP|NP3|Add5~1_sumout\ & ( !\CP|NP3|Add3~1_sumout\ & ( (!\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|out[3]~3_combout\)) # (\CP|NP3|Add2~1_combout\))) # (\CP|NP3|out[3]~4_combout\ & (((\CP|NP3|Add4~1_sumout\ & !\CP|NP3|out[3]~3_combout\)))) ) ) ) # ( 
-- !\CP|NP3|Add5~1_sumout\ & ( !\CP|NP3|Add3~1_sumout\ & ( (!\CP|NP3|out[3]~3_combout\ & ((!\CP|NP3|out[3]~4_combout\ & (\CP|NP3|Add2~1_combout\)) # (\CP|NP3|out[3]~4_combout\ & ((\CP|NP3|Add4~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add2~1_combout\,
	datab => \CP|NP3|ALT_INV_out[3]~4_combout\,
	datac => \CP|NP3|ALT_INV_Add4~1_sumout\,
	datad => \CP|NP3|ALT_INV_out[3]~3_combout\,
	datae => \CP|NP3|ALT_INV_Add5~1_sumout\,
	dataf => \CP|NP3|ALT_INV_Add3~1_sumout\,
	combout => \CP|NP3|out~5_combout\);

-- Location: LABCELL_X48_Y7_N51
\CP|NP3|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add1~1_sumout\ = SUM(( \CP|NP3|out\(7) ) + ( GND ) + ( \CP|NP3|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(7),
	cin => \CP|NP3|Add1~6\,
	sumout => \CP|NP3|Add1~1_sumout\);

-- Location: LABCELL_X45_Y6_N42
\CP|NP3|out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~8_combout\ = ( \CP|NP3|out~5_combout\ & ( \CP|NP3|Add1~1_sumout\ & ( ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~7_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add0~1_sumout\))) # (\CP|NP3|out[3]~1_combout\) ) ) ) # ( 
-- !\CP|NP3|out~5_combout\ & ( \CP|NP3|Add1~1_sumout\ & ( (!\CP|NP3|out[3]~0_combout\ & (((!\CP|NP3|out[3]~1_combout\ & \CP|NP3|out~7_combout\)))) # (\CP|NP3|out[3]~0_combout\ & (((\CP|NP3|out[3]~1_combout\)) # (\CP|NP3|Add0~1_sumout\))) ) ) ) # ( 
-- \CP|NP3|out~5_combout\ & ( !\CP|NP3|Add1~1_sumout\ & ( (!\CP|NP3|out[3]~0_combout\ & (((\CP|NP3|out~7_combout\) # (\CP|NP3|out[3]~1_combout\)))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add0~1_sumout\ & (!\CP|NP3|out[3]~1_combout\))) ) ) ) # ( 
-- !\CP|NP3|out~5_combout\ & ( !\CP|NP3|Add1~1_sumout\ & ( (!\CP|NP3|out[3]~1_combout\ & ((!\CP|NP3|out[3]~0_combout\ & ((\CP|NP3|out~7_combout\))) # (\CP|NP3|out[3]~0_combout\ & (\CP|NP3|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out[3]~0_combout\,
	datab => \CP|NP3|ALT_INV_Add0~1_sumout\,
	datac => \CP|NP3|ALT_INV_out[3]~1_combout\,
	datad => \CP|NP3|ALT_INV_out~7_combout\,
	datae => \CP|NP3|ALT_INV_out~5_combout\,
	dataf => \CP|NP3|ALT_INV_Add1~1_sumout\,
	combout => \CP|NP3|out~8_combout\);

-- Location: FF_X45_Y6_N44
\CP|NP3|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~8_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP3|out[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(7));

-- Location: LABCELL_X46_Y5_N33
\CP|NP3|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|always1~3_combout\ = ( \CP|NP3|always1~2_combout\ & ( \CP|NP3|out\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out\(7),
	dataf => \CP|NP3|ALT_INV_always1~2_combout\,
	combout => \CP|NP3|always1~3_combout\);

-- Location: LABCELL_X46_Y7_N15
\CP|NP3|out~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~33_combout\ = ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|p|out~q\ & (\CP|NP3|Add1~25_sumout\ & ((\CP|NP3|always1~11_combout\)))) # (\CP|NP3|p|out~q\ & (((\CP|NP3|Add8~25_sumout\)))) ) ) # ( !\CP|NP3|always1~10_combout\ & ( 
-- (\CP|NP3|Add1~25_sumout\ & (!\CP|NP3|p|out~q\ & \CP|NP3|always1~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000011010100110000001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_Add1~25_sumout\,
	datab => \CP|NP3|ALT_INV_Add8~25_sumout\,
	datac => \CP|NP3|p|ALT_INV_out~q\,
	datad => \CP|NP3|ALT_INV_always1~11_combout\,
	dataf => \CP|NP3|ALT_INV_always1~10_combout\,
	combout => \CP|NP3|out~33_combout\);

-- Location: LABCELL_X48_Y9_N9
\CP|NP3|out~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~31_combout\ = ( !\CP|NP3|p|out~q\ & ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~11_combout\ & \CP|NP3|Add4~25_sumout\) ) ) ) # ( \CP|NP3|p|out~q\ & ( !\CP|NP3|always1~10_combout\ & ( \CP|NP3|Add11~25_sumout\ ) ) ) # ( !\CP|NP3|p|out~q\ 
-- & ( !\CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~11_combout\ & \CP|NP3|Add4~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001100110011001100001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~11_combout\,
	datab => \CP|NP3|ALT_INV_Add11~25_sumout\,
	datac => \CP|NP3|ALT_INV_Add4~25_sumout\,
	datae => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_always1~10_combout\,
	combout => \CP|NP3|out~31_combout\);

-- Location: LABCELL_X46_Y9_N24
\CP|NP3|out~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~30_combout\ = ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|p|out~q\ & (\CP|NP3|Add5~25_sumout\ & !\CP|NP3|always1~11_combout\)) ) ) # ( !\CP|NP3|always1~10_combout\ & ( (!\CP|NP3|p|out~q\ & (\CP|NP3|Add5~25_sumout\ & 
-- ((!\CP|NP3|always1~11_combout\)))) # (\CP|NP3|p|out~q\ & (((\CP|NP3|Add12~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001000100000000000100111000001010010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|p|ALT_INV_out~q\,
	datab => \CP|NP3|ALT_INV_Add5~25_sumout\,
	datac => \CP|NP3|ALT_INV_Add12~25_sumout\,
	datad => \CP|NP3|ALT_INV_always1~11_combout\,
	datae => \CP|NP3|ALT_INV_always1~10_combout\,
	combout => \CP|NP3|out~30_combout\);

-- Location: LABCELL_X46_Y7_N27
\CP|NP3|out~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~32_combout\ = ( \CP|NP3|out~30_combout\ & ( ((!\CP|NP3|always1~5_combout\ & ((!\CP|NP3|always1~12_combout\) # (\CP|NP3|out~31_combout\)))) # (\CP|NP3|always1~6_combout\) ) ) # ( !\CP|NP3|out~30_combout\ & ( (!\CP|NP3|always1~6_combout\ & 
-- (!\CP|NP3|always1~5_combout\ & (\CP|NP3|out~31_combout\ & \CP|NP3|always1~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100011011101010111011101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~6_combout\,
	datab => \CP|NP3|ALT_INV_always1~5_combout\,
	datac => \CP|NP3|ALT_INV_out~31_combout\,
	datad => \CP|NP3|ALT_INV_always1~12_combout\,
	dataf => \CP|NP3|ALT_INV_out~30_combout\,
	combout => \CP|NP3|out~32_combout\);

-- Location: LABCELL_X46_Y7_N33
\CP|NP3|out~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~34_combout\ = ( \CP|NP3|out~32_combout\ & ( (!\CP|NP3|out~33_combout\ & \CP|NP3|always1~8_combout\) ) ) # ( !\CP|NP3|out~32_combout\ & ( !\CP|NP3|out~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_out~33_combout\,
	datad => \CP|NP3|ALT_INV_always1~8_combout\,
	dataf => \CP|NP3|ALT_INV_out~32_combout\,
	combout => \CP|NP3|out~34_combout\);

-- Location: LABCELL_X46_Y7_N42
\CP|NP3|out~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~35_combout\ = ( \CP|NP3|always1~8_combout\ & ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~11_combout\ & !\CP|NP3|p|out~q\) ) ) ) # ( !\CP|NP3|always1~8_combout\ & ( \CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~6_combout\ & 
-- (\CP|NP3|always1~5_combout\ & (!\CP|NP3|always1~11_combout\ & !\CP|NP3|p|out~q\))) ) ) ) # ( \CP|NP3|always1~8_combout\ & ( !\CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~11_combout\) # (\CP|NP3|p|out~q\) ) ) ) # ( !\CP|NP3|always1~8_combout\ & ( 
-- !\CP|NP3|always1~10_combout\ & ( (!\CP|NP3|always1~6_combout\ & (\CP|NP3|always1~5_combout\ & ((!\CP|NP3|always1~11_combout\) # (\CP|NP3|p|out~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100010111100001111111100100000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~6_combout\,
	datab => \CP|NP3|ALT_INV_always1~5_combout\,
	datac => \CP|NP3|ALT_INV_always1~11_combout\,
	datad => \CP|NP3|p|ALT_INV_out~q\,
	datae => \CP|NP3|ALT_INV_always1~8_combout\,
	dataf => \CP|NP3|ALT_INV_always1~10_combout\,
	combout => \CP|NP3|out~35_combout\);

-- Location: LABCELL_X46_Y7_N30
\CP|NP3|out~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~36_combout\ = ( \CP|NP3|out~35_combout\ & ( ((!\CP|NP3|always1~3_combout\ & (\CP|NP3|already_cut~0_combout\ & !\CP|NP3|out~34_combout\))) # (\CP|NP3|out\(0)) ) ) # ( !\CP|NP3|out~35_combout\ & ( (!\CP|NP3|always1~3_combout\ & 
-- ((!\CP|NP3|already_cut~0_combout\ & ((\CP|NP3|out\(0)))) # (\CP|NP3|already_cut~0_combout\ & (!\CP|NP3|out~34_combout\)))) # (\CP|NP3|always1~3_combout\ & (((\CP|NP3|out\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111101001000001111110100100000111111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_always1~3_combout\,
	datab => \CP|NP3|ALT_INV_already_cut~0_combout\,
	datac => \CP|NP3|ALT_INV_out~34_combout\,
	datad => \CP|NP3|ALT_INV_out\(0),
	dataf => \CP|NP3|ALT_INV_out~35_combout\,
	combout => \CP|NP3|out~36_combout\);

-- Location: FF_X46_Y7_N32
\CP|NP3|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out~36_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(0));

-- Location: LABCELL_X48_Y7_N0
\CP|NP3|LessThan13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan13~1_combout\ = ( \CP|NP3|out\(4) & ( !\CP|NP3|out\(5) & ( (!\CP|NP3|out\(0)) # ((!\CP|NP3|out\(2)) # ((!\CP|NP3|out\(1)) # (!\CP|NP3|out\(3)))) ) ) ) # ( !\CP|NP3|out\(4) & ( !\CP|NP3|out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(0),
	datab => \CP|NP3|ALT_INV_out\(2),
	datac => \CP|NP3|ALT_INV_out\(1),
	datad => \CP|NP3|ALT_INV_out\(3),
	datae => \CP|NP3|ALT_INV_out\(4),
	dataf => \CP|NP3|ALT_INV_out\(5),
	combout => \CP|NP3|LessThan13~1_combout\);

-- Location: LABCELL_X46_Y7_N48
\CP|NP3|LessThan13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|LessThan13~2_combout\ = ( \CP|NP3|LessThan13~0_combout\ & ( \CP|NP3|LessThan13~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP3|ALT_INV_LessThan13~1_combout\,
	dataf => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	combout => \CP|NP3|LessThan13~2_combout\);

-- Location: MLABCELL_X47_Y7_N48
\CP|NP3|POSIN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|POSIN~0_combout\ = ( \CP|NP3|POSIN~q\ & ( \CP|NP3|always1~0_combout\ & ( (!\CP|NP3|p|out~q\ & ((\CP|NP3|LessThan0~1_combout\))) # (\CP|NP3|p|out~q\ & (!\CP|NP3|LessThan13~2_combout\)) ) ) ) # ( !\CP|NP3|POSIN~q\ & ( \CP|NP3|always1~0_combout\ & ( 
-- (!\CP|NP3|p|out~q\ & ((\CP|NP3|LessThan0~1_combout\))) # (\CP|NP3|p|out~q\ & (!\CP|NP3|LessThan13~2_combout\)) ) ) ) # ( \CP|NP3|POSIN~q\ & ( !\CP|NP3|always1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111110011000000111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_LessThan13~2_combout\,
	datac => \CP|NP3|ALT_INV_LessThan0~1_combout\,
	datad => \CP|NP3|p|ALT_INV_out~q\,
	datae => \CP|NP3|ALT_INV_POSIN~q\,
	dataf => \CP|NP3|ALT_INV_always1~0_combout\,
	combout => \CP|NP3|POSIN~0_combout\);

-- Location: FF_X47_Y7_N49
\CP|NP3|POSIN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|POSIN~0_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|POSIN~q\);

-- Location: FF_X46_Y7_N47
\CP|NP3|p|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP3|POSIN~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|p|out~q\);

-- Location: LABCELL_X46_Y6_N27
\CP|NP3|mimichalfHzclock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|mimichalfHzclock~0_combout\ = ( \CP|NP3|LessThan0~1_combout\ & ( !\CP|NP3|p|out~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_LessThan0~1_combout\,
	combout => \CP|NP3|mimichalfHzclock~0_combout\);

-- Location: LABCELL_X45_Y6_N18
\CP|NP3|mimichalfHzclock~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|mimichalfHzclock~1_combout\ = ( \KEY[0]~input_o\ & ( \CP|NPenable3~combout\ & ( (\CP|RC|mimic60HzClock~q\ & ((!\CP|NP3|p|out~q\) # ((!\CP|NP3|LessThan13~1_combout\) # (!\CP|NP3|LessThan13~0_combout\)))) ) ) ) # ( !\KEY[0]~input_o\ & ( 
-- \CP|NPenable3~combout\ ) ) # ( !\KEY[0]~input_o\ & ( !\CP|NPenable3~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|p|ALT_INV_out~q\,
	datab => \CP|NP3|ALT_INV_LessThan13~1_combout\,
	datac => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datad => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_NPenable3~combout\,
	combout => \CP|NP3|mimichalfHzclock~1_combout\);

-- Location: FF_X46_Y6_N28
\CP|NP3|mimichalfHzclock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|mimichalfHzclock~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|mimichalfHzclock~q\);

-- Location: LABCELL_X42_Y8_N24
\CP|mimichalfHzclock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|mimichalfHzclock~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP3|mimichalfHzclock~q\ ) ) ) # ( 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP2|mimichalfHzclock~q\ ) ) ) # ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP3|mimichalfHzclock~q\ ) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( 
-- \CP|NP1|mimichalfHzclock~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_mimichalfHzclock~q\,
	datab => \CP|NP2|ALT_INV_mimichalfHzclock~q\,
	datad => \CP|NP3|ALT_INV_mimichalfHzclock~q\,
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|mimichalfHzclock~0_combout\);

-- Location: LABCELL_X42_Y8_N57
\CP|mimichalfHzclock\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|mimichalfHzclock~combout\ = ( \CP|mimichalfHzclock~0_combout\ & ( (\CP|mimichalfHzclock~combout\) # (\CP|coor[16]~0_combout\) ) ) # ( !\CP|mimichalfHzclock~0_combout\ & ( (!\CP|coor[16]~0_combout\ & \CP|mimichalfHzclock~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor[16]~0_combout\,
	datad => \CP|ALT_INV_mimichalfHzclock~combout\,
	dataf => \CP|ALT_INV_mimichalfHzclock~0_combout\,
	combout => \CP|mimichalfHzclock~combout\);

-- Location: LABCELL_X42_Y8_N36
\CP|rng2|out[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng2|out[4]~0_combout\ = ( \KEY[0]~input_o\ & ( \CP|mimichalfHzclock~combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_mimichalfHzclock~combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng2|out[4]~0_combout\);

-- Location: FF_X47_Y6_N59
\CP|rng1|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out~1_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(1));

-- Location: FF_X47_Y6_N26
\CP|rng1|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(2));

-- Location: LABCELL_X46_Y6_N18
\CP|rng1|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng1|out~4_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng1|out\(2) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng1|ALT_INV_out\(2),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng1|out~4_combout\);

-- Location: FF_X46_Y8_N56
\CP|rng1|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out~4_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(3));

-- Location: FF_X45_Y8_N8
\CP|rng1|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(4));

-- Location: LABCELL_X46_Y8_N42
\CP|rng1|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng1|out~0_combout\ = !\CP|rng1|out\(4) $ (!\CP|rng1|out\(7) $ (!\CP|rng1|out\(5) $ (!\CP|rng1|out\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng1|ALT_INV_out\(4),
	datab => \CP|rng1|ALT_INV_out\(7),
	datac => \CP|rng1|ALT_INV_out\(5),
	datad => \CP|rng1|ALT_INV_out\(3),
	combout => \CP|rng1|out~0_combout\);

-- Location: FF_X46_Y6_N20
\CP|rng1|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng1|out~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng1|out\(0));

-- Location: LABCELL_X43_Y6_N12
\CP|coor[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[16]~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\CP|rng1|out\(0)) # (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~1_combout\) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\CP|Mod0|auto_generated|divider|divider|op_8~5_sumout\) # (!\CP|Mod0|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~5_sumout\,
	datab => \CP|rng1|ALT_INV_out\(0),
	datac => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~1_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|coor[16]~0_combout\);

-- Location: LABCELL_X48_Y6_N30
\CP|NP1|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~13_sumout\ = SUM(( \CP|NP1|out\(8) ) + ( VCC ) + ( !VCC ))
-- \CP|NP1|Add5~14\ = CARRY(( \CP|NP1|out\(8) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(8),
	cin => GND,
	sumout => \CP|NP1|Add5~13_sumout\,
	cout => \CP|NP1|Add5~14\);

-- Location: FF_X42_Y8_N5
\CP|rng2|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(2));

-- Location: LABCELL_X45_Y6_N15
\CP|rng2|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng2|out~1_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng2|out\(2) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng2|ALT_INV_out\(2),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng2|out~1_combout\);

-- Location: FF_X43_Y8_N59
\CP|rng2|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out~1_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(3));

-- Location: LABCELL_X40_Y7_N33
\CP|rng2|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng2|out~2_combout\ = ( \KEY[0]~input_o\ & ( \CP|rng2|out\(3) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|rng2|ALT_INV_out\(3),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|rng2|out~2_combout\);

-- Location: FF_X42_Y8_N47
\CP|rng2|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out~2_combout\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(4));

-- Location: LABCELL_X42_Y8_N42
\CP|rng2|out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng2|out~3_combout\ = (!\KEY[0]~input_o\) # (\CP|rng2|out\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|rng2|ALT_INV_out\(4),
	combout => \CP|rng2|out~3_combout\);

-- Location: FF_X42_Y8_N44
\CP|rng2|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|rng2|out~3_combout\,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(5));

-- Location: FF_X42_Y8_N17
\CP|rng2|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(6));

-- Location: FF_X42_Y8_N38
\CP|rng2|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(7));

-- Location: LABCELL_X46_Y8_N48
\CP|rng2|out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|rng2|out~4_combout\ = ( \CP|rng2|out\(3) & ( !\CP|rng2|out\(4) $ (!\CP|rng2|out\(7) $ (!\CP|rng2|out\(5))) ) ) # ( !\CP|rng2|out\(3) & ( !\CP|rng2|out\(4) $ (!\CP|rng2|out\(7) $ (\CP|rng2|out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|rng2|ALT_INV_out\(4),
	datab => \CP|rng2|ALT_INV_out\(7),
	datac => \CP|rng2|ALT_INV_out\(5),
	dataf => \CP|rng2|ALT_INV_out\(3),
	combout => \CP|rng2|out~4_combout\);

-- Location: FF_X46_Y8_N49
\CP|rng2|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|rng2|out~4_combout\,
	asdata => VCC,
	sload => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(0));

-- Location: FF_X42_Y8_N26
\CP|rng2|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|rng2|out\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|rng2|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|rng2|out\(1));

-- Location: LABCELL_X48_Y6_N6
\CP|NP1|out[10]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[10]~33_combout\ = ( \KEY[0]~input_o\ & ( (\CP|NP1|Equal0~0_combout\ & (!\CP|NP1|p|out~q\ & \CP|NP1|mimichalfHzclock~0_combout\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Equal0~0_combout\,
	datac => \CP|NP1|p|ALT_INV_out~q\,
	datad => \CP|NP1|ALT_INV_mimichalfHzclock~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP1|out[10]~33_combout\);

-- Location: LABCELL_X48_Y6_N0
\CP|NP1|out[10]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|out[10]~34_combout\ = ( \CP|NP1|LessThan10~1_combout\ & ( \CP|NPenable1~combout\ & ( (!\KEY[0]~input_o\) # ((\CP|RC|mimic60HzClock~q\ & ((!\CP|NP1|p|out~q\) # (\CP|NP1|LessThan10~0_combout\)))) ) ) ) # ( !\CP|NP1|LessThan10~1_combout\ & ( 
-- \CP|NPenable1~combout\ & ( (!\KEY[0]~input_o\) # (\CP|RC|mimic60HzClock~q\) ) ) ) # ( \CP|NP1|LessThan10~1_combout\ & ( !\CP|NPenable1~combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\CP|NP1|LessThan10~1_combout\ & ( !\CP|NPenable1~combout\ & ( 
-- !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010111111111010101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|NP1|ALT_INV_LessThan10~0_combout\,
	datac => \CP|NP1|p|ALT_INV_out~q\,
	datad => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datae => \CP|NP1|ALT_INV_LessThan10~1_combout\,
	dataf => \CP|ALT_INV_NPenable1~combout\,
	combout => \CP|NP1|out[10]~34_combout\);

-- Location: FF_X48_Y6_N32
\CP|NP1|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~13_sumout\,
	asdata => \CP|rng2|out\(1),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(8));

-- Location: LABCELL_X48_Y6_N33
\CP|NP1|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~17_sumout\ = SUM(( \CP|NP1|out\(9) ) + ( GND ) + ( \CP|NP1|Add5~14\ ))
-- \CP|NP1|Add5~18\ = CARRY(( \CP|NP1|out\(9) ) + ( GND ) + ( \CP|NP1|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(9),
	cin => \CP|NP1|Add5~14\,
	sumout => \CP|NP1|Add5~17_sumout\,
	cout => \CP|NP1|Add5~18\);

-- Location: FF_X48_Y6_N34
\CP|NP1|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~17_sumout\,
	asdata => \CP|rng2|out\(2),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(9));

-- Location: LABCELL_X48_Y6_N36
\CP|NP1|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~21_sumout\ = SUM(( \CP|NP1|out\(10) ) + ( GND ) + ( \CP|NP1|Add5~18\ ))
-- \CP|NP1|Add5~22\ = CARRY(( \CP|NP1|out\(10) ) + ( GND ) + ( \CP|NP1|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(10),
	cin => \CP|NP1|Add5~18\,
	sumout => \CP|NP1|Add5~21_sumout\,
	cout => \CP|NP1|Add5~22\);

-- Location: FF_X48_Y6_N37
\CP|NP1|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~21_sumout\,
	asdata => \CP|rng2|out\(3),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(10));

-- Location: LABCELL_X48_Y6_N39
\CP|NP1|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~25_sumout\ = SUM(( \CP|NP1|out\(11) ) + ( GND ) + ( \CP|NP1|Add5~22\ ))
-- \CP|NP1|Add5~26\ = CARRY(( \CP|NP1|out\(11) ) + ( GND ) + ( \CP|NP1|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(11),
	cin => \CP|NP1|Add5~22\,
	sumout => \CP|NP1|Add5~25_sumout\,
	cout => \CP|NP1|Add5~26\);

-- Location: FF_X48_Y6_N40
\CP|NP1|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~25_sumout\,
	asdata => \CP|rng2|out\(4),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(11));

-- Location: LABCELL_X48_Y6_N42
\CP|NP1|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~29_sumout\ = SUM(( \CP|NP1|out\(12) ) + ( GND ) + ( \CP|NP1|Add5~26\ ))
-- \CP|NP1|Add5~30\ = CARRY(( \CP|NP1|out\(12) ) + ( GND ) + ( \CP|NP1|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(12),
	cin => \CP|NP1|Add5~26\,
	sumout => \CP|NP1|Add5~29_sumout\,
	cout => \CP|NP1|Add5~30\);

-- Location: FF_X48_Y6_N43
\CP|NP1|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~29_sumout\,
	asdata => \CP|rng2|out\(5),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(12));

-- Location: LABCELL_X48_Y6_N45
\CP|NP1|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~33_sumout\ = SUM(( \CP|NP1|out\(13) ) + ( GND ) + ( \CP|NP1|Add5~30\ ))
-- \CP|NP1|Add5~34\ = CARRY(( \CP|NP1|out\(13) ) + ( GND ) + ( \CP|NP1|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(13),
	cin => \CP|NP1|Add5~30\,
	sumout => \CP|NP1|Add5~33_sumout\,
	cout => \CP|NP1|Add5~34\);

-- Location: FF_X48_Y6_N46
\CP|NP1|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~33_sumout\,
	asdata => \CP|rng2|out\(6),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(13));

-- Location: LABCELL_X48_Y6_N48
\CP|NP1|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~9_sumout\ = SUM(( \CP|NP1|out\(14) ) + ( GND ) + ( \CP|NP1|Add5~34\ ))
-- \CP|NP1|Add5~10\ = CARRY(( \CP|NP1|out\(14) ) + ( GND ) + ( \CP|NP1|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(14),
	cin => \CP|NP1|Add5~34\,
	sumout => \CP|NP1|Add5~9_sumout\,
	cout => \CP|NP1|Add5~10\);

-- Location: FF_X48_Y6_N50
\CP|NP1|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~9_sumout\,
	asdata => \CP|rng2|out\(7),
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(14));

-- Location: LABCELL_X48_Y6_N51
\CP|NP1|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~5_sumout\ = SUM(( \CP|NP1|out\(15) ) + ( GND ) + ( \CP|NP1|Add5~10\ ))
-- \CP|NP1|Add5~6\ = CARRY(( \CP|NP1|out\(15) ) + ( GND ) + ( \CP|NP1|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(15),
	cin => \CP|NP1|Add5~10\,
	sumout => \CP|NP1|Add5~5_sumout\,
	cout => \CP|NP1|Add5~6\);

-- Location: LABCELL_X51_Y5_N30
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X48_Y6_N52
\CP|NP1|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~5_sumout\,
	asdata => \~GND~combout\,
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(15));

-- Location: LABCELL_X48_Y6_N54
\CP|NP1|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|Add5~1_sumout\ = SUM(( \CP|NP1|out\(16) ) + ( GND ) + ( \CP|NP1|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP1|ALT_INV_out\(16),
	cin => \CP|NP1|Add5~6\,
	sumout => \CP|NP1|Add5~1_sumout\);

-- Location: FF_X48_Y6_N55
\CP|NP1|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP1|Add5~1_sumout\,
	asdata => \~GND~combout\,
	sload => \CP|NP1|out[10]~33_combout\,
	ena => \CP|NP1|out[10]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|out\(16));

-- Location: LABCELL_X45_Y7_N0
\CP|NP3|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~13_sumout\ = SUM(( \CP|NP3|out\(8) ) + ( VCC ) + ( !VCC ))
-- \CP|NP3|Add6~14\ = CARRY(( \CP|NP3|out\(8) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP3|ALT_INV_out\(8),
	cin => GND,
	sumout => \CP|NP3|Add6~13_sumout\,
	cout => \CP|NP3|Add6~14\);

-- Location: LABCELL_X45_Y6_N27
\CP|NP3|out~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out~44_combout\ = ( \CP|NP3|out\(6) & ( (\CP|NP3|out\(5) & (\CP|NP3|out\(7) & (!\CP|NP3|LessThan0~0_combout\ & !\CP|NP3|p|out~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	datab => \CP|NP3|ALT_INV_out\(7),
	datac => \CP|NP3|ALT_INV_LessThan0~0_combout\,
	datad => \CP|NP3|p|ALT_INV_out~q\,
	dataf => \CP|NP3|ALT_INV_out\(6),
	combout => \CP|NP3|out~44_combout\);

-- Location: LABCELL_X46_Y7_N21
\CP|NP3|mimichalfHzclock~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|mimichalfHzclock~2_combout\ = ( \CP|NP3|LessThan13~0_combout\ & ( (\CP|NPenable3~combout\ & (\CP|RC|mimic60HzClock~q\ & ((!\CP|NP3|p|out~q\) # (!\CP|NP3|LessThan13~1_combout\)))) ) ) # ( !\CP|NP3|LessThan13~0_combout\ & ( (\CP|NPenable3~combout\ & 
-- \CP|RC|mimic60HzClock~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100000001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_NPenable3~combout\,
	datab => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datac => \CP|NP3|p|ALT_INV_out~q\,
	datad => \CP|NP3|ALT_INV_LessThan13~1_combout\,
	dataf => \CP|NP3|ALT_INV_LessThan13~0_combout\,
	combout => \CP|NP3|mimichalfHzclock~2_combout\);

-- Location: LABCELL_X45_Y7_N30
\CP|NP3|out[8]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[8]~45_combout\ = ( \CP|NP3|out\(8) & ( \CP|NP3|mimichalfHzclock~2_combout\ & ( (!\KEY[0]~input_o\ & (\CP|rng2|out\(1))) # (\KEY[0]~input_o\ & ((!\CP|NP3|out~44_combout\ & ((\CP|NP3|Add6~13_sumout\))) # (\CP|NP3|out~44_combout\ & 
-- (\CP|rng2|out\(1))))) ) ) ) # ( !\CP|NP3|out\(8) & ( \CP|NP3|mimichalfHzclock~2_combout\ & ( (!\KEY[0]~input_o\ & (\CP|rng2|out\(1))) # (\KEY[0]~input_o\ & ((!\CP|NP3|out~44_combout\ & ((\CP|NP3|Add6~13_sumout\))) # (\CP|NP3|out~44_combout\ & 
-- (\CP|rng2|out\(1))))) ) ) ) # ( \CP|NP3|out\(8) & ( !\CP|NP3|mimichalfHzclock~2_combout\ & ( (\CP|rng2|out\(1)) # (\KEY[0]~input_o\) ) ) ) # ( !\CP|NP3|out\(8) & ( !\CP|NP3|mimichalfHzclock~2_combout\ & ( (!\KEY[0]~input_o\ & \CP|rng2|out\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100100111001100110010011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|rng2|ALT_INV_out\(1),
	datac => \CP|NP3|ALT_INV_Add6~13_sumout\,
	datad => \CP|NP3|ALT_INV_out~44_combout\,
	datae => \CP|NP3|ALT_INV_out\(8),
	dataf => \CP|NP3|ALT_INV_mimichalfHzclock~2_combout\,
	combout => \CP|NP3|out[8]~45_combout\);

-- Location: FF_X45_Y7_N32
\CP|NP3|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|out[8]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(8));

-- Location: LABCELL_X45_Y7_N3
\CP|NP3|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~17_sumout\ = SUM(( \CP|NP3|out\(9) ) + ( GND ) + ( \CP|NP3|Add6~14\ ))
-- \CP|NP3|Add6~18\ = CARRY(( \CP|NP3|out\(9) ) + ( GND ) + ( \CP|NP3|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(9),
	cin => \CP|NP3|Add6~14\,
	sumout => \CP|NP3|Add6~17_sumout\,
	cout => \CP|NP3|Add6~18\);

-- Location: LABCELL_X45_Y6_N6
\CP|NP3|out[10]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|out[10]~43_combout\ = ( \CP|NP3|out\(6) & ( \KEY[0]~input_o\ & ( (\CP|NP3|out\(5) & (\CP|NP3|out\(7) & (!\CP|NP3|p|out~q\ & !\CP|NP3|LessThan0~0_combout\))) ) ) ) # ( \CP|NP3|out\(6) & ( !\KEY[0]~input_o\ ) ) # ( !\CP|NP3|out\(6) & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(5),
	datab => \CP|NP3|ALT_INV_out\(7),
	datac => \CP|NP3|p|ALT_INV_out~q\,
	datad => \CP|NP3|ALT_INV_LessThan0~0_combout\,
	datae => \CP|NP3|ALT_INV_out\(6),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP3|out[10]~43_combout\);

-- Location: FF_X45_Y7_N4
\CP|NP3|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~17_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(9));

-- Location: LABCELL_X45_Y7_N6
\CP|NP3|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~21_sumout\ = SUM(( \CP|NP3|out\(10) ) + ( GND ) + ( \CP|NP3|Add6~18\ ))
-- \CP|NP3|Add6~22\ = CARRY(( \CP|NP3|out\(10) ) + ( GND ) + ( \CP|NP3|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(10),
	cin => \CP|NP3|Add6~18\,
	sumout => \CP|NP3|Add6~21_sumout\,
	cout => \CP|NP3|Add6~22\);

-- Location: FF_X45_Y7_N7
\CP|NP3|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~21_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(10));

-- Location: LABCELL_X45_Y7_N9
\CP|NP3|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~25_sumout\ = SUM(( \CP|NP3|out\(11) ) + ( GND ) + ( \CP|NP3|Add6~22\ ))
-- \CP|NP3|Add6~26\ = CARRY(( \CP|NP3|out\(11) ) + ( GND ) + ( \CP|NP3|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(11),
	cin => \CP|NP3|Add6~22\,
	sumout => \CP|NP3|Add6~25_sumout\,
	cout => \CP|NP3|Add6~26\);

-- Location: FF_X45_Y7_N10
\CP|NP3|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~25_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(11));

-- Location: LABCELL_X45_Y7_N12
\CP|NP3|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~29_sumout\ = SUM(( \CP|NP3|out\(12) ) + ( GND ) + ( \CP|NP3|Add6~26\ ))
-- \CP|NP3|Add6~30\ = CARRY(( \CP|NP3|out\(12) ) + ( GND ) + ( \CP|NP3|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(12),
	cin => \CP|NP3|Add6~26\,
	sumout => \CP|NP3|Add6~29_sumout\,
	cout => \CP|NP3|Add6~30\);

-- Location: FF_X45_Y7_N13
\CP|NP3|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~29_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(12));

-- Location: LABCELL_X45_Y7_N15
\CP|NP3|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~33_sumout\ = SUM(( \CP|NP3|out\(13) ) + ( GND ) + ( \CP|NP3|Add6~30\ ))
-- \CP|NP3|Add6~34\ = CARRY(( \CP|NP3|out\(13) ) + ( GND ) + ( \CP|NP3|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(13),
	cin => \CP|NP3|Add6~30\,
	sumout => \CP|NP3|Add6~33_sumout\,
	cout => \CP|NP3|Add6~34\);

-- Location: FF_X45_Y7_N16
\CP|NP3|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~33_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(13));

-- Location: LABCELL_X45_Y7_N18
\CP|NP3|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~9_sumout\ = SUM(( \CP|NP3|out\(14) ) + ( GND ) + ( \CP|NP3|Add6~34\ ))
-- \CP|NP3|Add6~10\ = CARRY(( \CP|NP3|out\(14) ) + ( GND ) + ( \CP|NP3|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(14),
	cin => \CP|NP3|Add6~34\,
	sumout => \CP|NP3|Add6~9_sumout\,
	cout => \CP|NP3|Add6~10\);

-- Location: FF_X45_Y7_N19
\CP|NP3|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~9_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(14));

-- Location: LABCELL_X45_Y7_N21
\CP|NP3|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~5_sumout\ = SUM(( \CP|NP3|out\(15) ) + ( GND ) + ( \CP|NP3|Add6~10\ ))
-- \CP|NP3|Add6~6\ = CARRY(( \CP|NP3|out\(15) ) + ( GND ) + ( \CP|NP3|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(15),
	cin => \CP|NP3|Add6~10\,
	sumout => \CP|NP3|Add6~5_sumout\,
	cout => \CP|NP3|Add6~6\);

-- Location: FF_X45_Y7_N23
\CP|NP3|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~5_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(15));

-- Location: LABCELL_X45_Y7_N24
\CP|NP3|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|Add6~1_sumout\ = SUM(( \CP|NP3|out\(16) ) + ( GND ) + ( \CP|NP3|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP3|ALT_INV_out\(16),
	cin => \CP|NP3|Add6~6\,
	sumout => \CP|NP3|Add6~1_sumout\);

-- Location: FF_X45_Y7_N25
\CP|NP3|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|Add6~1_sumout\,
	sclr => \CP|NP3|out[10]~43_combout\,
	ena => \CP|NP3|mimichalfHzclock~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|out\(16));

-- Location: LABCELL_X53_Y6_N0
\CP|NP2|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~13_sumout\ = SUM(( \CP|NP2|out\(8) ) + ( VCC ) + ( !VCC ))
-- \CP|NP2|Add4~14\ = CARRY(( \CP|NP2|out\(8) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|NP2|ALT_INV_out\(8),
	cin => GND,
	sumout => \CP|NP2|Add4~13_sumout\,
	cout => \CP|NP2|Add4~14\);

-- Location: LABCELL_X50_Y6_N18
\CP|NP2|mimichalfHzclock~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|mimichalfHzclock~1_combout\ = ( \CP|NP2|p|out~q\ & ( \CP|NPenable2~combout\ & ( (\CP|RC|mimic60HzClock~q\ & (((\CP|NP2|out\(6) & !\CP|NP2|LessThan9~0_combout\)) # (\CP|NP2|out\(7)))) ) ) ) # ( !\CP|NP2|p|out~q\ & ( \CP|NPenable2~combout\ & ( 
-- \CP|RC|mimic60HzClock~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010001010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datab => \CP|NP2|ALT_INV_out\(6),
	datac => \CP|NP2|ALT_INV_out\(7),
	datad => \CP|NP2|ALT_INV_LessThan9~0_combout\,
	datae => \CP|NP2|p|ALT_INV_out~q\,
	dataf => \CP|ALT_INV_NPenable2~combout\,
	combout => \CP|NP2|mimichalfHzclock~1_combout\);

-- Location: LABCELL_X51_Y6_N9
\CP|NP2|out[8]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out[8]~40_combout\ = ( \CP|NP2|out\(8) & ( \CP|NP2|mimichalfHzclock~1_combout\ & ( (!\KEY[0]~input_o\ & (\CP|rng2|out\(1))) # (\KEY[0]~input_o\ & ((!\CP|NP2|out~0_combout\ & ((\CP|NP2|Add4~13_sumout\))) # (\CP|NP2|out~0_combout\ & 
-- (\CP|rng2|out\(1))))) ) ) ) # ( !\CP|NP2|out\(8) & ( \CP|NP2|mimichalfHzclock~1_combout\ & ( (!\KEY[0]~input_o\ & (\CP|rng2|out\(1))) # (\KEY[0]~input_o\ & ((!\CP|NP2|out~0_combout\ & ((\CP|NP2|Add4~13_sumout\))) # (\CP|NP2|out~0_combout\ & 
-- (\CP|rng2|out\(1))))) ) ) ) # ( \CP|NP2|out\(8) & ( !\CP|NP2|mimichalfHzclock~1_combout\ & ( (\CP|rng2|out\(1)) # (\KEY[0]~input_o\) ) ) ) # ( !\CP|NP2|out\(8) & ( !\CP|NP2|mimichalfHzclock~1_combout\ & ( (!\KEY[0]~input_o\ & \CP|rng2|out\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100100111001100110010011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|rng2|ALT_INV_out\(1),
	datac => \CP|NP2|ALT_INV_Add4~13_sumout\,
	datad => \CP|NP2|ALT_INV_out~0_combout\,
	datae => \CP|NP2|ALT_INV_out\(8),
	dataf => \CP|NP2|ALT_INV_mimichalfHzclock~1_combout\,
	combout => \CP|NP2|out[8]~40_combout\);

-- Location: FF_X51_Y6_N11
\CP|NP2|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|out[8]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(8));

-- Location: LABCELL_X53_Y6_N3
\CP|NP2|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~17_sumout\ = SUM(( \CP|NP2|out\(9) ) + ( GND ) + ( \CP|NP2|Add4~14\ ))
-- \CP|NP2|Add4~18\ = CARRY(( \CP|NP2|out\(9) ) + ( GND ) + ( \CP|NP2|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(9),
	cin => \CP|NP2|Add4~14\,
	sumout => \CP|NP2|Add4~17_sumout\,
	cout => \CP|NP2|Add4~18\);

-- Location: LABCELL_X51_Y4_N24
\CP|NP2|out~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|out~39_combout\ = ( \CP|NP2|out\(5) & ( \KEY[0]~input_o\ & ( (\CP|NP2|out\(6) & (!\CP|NP2|p|out~q\ & (\CP|NP2|out\(7) & \CP|NP2|out\(4)))) ) ) ) # ( \CP|NP2|out\(5) & ( !\KEY[0]~input_o\ ) ) # ( !\CP|NP2|out\(5) & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(6),
	datab => \CP|NP2|p|ALT_INV_out~q\,
	datac => \CP|NP2|ALT_INV_out\(7),
	datad => \CP|NP2|ALT_INV_out\(4),
	datae => \CP|NP2|ALT_INV_out\(5),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|NP2|out~39_combout\);

-- Location: FF_X53_Y6_N4
\CP|NP2|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~17_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(9));

-- Location: LABCELL_X53_Y6_N6
\CP|NP2|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~21_sumout\ = SUM(( \CP|NP2|out\(10) ) + ( GND ) + ( \CP|NP2|Add4~18\ ))
-- \CP|NP2|Add4~22\ = CARRY(( \CP|NP2|out\(10) ) + ( GND ) + ( \CP|NP2|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(10),
	cin => \CP|NP2|Add4~18\,
	sumout => \CP|NP2|Add4~21_sumout\,
	cout => \CP|NP2|Add4~22\);

-- Location: FF_X53_Y6_N7
\CP|NP2|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~21_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(10));

-- Location: LABCELL_X53_Y6_N9
\CP|NP2|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~25_sumout\ = SUM(( \CP|NP2|out\(11) ) + ( GND ) + ( \CP|NP2|Add4~22\ ))
-- \CP|NP2|Add4~26\ = CARRY(( \CP|NP2|out\(11) ) + ( GND ) + ( \CP|NP2|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(11),
	cin => \CP|NP2|Add4~22\,
	sumout => \CP|NP2|Add4~25_sumout\,
	cout => \CP|NP2|Add4~26\);

-- Location: FF_X53_Y6_N10
\CP|NP2|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~25_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(11));

-- Location: LABCELL_X53_Y6_N12
\CP|NP2|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~29_sumout\ = SUM(( \CP|NP2|out\(12) ) + ( GND ) + ( \CP|NP2|Add4~26\ ))
-- \CP|NP2|Add4~30\ = CARRY(( \CP|NP2|out\(12) ) + ( GND ) + ( \CP|NP2|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(12),
	cin => \CP|NP2|Add4~26\,
	sumout => \CP|NP2|Add4~29_sumout\,
	cout => \CP|NP2|Add4~30\);

-- Location: FF_X51_Y6_N32
\CP|NP2|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|Add4~29_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	sload => VCC,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(12));

-- Location: LABCELL_X53_Y6_N15
\CP|NP2|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~33_sumout\ = SUM(( \CP|NP2|out\(13) ) + ( GND ) + ( \CP|NP2|Add4~30\ ))
-- \CP|NP2|Add4~34\ = CARRY(( \CP|NP2|out\(13) ) + ( GND ) + ( \CP|NP2|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|NP2|ALT_INV_out\(13),
	cin => \CP|NP2|Add4~30\,
	sumout => \CP|NP2|Add4~33_sumout\,
	cout => \CP|NP2|Add4~34\);

-- Location: FF_X51_Y6_N41
\CP|NP2|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|Add4~33_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	sload => VCC,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(13));

-- Location: LABCELL_X53_Y6_N18
\CP|NP2|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~9_sumout\ = SUM(( \CP|NP2|out\(14) ) + ( GND ) + ( \CP|NP2|Add4~34\ ))
-- \CP|NP2|Add4~10\ = CARRY(( \CP|NP2|out\(14) ) + ( GND ) + ( \CP|NP2|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(14),
	cin => \CP|NP2|Add4~34\,
	sumout => \CP|NP2|Add4~9_sumout\,
	cout => \CP|NP2|Add4~10\);

-- Location: FF_X53_Y6_N19
\CP|NP2|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~9_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(14));

-- Location: LABCELL_X53_Y6_N21
\CP|NP2|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~5_sumout\ = SUM(( \CP|NP2|out\(15) ) + ( GND ) + ( \CP|NP2|Add4~10\ ))
-- \CP|NP2|Add4~6\ = CARRY(( \CP|NP2|out\(15) ) + ( GND ) + ( \CP|NP2|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(15),
	cin => \CP|NP2|Add4~10\,
	sumout => \CP|NP2|Add4~5_sumout\,
	cout => \CP|NP2|Add4~6\);

-- Location: FF_X53_Y6_N23
\CP|NP2|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~5_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(15));

-- Location: LABCELL_X53_Y6_N24
\CP|NP2|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|Add4~1_sumout\ = SUM(( \CP|NP2|out\(16) ) + ( GND ) + ( \CP|NP2|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|NP2|ALT_INV_out\(16),
	cin => \CP|NP2|Add4~6\,
	sumout => \CP|NP2|Add4~1_sumout\);

-- Location: FF_X53_Y6_N25
\CP|NP2|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|Add4~1_sumout\,
	sclr => \CP|NP2|out~39_combout\,
	ena => \CP|NP2|mimichalfHzclock~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|out\(16));

-- Location: LABCELL_X43_Y6_N36
\CP|coor[16]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[16]~10_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(16)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(16))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP1|out\(16))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- ((\CP|NP3|out\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(16),
	datab => \CP|NP3|ALT_INV_out\(16),
	datac => \CP|NP2|ALT_INV_out\(16),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[16]~10_combout\);

-- Location: LABCELL_X43_Y6_N33
\CP|coor[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(16) = ( \CP|coor[16]~10_combout\ & ( (\CP|coor\(16)) # (\CP|coor[16]~0_combout\) ) ) # ( !\CP|coor[16]~10_combout\ & ( (!\CP|coor[16]~0_combout\ & \CP|coor\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor[16]~0_combout\,
	datad => \CP|ALT_INV_coor\(16),
	dataf => \CP|ALT_INV_coor[16]~10_combout\,
	combout => \CP|coor\(16));

-- Location: LABCELL_X43_Y6_N30
\CP|coor[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[15]~11_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(15)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(15))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(15)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(15),
	datab => \CP|NP1|ALT_INV_out\(15),
	datac => \CP|NP2|ALT_INV_out\(15),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[15]~11_combout\);

-- Location: LABCELL_X43_Y6_N15
\CP|coor[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(15) = ( \CP|coor[15]~11_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(15)) ) ) # ( !\CP|coor[15]~11_combout\ & ( (\CP|coor\(15) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(15),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[15]~11_combout\,
	combout => \CP|coor\(15));

-- Location: LABCELL_X43_Y7_N39
\CP|coor[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[14]~12_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|NP3|out\(14) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( 
-- (!\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & (\CP|NP1|out\(14))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ((\CP|NP2|out\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(14),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	datac => \CP|NP1|ALT_INV_out\(14),
	datad => \CP|NP2|ALT_INV_out\(14),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	combout => \CP|coor[14]~12_combout\);

-- Location: LABCELL_X43_Y7_N42
\CP|coor[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(14) = ( \CP|coor[14]~12_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(14)) ) ) # ( !\CP|coor[14]~12_combout\ & ( (\CP|coor\(14) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(14),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[14]~12_combout\,
	combout => \CP|coor\(14));

-- Location: LABCELL_X43_Y6_N48
\CP|coor[13]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[13]~18_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(13)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(13))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(13)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(13),
	datab => \CP|NP1|ALT_INV_out\(13),
	datac => \CP|NP2|ALT_INV_out\(13),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[13]~18_combout\);

-- Location: LABCELL_X43_Y6_N9
\CP|coor[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(13) = ( \CP|coor[16]~0_combout\ & ( \CP|coor[13]~18_combout\ ) ) # ( !\CP|coor[16]~0_combout\ & ( \CP|coor\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor[13]~18_combout\,
	datac => \CP|ALT_INV_coor\(13),
	dataf => \CP|ALT_INV_coor[16]~0_combout\,
	combout => \CP|coor\(13));

-- Location: LABCELL_X43_Y6_N57
\CP|coor[12]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[12]~17_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP3|out\(12) ) ) ) # ( 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP2|out\(12) ) ) ) # ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP3|out\(12) ) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( \CP|NP1|out\(12) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(12),
	datab => \CP|NP2|ALT_INV_out\(12),
	datac => \CP|NP1|ALT_INV_out\(12),
	datae => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[12]~17_combout\);

-- Location: LABCELL_X43_Y6_N27
\CP|coor[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(12) = ( \CP|coor[12]~17_combout\ & ( (\CP|coor\(12)) # (\CP|coor[16]~0_combout\) ) ) # ( !\CP|coor[12]~17_combout\ & ( (!\CP|coor[16]~0_combout\ & \CP|coor\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor[16]~0_combout\,
	datad => \CP|ALT_INV_coor\(12),
	dataf => \CP|ALT_INV_coor[12]~17_combout\,
	combout => \CP|coor\(12));

-- Location: LABCELL_X43_Y7_N6
\CP|coor[11]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[11]~16_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|NP3|out\(11) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( 
-- (!\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ((\CP|NP1|out\(11)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & (\CP|NP2|out\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(11),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	datac => \CP|NP1|ALT_INV_out\(11),
	datad => \CP|NP3|ALT_INV_out\(11),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	combout => \CP|coor[11]~16_combout\);

-- Location: LABCELL_X42_Y7_N24
\CP|coor[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(11) = ( \CP|coor[16]~0_combout\ & ( \CP|coor[11]~16_combout\ ) ) # ( !\CP|coor[16]~0_combout\ & ( \CP|coor[11]~16_combout\ & ( \CP|coor\(11) ) ) ) # ( !\CP|coor[16]~0_combout\ & ( !\CP|coor[11]~16_combout\ & ( \CP|coor\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(11),
	datae => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[11]~16_combout\,
	combout => \CP|coor\(11));

-- Location: LABCELL_X43_Y6_N24
\CP|coor[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[10]~15_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(10)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(10))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(10)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(10),
	datab => \CP|NP1|ALT_INV_out\(10),
	datac => \CP|NP2|ALT_INV_out\(10),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[10]~15_combout\);

-- Location: LABCELL_X43_Y6_N39
\CP|coor[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(10) = ( \CP|coor[10]~15_combout\ & ( (\CP|coor\(10)) # (\CP|coor[16]~0_combout\) ) ) # ( !\CP|coor[10]~15_combout\ & ( (!\CP|coor[16]~0_combout\ & \CP|coor\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor[16]~0_combout\,
	datad => \CP|ALT_INV_coor\(10),
	dataf => \CP|ALT_INV_coor[10]~15_combout\,
	combout => \CP|coor\(10));

-- Location: LABCELL_X43_Y7_N3
\CP|coor[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[9]~14_combout\ = ( \CP|NP2|out\(9) & ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|NP3|out\(9) ) ) ) # ( !\CP|NP2|out\(9) & ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|NP3|out\(9) ) ) ) # 
-- ( \CP|NP2|out\(9) & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( (\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\) # (\CP|NP1|out\(9)) ) ) ) # ( !\CP|NP2|out\(9) & ( 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( (\CP|NP1|out\(9) & !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(9),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	datac => \CP|NP3|ALT_INV_out\(9),
	datae => \CP|NP2|ALT_INV_out\(9),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	combout => \CP|coor[9]~14_combout\);

-- Location: LABCELL_X43_Y7_N9
\CP|coor[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(9) = ( \CP|coor[9]~14_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(9)) ) ) # ( !\CP|coor[9]~14_combout\ & ( (\CP|coor\(9) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(9),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[9]~14_combout\,
	combout => \CP|coor\(9));

-- Location: LABCELL_X43_Y6_N42
\CP|coor[8]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[8]~13_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(8)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(8))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(8)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(8),
	datab => \CP|NP1|ALT_INV_out\(8),
	datac => \CP|NP2|ALT_INV_out\(8),
	datad => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[8]~13_combout\);

-- Location: LABCELL_X43_Y6_N51
\CP|coor[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(8) = ( \CP|coor[8]~13_combout\ & ( (\CP|coor\(8)) # (\CP|coor[16]~0_combout\) ) ) # ( !\CP|coor[8]~13_combout\ & ( (!\CP|coor[16]~0_combout\ & \CP|coor\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor[16]~0_combout\,
	datad => \CP|ALT_INV_coor\(8),
	dataf => \CP|ALT_INV_coor[8]~13_combout\,
	combout => \CP|coor\(8));

-- Location: LABCELL_X43_Y7_N30
\CP|coor[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[7]~2_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( \CP|NP3|out\(7) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & 
-- ((\CP|NP1|out\(7)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & (\CP|NP2|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(7),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	datac => \CP|NP3|ALT_INV_out\(7),
	datad => \CP|NP1|ALT_INV_out\(7),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	combout => \CP|coor[7]~2_combout\);

-- Location: LABCELL_X43_Y7_N15
\CP|coor[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(7) = ( \CP|coor[7]~2_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(7)) ) ) # ( !\CP|coor[7]~2_combout\ & ( (\CP|coor\(7) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(7),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[7]~2_combout\,
	combout => \CP|coor\(7));

-- Location: LABCELL_X51_Y6_N48
\CP|coor[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[6]~3_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP2|out\(6))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- ((\CP|NP3|out\(6)))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(6)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(6),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP3|ALT_INV_out\(6),
	datad => \CP|NP1|ALT_INV_out\(6),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[6]~3_combout\);

-- Location: LABCELL_X51_Y6_N51
\CP|coor[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(6) = ( \CP|coor[6]~3_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(6)) ) ) # ( !\CP|coor[6]~3_combout\ & ( (\CP|coor\(6) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(6),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[6]~3_combout\,
	combout => \CP|coor\(6));

-- Location: LABCELL_X51_Y6_N42
\CP|coor[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[5]~4_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(5)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(5))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP1|out\(5))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- ((\CP|NP3|out\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(5),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP3|ALT_INV_out\(5),
	datad => \CP|NP2|ALT_INV_out\(5),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[5]~4_combout\);

-- Location: LABCELL_X51_Y6_N45
\CP|coor[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(5) = ( \CP|coor[5]~4_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(5)) ) ) # ( !\CP|coor[5]~4_combout\ & ( (\CP|coor\(5) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(5),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[5]~4_combout\,
	combout => \CP|coor\(5));

-- Location: LABCELL_X51_Y6_N15
\CP|coor[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[4]~5_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(4)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(4))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(4)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(4),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP2|ALT_INV_out\(4),
	datad => \CP|NP1|ALT_INV_out\(4),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[4]~5_combout\);

-- Location: LABCELL_X51_Y6_N12
\CP|coor[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(4) = ( \CP|coor[4]~5_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(4)) ) ) # ( !\CP|coor[4]~5_combout\ & ( (\CP|coor\(4) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(4),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[4]~5_combout\,
	combout => \CP|coor\(4));

-- Location: LABCELL_X46_Y6_N45
\CP|coor[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[3]~6_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(3)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(3))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP1|out\(3))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- ((\CP|NP3|out\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(3),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP3|ALT_INV_out\(3),
	datad => \CP|NP2|ALT_INV_out\(3),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[3]~6_combout\);

-- Location: LABCELL_X46_Y6_N42
\CP|coor[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(3) = ( \CP|coor[3]~6_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(3)) ) ) # ( !\CP|coor[3]~6_combout\ & ( (\CP|coor\(3) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(3),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[3]~6_combout\,
	combout => \CP|coor\(3));

-- Location: LABCELL_X51_Y6_N54
\CP|coor[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[2]~7_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|out\(2)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(2))) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP1|out\(2)))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- (\CP|NP3|out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP3|ALT_INV_out\(2),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP2|ALT_INV_out\(2),
	datad => \CP|NP1|ALT_INV_out\(2),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[2]~7_combout\);

-- Location: LABCELL_X51_Y6_N57
\CP|coor[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(2) = ( \CP|coor[2]~7_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(2)) ) ) # ( !\CP|coor[2]~7_combout\ & ( (\CP|coor\(2) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(2),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[2]~7_combout\,
	combout => \CP|coor\(2));

-- Location: LABCELL_X53_Y6_N33
\CP|coor[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[1]~8_combout\ = ( \CP|NP3|out\(1) & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) # (\CP|NP2|out\(1)) ) ) ) # ( !\CP|NP3|out\(1) & ( 
-- \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (\CP|NP2|out\(1) & !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) ) ) ) # ( \CP|NP3|out\(1) & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( 
-- (\CP|NP1|out\(1)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) ) ) ) # ( !\CP|NP3|out\(1) & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- \CP|NP1|out\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP2|ALT_INV_out\(1),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP1|ALT_INV_out\(1),
	datae => \CP|NP3|ALT_INV_out\(1),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[1]~8_combout\);

-- Location: LABCELL_X53_Y6_N57
\CP|coor[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(1) = ( \CP|coor[16]~0_combout\ & ( \CP|coor[1]~8_combout\ ) ) # ( !\CP|coor[16]~0_combout\ & ( \CP|coor[1]~8_combout\ & ( \CP|coor\(1) ) ) ) # ( !\CP|coor[16]~0_combout\ & ( !\CP|coor[1]~8_combout\ & ( \CP|coor\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(1),
	datae => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[1]~8_combout\,
	combout => \CP|coor\(1));

-- Location: LABCELL_X51_Y6_N27
\CP|coor[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor[0]~9_combout\ = ( \CP|NP3|out\(0) & ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (\CP|NP2|out\(0)) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) ) ) ) # ( !\CP|NP3|out\(0) & ( 
-- \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & \CP|NP2|out\(0)) ) ) ) # ( \CP|NP3|out\(0) & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( 
-- (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) # (\CP|NP1|out\(0)) ) ) ) # ( !\CP|NP3|out\(0) & ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (\CP|NP1|out\(0) & 
-- !\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_out\(0),
	datab => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datac => \CP|NP2|ALT_INV_out\(0),
	datae => \CP|NP3|ALT_INV_out\(0),
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|coor[0]~9_combout\);

-- Location: LABCELL_X51_Y6_N21
\CP|coor[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor\(0) = ( \CP|coor[0]~9_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|coor\(0)) ) ) # ( !\CP|coor[0]~9_combout\ & ( (\CP|coor\(0) & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(0),
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_coor[0]~9_combout\,
	combout => \CP|coor\(0));

-- Location: LABCELL_X42_Y6_N0
\CP|Add34~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~65_sumout\ = SUM(( \CP|coor\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|Add34~66\ = CARRY(( \CP|coor\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(0),
	cin => GND,
	sumout => \CP|Add34~65_sumout\,
	cout => \CP|Add34~66\);

-- Location: LABCELL_X42_Y6_N3
\CP|Add34~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~61_sumout\ = SUM(( \CP|coor\(1) ) + ( VCC ) + ( \CP|Add34~66\ ))
-- \CP|Add34~62\ = CARRY(( \CP|coor\(1) ) + ( VCC ) + ( \CP|Add34~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(1),
	cin => \CP|Add34~66\,
	sumout => \CP|Add34~61_sumout\,
	cout => \CP|Add34~62\);

-- Location: LABCELL_X42_Y6_N6
\CP|Add34~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~57_sumout\ = SUM(( \CP|coor\(2) ) + ( VCC ) + ( \CP|Add34~62\ ))
-- \CP|Add34~58\ = CARRY(( \CP|coor\(2) ) + ( VCC ) + ( \CP|Add34~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(2),
	cin => \CP|Add34~62\,
	sumout => \CP|Add34~57_sumout\,
	cout => \CP|Add34~58\);

-- Location: LABCELL_X42_Y6_N9
\CP|Add34~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~53_sumout\ = SUM(( \CP|coor\(3) ) + ( VCC ) + ( \CP|Add34~58\ ))
-- \CP|Add34~54\ = CARRY(( \CP|coor\(3) ) + ( VCC ) + ( \CP|Add34~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(3),
	cin => \CP|Add34~58\,
	sumout => \CP|Add34~53_sumout\,
	cout => \CP|Add34~54\);

-- Location: LABCELL_X42_Y6_N12
\CP|Add34~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~49_sumout\ = SUM(( \CP|coor\(4) ) + ( GND ) + ( \CP|Add34~54\ ))
-- \CP|Add34~50\ = CARRY(( \CP|coor\(4) ) + ( GND ) + ( \CP|Add34~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(4),
	cin => \CP|Add34~54\,
	sumout => \CP|Add34~49_sumout\,
	cout => \CP|Add34~50\);

-- Location: LABCELL_X42_Y6_N15
\CP|Add34~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~45_sumout\ = SUM(( \CP|coor\(5) ) + ( GND ) + ( \CP|Add34~50\ ))
-- \CP|Add34~46\ = CARRY(( \CP|coor\(5) ) + ( GND ) + ( \CP|Add34~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(5),
	cin => \CP|Add34~50\,
	sumout => \CP|Add34~45_sumout\,
	cout => \CP|Add34~46\);

-- Location: LABCELL_X42_Y6_N18
\CP|Add34~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~41_sumout\ = SUM(( \CP|coor\(6) ) + ( GND ) + ( \CP|Add34~46\ ))
-- \CP|Add34~42\ = CARRY(( \CP|coor\(6) ) + ( GND ) + ( \CP|Add34~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(6),
	cin => \CP|Add34~46\,
	sumout => \CP|Add34~41_sumout\,
	cout => \CP|Add34~42\);

-- Location: LABCELL_X42_Y6_N21
\CP|Add34~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~37_sumout\ = SUM(( \CP|coor\(7) ) + ( GND ) + ( \CP|Add34~42\ ))
-- \CP|Add34~38\ = CARRY(( \CP|coor\(7) ) + ( GND ) + ( \CP|Add34~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(7),
	cin => \CP|Add34~42\,
	sumout => \CP|Add34~37_sumout\,
	cout => \CP|Add34~38\);

-- Location: LABCELL_X42_Y6_N24
\CP|Add34~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~33_sumout\ = SUM(( \CP|coor\(8) ) + ( VCC ) + ( \CP|Add34~38\ ))
-- \CP|Add34~34\ = CARRY(( \CP|coor\(8) ) + ( VCC ) + ( \CP|Add34~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(8),
	cin => \CP|Add34~38\,
	sumout => \CP|Add34~33_sumout\,
	cout => \CP|Add34~34\);

-- Location: LABCELL_X42_Y6_N27
\CP|Add34~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~29_sumout\ = SUM(( \CP|coor\(9) ) + ( VCC ) + ( \CP|Add34~34\ ))
-- \CP|Add34~30\ = CARRY(( \CP|coor\(9) ) + ( VCC ) + ( \CP|Add34~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(9),
	cin => \CP|Add34~34\,
	sumout => \CP|Add34~29_sumout\,
	cout => \CP|Add34~30\);

-- Location: LABCELL_X42_Y6_N30
\CP|Add34~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~25_sumout\ = SUM(( \CP|coor\(10) ) + ( VCC ) + ( \CP|Add34~30\ ))
-- \CP|Add34~26\ = CARRY(( \CP|coor\(10) ) + ( VCC ) + ( \CP|Add34~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(10),
	cin => \CP|Add34~30\,
	sumout => \CP|Add34~25_sumout\,
	cout => \CP|Add34~26\);

-- Location: LABCELL_X42_Y6_N33
\CP|Add34~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~21_sumout\ = SUM(( \CP|coor\(11) ) + ( VCC ) + ( \CP|Add34~26\ ))
-- \CP|Add34~22\ = CARRY(( \CP|coor\(11) ) + ( VCC ) + ( \CP|Add34~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(11),
	cin => \CP|Add34~26\,
	sumout => \CP|Add34~21_sumout\,
	cout => \CP|Add34~22\);

-- Location: LABCELL_X42_Y6_N36
\CP|Add34~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~17_sumout\ = SUM(( \CP|coor\(12) ) + ( GND ) + ( \CP|Add34~22\ ))
-- \CP|Add34~18\ = CARRY(( \CP|coor\(12) ) + ( GND ) + ( \CP|Add34~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(12),
	cin => \CP|Add34~22\,
	sumout => \CP|Add34~17_sumout\,
	cout => \CP|Add34~18\);

-- Location: LABCELL_X42_Y6_N39
\CP|Add34~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~13_sumout\ = SUM(( \CP|coor\(13) ) + ( GND ) + ( \CP|Add34~18\ ))
-- \CP|Add34~14\ = CARRY(( \CP|coor\(13) ) + ( GND ) + ( \CP|Add34~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(13),
	cin => \CP|Add34~18\,
	sumout => \CP|Add34~13_sumout\,
	cout => \CP|Add34~14\);

-- Location: LABCELL_X42_Y6_N42
\CP|Add34~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~9_sumout\ = SUM(( \CP|coor\(14) ) + ( GND ) + ( \CP|Add34~14\ ))
-- \CP|Add34~10\ = CARRY(( \CP|coor\(14) ) + ( GND ) + ( \CP|Add34~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(14),
	cin => \CP|Add34~14\,
	sumout => \CP|Add34~9_sumout\,
	cout => \CP|Add34~10\);

-- Location: LABCELL_X42_Y6_N45
\CP|Add34~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~5_sumout\ = SUM(( \CP|coor\(15) ) + ( GND ) + ( \CP|Add34~10\ ))
-- \CP|Add34~6\ = CARRY(( \CP|coor\(15) ) + ( GND ) + ( \CP|Add34~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(15),
	cin => \CP|Add34~10\,
	sumout => \CP|Add34~5_sumout\,
	cout => \CP|Add34~6\);

-- Location: LABCELL_X42_Y6_N48
\CP|Add34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add34~1_sumout\ = SUM(( \CP|coor\(16) ) + ( GND ) + ( \CP|Add34~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(16),
	cin => \CP|Add34~6\,
	sumout => \CP|Add34~1_sumout\);

-- Location: LABCELL_X42_Y5_N0
\CP|collisionD|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~33_sumout\ = SUM(( \CP|Add34~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \CP|collisionD|Add0~34\ = CARRY(( \CP|Add34~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add34~33_sumout\,
	cin => GND,
	sumout => \CP|collisionD|Add0~33_sumout\,
	cout => \CP|collisionD|Add0~34\);

-- Location: LABCELL_X42_Y5_N3
\CP|collisionD|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~29_sumout\ = SUM(( \CP|Add34~29_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~34\ ))
-- \CP|collisionD|Add0~30\ = CARRY(( \CP|Add34~29_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~29_sumout\,
	cin => \CP|collisionD|Add0~34\,
	sumout => \CP|collisionD|Add0~29_sumout\,
	cout => \CP|collisionD|Add0~30\);

-- Location: LABCELL_X42_Y5_N6
\CP|collisionD|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~25_sumout\ = SUM(( \CP|Add34~25_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~30\ ))
-- \CP|collisionD|Add0~26\ = CARRY(( \CP|Add34~25_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add34~25_sumout\,
	cin => \CP|collisionD|Add0~30\,
	sumout => \CP|collisionD|Add0~25_sumout\,
	cout => \CP|collisionD|Add0~26\);

-- Location: LABCELL_X42_Y5_N9
\CP|collisionD|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~21_sumout\ = SUM(( \CP|Add34~21_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~26\ ))
-- \CP|collisionD|Add0~22\ = CARRY(( \CP|Add34~21_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~21_sumout\,
	cin => \CP|collisionD|Add0~26\,
	sumout => \CP|collisionD|Add0~21_sumout\,
	cout => \CP|collisionD|Add0~22\);

-- Location: LABCELL_X42_Y5_N12
\CP|collisionD|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~17_sumout\ = SUM(( \CP|Add34~17_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~22\ ))
-- \CP|collisionD|Add0~18\ = CARRY(( \CP|Add34~17_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~17_sumout\,
	cin => \CP|collisionD|Add0~22\,
	sumout => \CP|collisionD|Add0~17_sumout\,
	cout => \CP|collisionD|Add0~18\);

-- Location: LABCELL_X42_Y5_N15
\CP|collisionD|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~13_sumout\ = SUM(( \CP|Add34~13_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~18\ ))
-- \CP|collisionD|Add0~14\ = CARRY(( \CP|Add34~13_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add34~13_sumout\,
	cin => \CP|collisionD|Add0~18\,
	sumout => \CP|collisionD|Add0~13_sumout\,
	cout => \CP|collisionD|Add0~14\);

-- Location: LABCELL_X42_Y5_N18
\CP|collisionD|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~9_sumout\ = SUM(( \CP|Add34~9_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~14\ ))
-- \CP|collisionD|Add0~10\ = CARRY(( \CP|Add34~9_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~9_sumout\,
	cin => \CP|collisionD|Add0~14\,
	sumout => \CP|collisionD|Add0~9_sumout\,
	cout => \CP|collisionD|Add0~10\);

-- Location: LABCELL_X42_Y5_N21
\CP|collisionD|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~5_sumout\ = SUM(( \CP|Add34~5_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~10\ ))
-- \CP|collisionD|Add0~6\ = CARRY(( \CP|Add34~5_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~5_sumout\,
	cin => \CP|collisionD|Add0~10\,
	sumout => \CP|collisionD|Add0~5_sumout\,
	cout => \CP|collisionD|Add0~6\);

-- Location: LABCELL_X42_Y5_N24
\CP|collisionD|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add0~1_sumout\ = SUM(( \CP|Add34~1_sumout\ ) + ( GND ) + ( \CP|collisionD|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~1_sumout\,
	cin => \CP|collisionD|Add0~6\,
	sumout => \CP|collisionD|Add0~1_sumout\);

-- Location: LABCELL_X42_Y5_N30
\CP|collisionD|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~33_sumout\ = SUM(( \CP|Add34~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \CP|collisionD|Add1~34\ = CARRY(( \CP|Add34~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add34~33_sumout\,
	cin => GND,
	sumout => \CP|collisionD|Add1~33_sumout\,
	cout => \CP|collisionD|Add1~34\);

-- Location: LABCELL_X42_Y5_N33
\CP|collisionD|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~29_sumout\ = SUM(( \CP|Add34~29_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~34\ ))
-- \CP|collisionD|Add1~30\ = CARRY(( \CP|Add34~29_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~29_sumout\,
	cin => \CP|collisionD|Add1~34\,
	sumout => \CP|collisionD|Add1~29_sumout\,
	cout => \CP|collisionD|Add1~30\);

-- Location: LABCELL_X42_Y5_N36
\CP|collisionD|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~25_sumout\ = SUM(( \CP|Add34~25_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~30\ ))
-- \CP|collisionD|Add1~26\ = CARRY(( \CP|Add34~25_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add34~25_sumout\,
	cin => \CP|collisionD|Add1~30\,
	sumout => \CP|collisionD|Add1~25_sumout\,
	cout => \CP|collisionD|Add1~26\);

-- Location: LABCELL_X42_Y5_N39
\CP|collisionD|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~21_sumout\ = SUM(( \CP|Add34~21_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~26\ ))
-- \CP|collisionD|Add1~22\ = CARRY(( \CP|Add34~21_sumout\ ) + ( GND ) + ( \CP|collisionD|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~21_sumout\,
	cin => \CP|collisionD|Add1~26\,
	sumout => \CP|collisionD|Add1~21_sumout\,
	cout => \CP|collisionD|Add1~22\);

-- Location: LABCELL_X42_Y5_N42
\CP|collisionD|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~17_sumout\ = SUM(( \CP|Add34~17_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~22\ ))
-- \CP|collisionD|Add1~18\ = CARRY(( \CP|Add34~17_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~17_sumout\,
	cin => \CP|collisionD|Add1~22\,
	sumout => \CP|collisionD|Add1~17_sumout\,
	cout => \CP|collisionD|Add1~18\);

-- Location: LABCELL_X42_Y5_N45
\CP|collisionD|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~13_sumout\ = SUM(( \CP|Add34~13_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~18\ ))
-- \CP|collisionD|Add1~14\ = CARRY(( \CP|Add34~13_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add34~13_sumout\,
	cin => \CP|collisionD|Add1~18\,
	sumout => \CP|collisionD|Add1~13_sumout\,
	cout => \CP|collisionD|Add1~14\);

-- Location: LABCELL_X42_Y5_N48
\CP|collisionD|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~9_sumout\ = SUM(( \CP|Add34~9_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~14\ ))
-- \CP|collisionD|Add1~10\ = CARRY(( \CP|Add34~9_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~9_sumout\,
	cin => \CP|collisionD|Add1~14\,
	sumout => \CP|collisionD|Add1~9_sumout\,
	cout => \CP|collisionD|Add1~10\);

-- Location: LABCELL_X42_Y5_N51
\CP|collisionD|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~5_sumout\ = SUM(( \CP|Add34~5_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~10\ ))
-- \CP|collisionD|Add1~6\ = CARRY(( \CP|Add34~5_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~5_sumout\,
	cin => \CP|collisionD|Add1~10\,
	sumout => \CP|collisionD|Add1~5_sumout\,
	cout => \CP|collisionD|Add1~6\);

-- Location: LABCELL_X42_Y5_N54
\CP|collisionD|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add1~1_sumout\ = SUM(( \CP|Add34~1_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~1_sumout\,
	cin => \CP|collisionD|Add1~6\,
	sumout => \CP|collisionD|Add1~1_sumout\);

-- Location: MLABCELL_X39_Y5_N0
\CP|collisionD|Add2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~30_cout\ = CARRY(( \CP|Add34~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~65_sumout\,
	cin => GND,
	cout => \CP|collisionD|Add2~30_cout\);

-- Location: MLABCELL_X39_Y5_N3
\CP|collisionD|Add2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~26_cout\ = CARRY(( \CP|Add34~61_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add2~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add34~61_sumout\,
	cin => \CP|collisionD|Add2~30_cout\,
	cout => \CP|collisionD|Add2~26_cout\);

-- Location: MLABCELL_X39_Y5_N6
\CP|collisionD|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~21_sumout\ = SUM(( \CP|Add34~57_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add2~26_cout\ ))
-- \CP|collisionD|Add2~22\ = CARRY(( \CP|Add34~57_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add2~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~57_sumout\,
	cin => \CP|collisionD|Add2~26_cout\,
	sumout => \CP|collisionD|Add2~21_sumout\,
	cout => \CP|collisionD|Add2~22\);

-- Location: MLABCELL_X39_Y5_N9
\CP|collisionD|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~17_sumout\ = SUM(( \CP|Add34~53_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add2~22\ ))
-- \CP|collisionD|Add2~18\ = CARRY(( \CP|Add34~53_sumout\ ) + ( VCC ) + ( \CP|collisionD|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~53_sumout\,
	cin => \CP|collisionD|Add2~22\,
	sumout => \CP|collisionD|Add2~17_sumout\,
	cout => \CP|collisionD|Add2~18\);

-- Location: MLABCELL_X39_Y5_N12
\CP|collisionD|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~13_sumout\ = SUM(( \CP|Add34~49_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~18\ ))
-- \CP|collisionD|Add2~14\ = CARRY(( \CP|Add34~49_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~49_sumout\,
	cin => \CP|collisionD|Add2~18\,
	sumout => \CP|collisionD|Add2~13_sumout\,
	cout => \CP|collisionD|Add2~14\);

-- Location: MLABCELL_X39_Y5_N15
\CP|collisionD|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~9_sumout\ = SUM(( \CP|Add34~45_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~14\ ))
-- \CP|collisionD|Add2~10\ = CARRY(( \CP|Add34~45_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add34~45_sumout\,
	cin => \CP|collisionD|Add2~14\,
	sumout => \CP|collisionD|Add2~9_sumout\,
	cout => \CP|collisionD|Add2~10\);

-- Location: MLABCELL_X39_Y5_N18
\CP|collisionD|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~5_sumout\ = SUM(( \CP|Add34~41_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~10\ ))
-- \CP|collisionD|Add2~6\ = CARRY(( \CP|Add34~41_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add34~41_sumout\,
	cin => \CP|collisionD|Add2~10\,
	sumout => \CP|collisionD|Add2~5_sumout\,
	cout => \CP|collisionD|Add2~6\);

-- Location: MLABCELL_X39_Y5_N21
\CP|collisionD|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|Add2~1_sumout\ = SUM(( \CP|Add34~37_sumout\ ) + ( GND ) + ( \CP|collisionD|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add34~37_sumout\,
	cin => \CP|collisionD|Add2~6\,
	sumout => \CP|collisionD|Add2~1_sumout\);

-- Location: LABCELL_X36_Y4_N9
\CP|LScounter|mimic60HzClock4LS~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|mimic60HzClock4LS~1_combout\ = ( !\CP|LScounter|Add2~29_sumout\ & ( (!\CP|LScounter|Add2~33_sumout\ & (!\CP|LScounter|Add2~5_sumout\ & \CP|LScounter|out~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add2~33_sumout\,
	datac => \CP|LScounter|ALT_INV_Add2~5_sumout\,
	datad => \CP|LScounter|ALT_INV_out~11_combout\,
	dataf => \CP|LScounter|ALT_INV_Add2~29_sumout\,
	combout => \CP|LScounter|mimic60HzClock4LS~1_combout\);

-- Location: LABCELL_X36_Y4_N3
\CP|LScounter|mimic60HzClock4LS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|mimic60HzClock4LS~0_combout\ = ( !\CP|LScounter|Add2~9_sumout\ & ( (!\CP|LScounter|Add2~1_sumout\ & (!\CP|LScounter|Add2~25_sumout\ & (!\CP|LScounter|Add2~17_sumout\ & !\CP|LScounter|Add2~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add2~1_sumout\,
	datab => \CP|LScounter|ALT_INV_Add2~25_sumout\,
	datac => \CP|LScounter|ALT_INV_Add2~17_sumout\,
	datad => \CP|LScounter|ALT_INV_Add2~21_sumout\,
	dataf => \CP|LScounter|ALT_INV_Add2~9_sumout\,
	combout => \CP|LScounter|mimic60HzClock4LS~0_combout\);

-- Location: LABCELL_X36_Y4_N21
\CP|LScounter|mimic60HzClock4LS~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|LScounter|mimic60HzClock4LS~2_combout\ = ( \CP|LScounter|mimic60HzClock4LS~q\ & ( (!\CP|LScounter|out~6_combout\) # ((!\CP|LScounter|Add2~13_sumout\ & (\CP|LScounter|mimic60HzClock4LS~1_combout\ & \CP|LScounter|mimic60HzClock4LS~0_combout\))) ) ) # ( 
-- !\CP|LScounter|mimic60HzClock4LS~q\ & ( (!\CP|LScounter|Add2~13_sumout\ & (\CP|LScounter|mimic60HzClock4LS~1_combout\ & \CP|LScounter|mimic60HzClock4LS~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011001100110011101100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_Add2~13_sumout\,
	datab => \CP|LScounter|ALT_INV_out~6_combout\,
	datac => \CP|LScounter|ALT_INV_mimic60HzClock4LS~1_combout\,
	datad => \CP|LScounter|ALT_INV_mimic60HzClock4LS~0_combout\,
	dataf => \CP|LScounter|ALT_INV_mimic60HzClock4LS~q\,
	combout => \CP|LScounter|mimic60HzClock4LS~2_combout\);

-- Location: FF_X36_Y4_N17
\CP|LScounter|mimic60HzClock4LS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \CP|LScounter|mimic60HzClock4LS~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|LScounter|mimic60HzClock4LS~q\);

-- Location: LABCELL_X29_Y4_N6
\CP|MouseCoor|Mouse|ps2_clk_posedge\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ = ( !\CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( \CP|MouseCoor|Mouse|ps2_clk_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	combout => \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\);

-- Location: IOIBUF_X6_Y0_N18
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: LABCELL_X29_Y4_N51
\CP|MouseCoor|Mouse|ps2_data_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|ps2_data_reg~0_combout\ = ( \KEY[0]~input_o\ & ( \PS2_DAT~input_o\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_PS2_DAT~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|ps2_data_reg~0_combout\);

-- Location: FF_X29_Y4_N53
\CP|MouseCoor|Mouse|ps2_data_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|ps2_data_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|ps2_data_reg~q\);

-- Location: LABCELL_X29_Y6_N3
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_reg~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\ & 
-- ((!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\))) ) ) # ( !\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\ & ((!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # ((!\CP|MouseCoor|Mouse|PS2_Command_Out|Equal0~4_combout\) # 
-- (\CP|MouseCoor|Mouse|last_ps2_clk~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000111000001111000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal0~4_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\);

-- Location: LABCELL_X29_Y6_N33
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ & 
-- (!\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & \CP|MouseCoor|Mouse|last_ps2_clk~q\)) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\) # ((\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & !\CP|MouseCoor|Mouse|last_ps2_clk~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101010101011111010101000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\);

-- Location: LABCELL_X29_Y6_N9
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~2_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\) # ((\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\ & 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|always1~0_combout\ & \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\))) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~0_combout\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~1_combout\) # (\CP|MouseCoor|Mouse|PS2_Command_Out|Equal3~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010111111111000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~1_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_Selector7~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~2_combout\);

-- Location: FF_X29_Y6_N11
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector7~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\);

-- Location: LABCELL_X29_Y4_N39
\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~0_combout\ = (\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\) # (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_error_communication_timed_out~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~0_combout\);

-- Location: FF_X29_Y4_N41
\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\);

-- Location: MLABCELL_X28_Y4_N30
\CP|MouseCoor|Mouse|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~29_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Mouse|Add0~30\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(0),
	cin => GND,
	sumout => \CP|MouseCoor|Mouse|Add0~29_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~30\);

-- Location: MLABCELL_X28_Y4_N12
\CP|MouseCoor|Mouse|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Equal0~1_combout\ = ( \CP|MouseCoor|Mouse|idle_counter\(3) & ( \CP|MouseCoor|Mouse|idle_counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(0),
	dataf => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(3),
	combout => \CP|MouseCoor|Mouse|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y4_N9
\CP|MouseCoor|Mouse|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector1~0_combout\ = ( !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( (!\CP|MouseCoor|Mouse|Equal0~1_combout\) # (!\CP|MouseCoor|Mouse|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	combout => \CP|MouseCoor|Mouse|Selector1~0_combout\);

-- Location: LABCELL_X29_Y4_N3
\CP|MouseCoor|Mouse|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector1~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (!\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & (((\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\)))) # 
-- (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & (!\CP|MouseCoor|Mouse|ps2_data_reg~q\ & (\CP|MouseCoor|Mouse|Selector1~0_combout\))) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( ((!\CP|MouseCoor|Mouse|ps2_data_reg~q\ & 
-- (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & \CP|MouseCoor|Mouse|Selector1~0_combout\))) # (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100000010110011100000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_data_reg~q\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_Selector1~0_combout\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|Selector1~1_combout\);

-- Location: FF_X29_Y4_N5
\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Selector1~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\);

-- Location: LABCELL_X29_Y4_N0
\CP|MouseCoor|Mouse|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector0~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|Selector0~0_combout\);

-- Location: MLABCELL_X28_Y4_N18
\CP|MouseCoor|Mouse|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|always1~0_combout\ = ( !\CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( (\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & !\CP|MouseCoor|Mouse|ps2_data_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_data_reg~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	combout => \CP|MouseCoor|Mouse|always1~0_combout\);

-- Location: MLABCELL_X28_Y4_N24
\CP|MouseCoor|Mouse|s_ps2_transceiver~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|s_ps2_transceiver~9_combout\ = ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( \CP|MouseCoor|Mouse|always1~0_combout\ & ( (\KEY[0]~input_o\ & !\CP|MouseCoor|Mouse|Selector0~0_combout\) ) ) ) # ( 
-- !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( \CP|MouseCoor|Mouse|always1~0_combout\ & ( (\KEY[0]~input_o\ & !\CP|MouseCoor|Mouse|Selector0~0_combout\) ) ) ) # ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( 
-- !\CP|MouseCoor|Mouse|always1~0_combout\ & ( (\KEY[0]~input_o\ & !\CP|MouseCoor|Mouse|Selector0~0_combout\) ) ) ) # ( !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\ & ( !\CP|MouseCoor|Mouse|always1~0_combout\ & ( 
-- (\CP|MouseCoor|Mouse|Equal0~0_combout\ & (\CP|MouseCoor|Mouse|Equal0~1_combout\ & (\KEY[0]~input_o\ & !\CP|MouseCoor|Mouse|Selector0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_Selector0~0_combout\,
	datae => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\,
	combout => \CP|MouseCoor|Mouse|s_ps2_transceiver~9_combout\);

-- Location: FF_X28_Y4_N26
\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|s_ps2_transceiver~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\);

-- Location: MLABCELL_X28_Y4_N6
\CP|MouseCoor|Mouse|idle_counter[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\ = ( \KEY[0]~input_o\ & ( ((\CP|MouseCoor|Mouse|Equal0~1_combout\ & \CP|MouseCoor|Mouse|Equal0~0_combout\)) # (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\);

-- Location: MLABCELL_X28_Y4_N15
\CP|MouseCoor|Mouse|idle_counter[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|Equal0~1_combout\) # ((!\CP|MouseCoor|Mouse|Equal0~0_combout\) # (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\);

-- Location: FF_X28_Y4_N31
\CP|MouseCoor|Mouse|idle_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~29_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(0));

-- Location: MLABCELL_X28_Y4_N33
\CP|MouseCoor|Mouse|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~17_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(1) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~30\ ))
-- \CP|MouseCoor|Mouse|Add0~18\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(1) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(1),
	cin => \CP|MouseCoor|Mouse|Add0~30\,
	sumout => \CP|MouseCoor|Mouse|Add0~17_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~18\);

-- Location: FF_X28_Y4_N35
\CP|MouseCoor|Mouse|idle_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~17_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(1));

-- Location: MLABCELL_X28_Y4_N36
\CP|MouseCoor|Mouse|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~21_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~18\ ))
-- \CP|MouseCoor|Mouse|Add0~22\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(2) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(2),
	cin => \CP|MouseCoor|Mouse|Add0~18\,
	sumout => \CP|MouseCoor|Mouse|Add0~21_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~22\);

-- Location: FF_X28_Y4_N37
\CP|MouseCoor|Mouse|idle_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~21_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(2));

-- Location: MLABCELL_X28_Y4_N39
\CP|MouseCoor|Mouse|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~25_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~22\ ))
-- \CP|MouseCoor|Mouse|Add0~26\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(3) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(3),
	cin => \CP|MouseCoor|Mouse|Add0~22\,
	sumout => \CP|MouseCoor|Mouse|Add0~25_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~26\);

-- Location: FF_X28_Y4_N41
\CP|MouseCoor|Mouse|idle_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~25_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(3));

-- Location: MLABCELL_X28_Y4_N42
\CP|MouseCoor|Mouse|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~13_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~26\ ))
-- \CP|MouseCoor|Mouse|Add0~14\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(4) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(4),
	cin => \CP|MouseCoor|Mouse|Add0~26\,
	sumout => \CP|MouseCoor|Mouse|Add0~13_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~14\);

-- Location: FF_X28_Y4_N44
\CP|MouseCoor|Mouse|idle_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~13_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(4));

-- Location: MLABCELL_X28_Y4_N45
\CP|MouseCoor|Mouse|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~9_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~14\ ))
-- \CP|MouseCoor|Mouse|Add0~10\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(5) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(5),
	cin => \CP|MouseCoor|Mouse|Add0~14\,
	sumout => \CP|MouseCoor|Mouse|Add0~9_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~10\);

-- Location: FF_X28_Y4_N47
\CP|MouseCoor|Mouse|idle_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~9_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(5));

-- Location: MLABCELL_X28_Y4_N48
\CP|MouseCoor|Mouse|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~5_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~10\ ))
-- \CP|MouseCoor|Mouse|Add0~6\ = CARRY(( \CP|MouseCoor|Mouse|idle_counter\(6) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(6),
	cin => \CP|MouseCoor|Mouse|Add0~10\,
	sumout => \CP|MouseCoor|Mouse|Add0~5_sumout\,
	cout => \CP|MouseCoor|Mouse|Add0~6\);

-- Location: FF_X28_Y4_N49
\CP|MouseCoor|Mouse|idle_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~5_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(6));

-- Location: MLABCELL_X28_Y4_N51
\CP|MouseCoor|Mouse|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Add0~1_sumout\ = SUM(( \CP|MouseCoor|Mouse|idle_counter\(7) ) + ( GND ) + ( \CP|MouseCoor|Mouse|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(7),
	cin => \CP|MouseCoor|Mouse|Add0~6\,
	sumout => \CP|MouseCoor|Mouse|Add0~1_sumout\);

-- Location: FF_X28_Y4_N53
\CP|MouseCoor|Mouse|idle_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Add0~1_sumout\,
	sclr => \CP|MouseCoor|Mouse|idle_counter[7]~0_combout\,
	ena => \CP|MouseCoor|Mouse|idle_counter[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|idle_counter\(7));

-- Location: MLABCELL_X28_Y4_N54
\CP|MouseCoor|Mouse|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Equal0~0_combout\ = ( \CP|MouseCoor|Mouse|idle_counter\(2) & ( \CP|MouseCoor|Mouse|idle_counter\(6) & ( (\CP|MouseCoor|Mouse|idle_counter\(7) & (\CP|MouseCoor|Mouse|idle_counter\(4) & (\CP|MouseCoor|Mouse|idle_counter\(1) & 
-- \CP|MouseCoor|Mouse|idle_counter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(7),
	datab => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(4),
	datac => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(1),
	datad => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(5),
	datae => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(2),
	dataf => \CP|MouseCoor|Mouse|ALT_INV_idle_counter\(6),
	combout => \CP|MouseCoor|Mouse|Equal0~0_combout\);

-- Location: LABCELL_X29_Y4_N48
\CP|MouseCoor|Mouse|PS2_Command_Out|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|Selector6~0_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & ( (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\) # 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\) ) ) # ( !\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector6~0_combout\);

-- Location: FF_X29_Y4_N49
\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\);

-- Location: LABCELL_X29_Y5_N45
\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\ & ( 
-- \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_was_sent~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~0_combout\);

-- Location: FF_X29_Y5_N47
\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\);

-- Location: LABCELL_X29_Y4_N54
\CP|MouseCoor|Mouse|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector2~0_combout\ = ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ & ( \CP|MouseCoor|Mouse|Equal0~1_combout\ & ( (!\CP|MouseCoor|Mouse|Equal0~0_combout\ & 
-- (((!\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\)))) # (\CP|MouseCoor|Mouse|Equal0~0_combout\ & ((!\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\) # 
-- ((!\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\)))) ) ) ) # ( !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ & ( \CP|MouseCoor|Mouse|Equal0~1_combout\ & 
-- ( (\CP|MouseCoor|Mouse|Equal0~0_combout\ & !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_0_IDLE~q\) ) ) ) # ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ & ( !\CP|MouseCoor|Mouse|Equal0~1_combout\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ & !\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000001000100010001001111010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_Equal0~0_combout\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_0_IDLE~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_was_sent~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_error_communication_timed_out~q\,
	datae => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_Equal0~1_combout\,
	combout => \CP|MouseCoor|Mouse|Selector2~0_combout\);

-- Location: FF_X29_Y4_N56
\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\);

-- Location: LABCELL_X29_Y4_N21
\CP|MouseCoor|Mouse|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector3~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ & ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\ ) ) # ( !\CP|MouseCoor|Mouse|PS2_Command_Out|command_was_sent~q\ & ( 
-- (\CP|MouseCoor|Mouse|PS2_Command_Out|error_communication_timed_out~q\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_error_communication_timed_out~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Command_Out|ALT_INV_command_was_sent~q\,
	combout => \CP|MouseCoor|Mouse|Selector3~0_combout\);

-- Location: LABCELL_X29_Y4_N36
\CP|MouseCoor|Mouse|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector4~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (\CP|MouseCoor|Mouse|always1~0_combout\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( ((\CP|MouseCoor|Mouse|always1~0_combout\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\)) # (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|Selector4~0_combout\);

-- Location: FF_X29_Y4_N38
\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\);

-- Location: LABCELL_X29_Y4_N18
\CP|MouseCoor|Mouse|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|Selector3~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (((!\CP|MouseCoor|Mouse|always1~0_combout\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\)) # 
-- (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\)) # (\CP|MouseCoor|Mouse|Selector3~0_combout\) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( ((!\CP|MouseCoor|Mouse|always1~0_combout\ & 
-- \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\)) # (\CP|MouseCoor|Mouse|Selector3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110101011111110111110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_Selector3~0_combout\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_4_END_DELAYED~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|Selector3~1_combout\);

-- Location: FF_X29_Y4_N20
\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|Selector3~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\);

-- Location: LABCELL_X29_Y4_N9
\CP|MouseCoor|Mouse|PS2_Data_In|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector1~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ & \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\) # (\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~0_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector1~0_combout\);

-- Location: FF_X29_Y4_N11
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\);

-- Location: MLABCELL_X28_Y4_N21
\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\ = ( \CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ ) ) # ( !\CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ & ((!\CP|MouseCoor|Mouse|ps2_clk_reg~q\) # (\CP|MouseCoor|Mouse|ps2_data_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_data_reg~q\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\);

-- Location: LABCELL_X29_Y4_N45
\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\ = ( \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) ) ) 
-- # ( !\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & ((!\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\) # 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100110011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\);

-- Location: LABCELL_X29_Y4_N12
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver~9_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & 
-- (!\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\) # (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\)))) ) ) ) # ( 
-- !\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~1_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|Selector0~0_combout\) # 
-- (\CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101111000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~0_combout\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_3_END_TRANSFER~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector0~1_combout\,
	datae => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver~9_combout\);

-- Location: FF_X29_Y4_N14
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\);

-- Location: LABCELL_X29_Y4_N42
\CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\ = ( !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q\ & \CP|MouseCoor|Mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_0_IDLE~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_s_ps2_transceiver.PS2_STATE_1_DATA_IN~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\);

-- Location: LABCELL_X30_Y4_N30
\CP|MouseCoor|Mouse|PS2_Data_In|data_count~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_count~3_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & ( (\KEY[0]~input_o\ & (!\CP|MouseCoor|Mouse|last_ps2_clk~q\ & (\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & 
-- !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0),
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~3_combout\);

-- Location: LABCELL_X30_Y4_N9
\CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\ = ( \CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) # (!\KEY[0]~input_o\) ) ) # ( !\CP|MouseCoor|Mouse|last_ps2_clk~q\ & ( 
-- (!\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) # ((!\KEY[0]~input_o\) # (\CP|MouseCoor|Mouse|ps2_clk_reg~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111001111111111111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	dataf => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\);

-- Location: FF_X30_Y4_N32
\CP|MouseCoor|Mouse|PS2_Data_In|data_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~3_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0));

-- Location: LABCELL_X30_Y4_N0
\CP|MouseCoor|Mouse|PS2_Data_In|data_count~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_count~4_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1) & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & ( (\KEY[0]~input_o\ & (!\CP|MouseCoor|Mouse|last_ps2_clk~q\ & 
-- (\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0)))) ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1) & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & ( (\KEY[0]~input_o\ & 
-- (!\CP|MouseCoor|Mouse|last_ps2_clk~q\ & (\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0),
	datae => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(1),
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~4_combout\);

-- Location: FF_X30_Y4_N2
\CP|MouseCoor|Mouse|PS2_Data_In|data_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~4_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1));

-- Location: LABCELL_X30_Y4_N42
\CP|MouseCoor|Mouse|PS2_Data_In|data_count~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_count~2_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2) & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & ( (\KEY[0]~input_o\ & (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & 
-- ((!\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1)) # (!\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0))))) ) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2) & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & ( 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1) & (\KEY[0]~input_o\ & (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(1),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0),
	datae => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(2),
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~2_combout\);

-- Location: FF_X30_Y4_N44
\CP|MouseCoor|Mouse|PS2_Data_In|data_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~2_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2));

-- Location: LABCELL_X30_Y4_N18
\CP|MouseCoor|Mouse|PS2_Data_In|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Add0~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2) & ( !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(3) $ (((!\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0)) # 
-- (!\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1)))) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2) & ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0),
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(3),
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(1),
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(2),
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Add0~0_combout\);

-- Location: LABCELL_X30_Y4_N21
\CP|MouseCoor|Mouse|PS2_Data_In|data_count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_count~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|Add0~0_combout\ & ( (\KEY[0]~input_o\ & (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Add0~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~0_combout\);

-- Location: FF_X30_Y4_N23
\CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|data_count~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(3));

-- Location: LABCELL_X30_Y4_N54
\CP|MouseCoor|Mouse|PS2_Data_In|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(1) & ( \CP|MouseCoor|Mouse|PS2_Data_In|data_count\(2) & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(3) & (\CP|MouseCoor|Mouse|PS2_Data_In|data_count\(0) 
-- & (\CP|MouseCoor|Mouse|ps2_clk_reg~q\ & !\CP|MouseCoor|Mouse|last_ps2_clk~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(3),
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(0),
	datac => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datae => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(1),
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_count\(2),
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\);

-- Location: LABCELL_X30_Y4_N6
\CP|MouseCoor|Mouse|PS2_Data_In|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ & ( ((\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ & \CP|MouseCoor|Mouse|always1~0_combout\)) # 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ & ( (((\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\ & \CP|MouseCoor|Mouse|always1~0_combout\)) # 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|Selector2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101111111011101110111111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_Selector2~0_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_always1~0_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_always1~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~1_combout\);

-- Location: FF_X30_Y4_N8
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|Selector2~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\);

-- Location: LABCELL_X30_Y4_N24
\CP|MouseCoor|Mouse|PS2_Data_In|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector3~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ & ( ((!\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\)) # 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\) ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|always1~0_combout\ & ( (!\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & 
-- \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_always1~0_combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector3~0_combout\);

-- Location: FF_X30_Y4_N25
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\);

-- Location: LABCELL_X30_Y4_N27
\CP|MouseCoor|Mouse|PS2_Data_In|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|Selector4~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\) # (\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\) ) 
-- ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\ & ( (!\CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_3_PARITY_IN~q\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|Selector4~0_combout\);

-- Location: FF_X30_Y4_N29
\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\);

-- Location: LABCELL_X30_Y4_N12
\CP|MouseCoor|Mouse|PS2_Data_In|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|always5~0_combout\ = ( \CP|MouseCoor|Mouse|ps2_clk_posedge~combout\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	datae => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_posedge~combout\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|always5~0_combout\);

-- Location: FF_X30_Y4_N14
\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|always5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\);

-- Location: LABCELL_X30_Y4_N33
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\ = ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|Mouse|last_ps2_clk~q\ & (\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q\ & \CP|MouseCoor|Mouse|ps2_clk_reg~q\)) ) ) # ( 
-- !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|Mouse|ALT_INV_last_ps2_clk~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_2_DATA_IN~q\,
	datad => \CP|MouseCoor|Mouse|ALT_INV_ps2_clk_reg~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\);

-- Location: FF_X29_Y4_N34
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|ps2_data_reg~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(23));

-- Location: FF_X30_Y4_N58
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(23),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(22));

-- Location: FF_X37_Y6_N10
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(22),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(21));

-- Location: FF_X29_Y6_N47
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(21),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(20));

-- Location: FF_X29_Y6_N40
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(20),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(19));

-- Location: FF_X29_Y6_N28
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(19),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(18));

-- Location: FF_X29_Y6_N38
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(18),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(17));

-- Location: FF_X30_Y5_N44
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(17),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(16));

-- Location: FF_X30_Y5_N5
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(16),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(15));

-- Location: FF_X30_Y5_N59
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(15),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(14));

-- Location: FF_X30_Y5_N1
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(14),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(13));

-- Location: FF_X29_Y6_N59
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(13),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(12));

-- Location: FF_X29_Y6_N22
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(12),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(11));

-- Location: FF_X29_Y5_N10
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(11),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(10));

-- Location: FF_X29_Y5_N4
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(9));

-- Location: LABCELL_X30_Y5_N45
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]~feeder_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(9),
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]~feeder_combout\);

-- Location: FF_X30_Y5_N47
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(8));

-- Location: FF_X34_Y5_N29
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(8),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(7));

-- Location: FF_X34_Y5_N52
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(6));

-- Location: FF_X34_Y5_N59
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(5));

-- Location: LABCELL_X30_Y5_N33
\CP|MouseCoor|Mouse|PS2_Data_In|received_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data~2_combout\ = (\KEY[0]~input_o\ & \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(5),
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~2_combout\);

-- Location: LABCELL_X30_Y4_N51
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( \KEY[0]~input_o\ ) ) # ( \CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( !\KEY[0]~input_o\ 
-- ) ) # ( !\CP|MouseCoor|Mouse|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_s_ps2_receiver.PS2_STATE_4_STOP_IN~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\);

-- Location: FF_X30_Y5_N35
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~2_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(5));

-- Location: LABCELL_X30_Y5_N6
\CP|MouseCoor|data_received~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received~2_combout\ = (\KEY[0]~input_o\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(5),
	combout => \CP|MouseCoor|data_received~2_combout\);

-- Location: LABCELL_X30_Y5_N48
\CP|MouseCoor|data_received[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received[0]~1_combout\ = ( \KEY[0]~input_o\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|data_received[0]~1_combout\);

-- Location: FF_X30_Y5_N8
\CP|MouseCoor|data_received[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|data_received~2_combout\,
	ena => \CP|MouseCoor|data_received[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|data_received\(5));

-- Location: LABCELL_X31_Y5_N0
\CP|MouseCoor|D1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~5_sumout\ = SUM(( \CP|MouseCoor|D1|count\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|D1|Add0~6\ = CARRY(( \CP|MouseCoor|D1|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(0),
	cin => GND,
	sumout => \CP|MouseCoor|D1|Add0~5_sumout\,
	cout => \CP|MouseCoor|D1|Add0~6\);

-- Location: FF_X31_Y5_N1
\CP|MouseCoor|D1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(0));

-- Location: LABCELL_X31_Y5_N3
\CP|MouseCoor|D1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~29_sumout\ = SUM(( \CP|MouseCoor|D1|count\(1) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~6\ ))
-- \CP|MouseCoor|D1|Add0~30\ = CARRY(( \CP|MouseCoor|D1|count\(1) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(1),
	cin => \CP|MouseCoor|D1|Add0~6\,
	sumout => \CP|MouseCoor|D1|Add0~29_sumout\,
	cout => \CP|MouseCoor|D1|Add0~30\);

-- Location: FF_X31_Y5_N5
\CP|MouseCoor|D1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~29_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(1));

-- Location: LABCELL_X31_Y5_N6
\CP|MouseCoor|D1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~37_sumout\ = SUM(( \CP|MouseCoor|D1|count\(2) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~30\ ))
-- \CP|MouseCoor|D1|Add0~38\ = CARRY(( \CP|MouseCoor|D1|count\(2) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(2),
	cin => \CP|MouseCoor|D1|Add0~30\,
	sumout => \CP|MouseCoor|D1|Add0~37_sumout\,
	cout => \CP|MouseCoor|D1|Add0~38\);

-- Location: FF_X31_Y5_N8
\CP|MouseCoor|D1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~37_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(2));

-- Location: LABCELL_X31_Y5_N9
\CP|MouseCoor|D1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~25_sumout\ = SUM(( \CP|MouseCoor|D1|count\(3) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~38\ ))
-- \CP|MouseCoor|D1|Add0~26\ = CARRY(( \CP|MouseCoor|D1|count\(3) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(3),
	cin => \CP|MouseCoor|D1|Add0~38\,
	sumout => \CP|MouseCoor|D1|Add0~25_sumout\,
	cout => \CP|MouseCoor|D1|Add0~26\);

-- Location: FF_X31_Y5_N11
\CP|MouseCoor|D1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~25_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(3));

-- Location: LABCELL_X31_Y5_N12
\CP|MouseCoor|D1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~1_sumout\ = SUM(( \CP|MouseCoor|D1|count\(4) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~26\ ))
-- \CP|MouseCoor|D1|Add0~2\ = CARRY(( \CP|MouseCoor|D1|count\(4) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(4),
	cin => \CP|MouseCoor|D1|Add0~26\,
	sumout => \CP|MouseCoor|D1|Add0~1_sumout\,
	cout => \CP|MouseCoor|D1|Add0~2\);

-- Location: FF_X31_Y5_N13
\CP|MouseCoor|D1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(4));

-- Location: LABCELL_X31_Y5_N15
\CP|MouseCoor|D1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~65_sumout\ = SUM(( \CP|MouseCoor|D1|count\(5) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~2\ ))
-- \CP|MouseCoor|D1|Add0~66\ = CARRY(( \CP|MouseCoor|D1|count\(5) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(5),
	cin => \CP|MouseCoor|D1|Add0~2\,
	sumout => \CP|MouseCoor|D1|Add0~65_sumout\,
	cout => \CP|MouseCoor|D1|Add0~66\);

-- Location: FF_X31_Y5_N17
\CP|MouseCoor|D1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~65_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(5));

-- Location: LABCELL_X31_Y5_N18
\CP|MouseCoor|D1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~61_sumout\ = SUM(( \CP|MouseCoor|D1|count\(6) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~66\ ))
-- \CP|MouseCoor|D1|Add0~62\ = CARRY(( \CP|MouseCoor|D1|count\(6) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(6),
	cin => \CP|MouseCoor|D1|Add0~66\,
	sumout => \CP|MouseCoor|D1|Add0~61_sumout\,
	cout => \CP|MouseCoor|D1|Add0~62\);

-- Location: FF_X31_Y5_N19
\CP|MouseCoor|D1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~61_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(6));

-- Location: LABCELL_X31_Y5_N21
\CP|MouseCoor|D1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~57_sumout\ = SUM(( \CP|MouseCoor|D1|count\(7) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~62\ ))
-- \CP|MouseCoor|D1|Add0~58\ = CARRY(( \CP|MouseCoor|D1|count\(7) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(7),
	cin => \CP|MouseCoor|D1|Add0~62\,
	sumout => \CP|MouseCoor|D1|Add0~57_sumout\,
	cout => \CP|MouseCoor|D1|Add0~58\);

-- Location: FF_X31_Y5_N22
\CP|MouseCoor|D1|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~57_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(7));

-- Location: LABCELL_X31_Y5_N24
\CP|MouseCoor|D1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~49_sumout\ = SUM(( \CP|MouseCoor|D1|count\(8) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~58\ ))
-- \CP|MouseCoor|D1|Add0~50\ = CARRY(( \CP|MouseCoor|D1|count\(8) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(8),
	cin => \CP|MouseCoor|D1|Add0~58\,
	sumout => \CP|MouseCoor|D1|Add0~49_sumout\,
	cout => \CP|MouseCoor|D1|Add0~50\);

-- Location: FF_X31_Y5_N25
\CP|MouseCoor|D1|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~49_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(8));

-- Location: LABCELL_X31_Y5_N27
\CP|MouseCoor|D1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~17_sumout\ = SUM(( \CP|MouseCoor|D1|count\(9) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~50\ ))
-- \CP|MouseCoor|D1|Add0~18\ = CARRY(( \CP|MouseCoor|D1|count\(9) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(9),
	cin => \CP|MouseCoor|D1|Add0~50\,
	sumout => \CP|MouseCoor|D1|Add0~17_sumout\,
	cout => \CP|MouseCoor|D1|Add0~18\);

-- Location: FF_X31_Y5_N28
\CP|MouseCoor|D1|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~17_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(9));

-- Location: LABCELL_X31_Y5_N30
\CP|MouseCoor|D1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~13_sumout\ = SUM(( \CP|MouseCoor|D1|count\(10) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~18\ ))
-- \CP|MouseCoor|D1|Add0~14\ = CARRY(( \CP|MouseCoor|D1|count\(10) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(10),
	cin => \CP|MouseCoor|D1|Add0~18\,
	sumout => \CP|MouseCoor|D1|Add0~13_sumout\,
	cout => \CP|MouseCoor|D1|Add0~14\);

-- Location: FF_X31_Y5_N31
\CP|MouseCoor|D1|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~13_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(10));

-- Location: LABCELL_X31_Y5_N33
\CP|MouseCoor|D1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~33_sumout\ = SUM(( \CP|MouseCoor|D1|count\(11) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~14\ ))
-- \CP|MouseCoor|D1|Add0~34\ = CARRY(( \CP|MouseCoor|D1|count\(11) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(11),
	cin => \CP|MouseCoor|D1|Add0~14\,
	sumout => \CP|MouseCoor|D1|Add0~33_sumout\,
	cout => \CP|MouseCoor|D1|Add0~34\);

-- Location: FF_X31_Y5_N35
\CP|MouseCoor|D1|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~33_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(11));

-- Location: LABCELL_X31_Y5_N36
\CP|MouseCoor|D1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~21_sumout\ = SUM(( \CP|MouseCoor|D1|count\(12) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~34\ ))
-- \CP|MouseCoor|D1|Add0~22\ = CARRY(( \CP|MouseCoor|D1|count\(12) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(12),
	cin => \CP|MouseCoor|D1|Add0~34\,
	sumout => \CP|MouseCoor|D1|Add0~21_sumout\,
	cout => \CP|MouseCoor|D1|Add0~22\);

-- Location: FF_X31_Y5_N38
\CP|MouseCoor|D1|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~21_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(12));

-- Location: LABCELL_X31_Y5_N39
\CP|MouseCoor|D1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~45_sumout\ = SUM(( \CP|MouseCoor|D1|count\(13) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~22\ ))
-- \CP|MouseCoor|D1|Add0~46\ = CARRY(( \CP|MouseCoor|D1|count\(13) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(13),
	cin => \CP|MouseCoor|D1|Add0~22\,
	sumout => \CP|MouseCoor|D1|Add0~45_sumout\,
	cout => \CP|MouseCoor|D1|Add0~46\);

-- Location: FF_X31_Y5_N40
\CP|MouseCoor|D1|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~45_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(13));

-- Location: LABCELL_X31_Y5_N42
\CP|MouseCoor|D1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~53_sumout\ = SUM(( \CP|MouseCoor|D1|count\(14) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~46\ ))
-- \CP|MouseCoor|D1|Add0~54\ = CARRY(( \CP|MouseCoor|D1|count\(14) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(14),
	cin => \CP|MouseCoor|D1|Add0~46\,
	sumout => \CP|MouseCoor|D1|Add0~53_sumout\,
	cout => \CP|MouseCoor|D1|Add0~54\);

-- Location: FF_X31_Y5_N43
\CP|MouseCoor|D1|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~53_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(14));

-- Location: LABCELL_X30_Y5_N54
\CP|MouseCoor|D5|WideAnd0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|WideAnd0~2_combout\ = ( \CP|MouseCoor|D1|count\(14) & ( \CP|MouseCoor|D1|count\(7) & ( (\CP|MouseCoor|D1|count\(5) & (\CP|MouseCoor|D1|count\(6) & (\CP|MouseCoor|D1|count\(8) & \CP|MouseCoor|D1|count\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D1|ALT_INV_count\(5),
	datab => \CP|MouseCoor|D1|ALT_INV_count\(6),
	datac => \CP|MouseCoor|D1|ALT_INV_count\(8),
	datad => \CP|MouseCoor|D1|ALT_INV_count\(13),
	datae => \CP|MouseCoor|D1|ALT_INV_count\(14),
	dataf => \CP|MouseCoor|D1|ALT_INV_count\(7),
	combout => \CP|MouseCoor|D5|WideAnd0~2_combout\);

-- Location: LABCELL_X31_Y5_N45
\CP|MouseCoor|D1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~41_sumout\ = SUM(( \CP|MouseCoor|D1|count\(15) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~54\ ))
-- \CP|MouseCoor|D1|Add0~42\ = CARRY(( \CP|MouseCoor|D1|count\(15) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(15),
	cin => \CP|MouseCoor|D1|Add0~54\,
	sumout => \CP|MouseCoor|D1|Add0~41_sumout\,
	cout => \CP|MouseCoor|D1|Add0~42\);

-- Location: FF_X31_Y5_N47
\CP|MouseCoor|D1|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~41_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(15));

-- Location: LABCELL_X31_Y5_N48
\CP|MouseCoor|D1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Add0~9_sumout\ = SUM(( \CP|MouseCoor|D1|count\(16) ) + ( GND ) + ( \CP|MouseCoor|D1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|D1|ALT_INV_count\(16),
	cin => \CP|MouseCoor|D1|Add0~42\,
	sumout => \CP|MouseCoor|D1|Add0~9_sumout\);

-- Location: FF_X31_Y5_N49
\CP|MouseCoor|D1|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Add0~9_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|count\(16));

-- Location: LABCELL_X33_Y5_N36
\CP|MouseCoor|D5|WideAnd0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|WideAnd0~0_combout\ = ( \CP|MouseCoor|D1|count\(10) & ( (\CP|MouseCoor|D1|count\(0) & (\CP|MouseCoor|D1|count\(16) & (\CP|MouseCoor|D1|count\(4) & \CP|MouseCoor|D1|count\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D1|ALT_INV_count\(0),
	datab => \CP|MouseCoor|D1|ALT_INV_count\(16),
	datac => \CP|MouseCoor|D1|ALT_INV_count\(4),
	datad => \CP|MouseCoor|D1|ALT_INV_count\(9),
	dataf => \CP|MouseCoor|D1|ALT_INV_count\(10),
	combout => \CP|MouseCoor|D5|WideAnd0~0_combout\);

-- Location: LABCELL_X31_Y5_N54
\CP|MouseCoor|D5|WideAnd0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|WideAnd0~1_combout\ = ( \CP|MouseCoor|D1|count\(12) & ( \CP|MouseCoor|D1|count\(3) & ( (\CP|MouseCoor|D1|count\(11) & (\CP|MouseCoor|D1|count\(15) & (\CP|MouseCoor|D1|count\(1) & \CP|MouseCoor|D1|count\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D1|ALT_INV_count\(11),
	datab => \CP|MouseCoor|D1|ALT_INV_count\(15),
	datac => \CP|MouseCoor|D1|ALT_INV_count\(1),
	datad => \CP|MouseCoor|D1|ALT_INV_count\(2),
	datae => \CP|MouseCoor|D1|ALT_INV_count\(12),
	dataf => \CP|MouseCoor|D1|ALT_INV_count\(3),
	combout => \CP|MouseCoor|D5|WideAnd0~1_combout\);

-- Location: MLABCELL_X34_Y7_N18
\CP|MouseCoor|D5|WideAnd0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|WideAnd0~combout\ = ( \CP|MouseCoor|D5|WideAnd0~1_combout\ & ( (\CP|MouseCoor|D5|WideAnd0~2_combout\ & \CP|MouseCoor|D5|WideAnd0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	combout => \CP|MouseCoor|D5|WideAnd0~combout\);

-- Location: LABCELL_X37_Y6_N3
\CP|MouseCoor|D3|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector5~0_combout\ = ( !\CP|MouseCoor|data_received\(5) & ( ((!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D3|curr_state.low1~q\)) # (\CP|MouseCoor|D3|curr_state.one~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(5),
	combout => \CP|MouseCoor|D3|Selector5~0_combout\);

-- Location: FF_X37_Y6_N5
\CP|MouseCoor|D3|curr_state.low1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.low1~q\);

-- Location: LABCELL_X36_Y5_N57
\CP|MouseCoor|D3|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector6~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (\CP|MouseCoor|D3|curr_state.low1~q\ & !\CP|MouseCoor|data_received\(5)) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(5) & 
-- \CP|MouseCoor|D3|curr_state.low2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(5),
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D3|Selector6~0_combout\);

-- Location: FF_X36_Y5_N59
\CP|MouseCoor|D3|curr_state.low2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.low2~q\);

-- Location: LABCELL_X37_Y6_N54
\CP|MouseCoor|D3|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector7~0_combout\ = ( \CP|MouseCoor|D3|curr_state.low3~q\ & ( (!\CP|MouseCoor|data_received\(5) & ((!\CP|MouseCoor|D5|WideAnd0~combout\) # (\CP|MouseCoor|D3|curr_state.low2~q\))) ) ) # ( !\CP|MouseCoor|D3|curr_state.low3~q\ & ( 
-- (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D3|curr_state.low2~q\ & !\CP|MouseCoor|data_received\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101100001011000000010000000100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(5),
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.low3~q\,
	combout => \CP|MouseCoor|D3|Selector7~0_combout\);

-- Location: FF_X37_Y6_N56
\CP|MouseCoor|D3|curr_state.low3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.low3~q\);

-- Location: LABCELL_X37_Y6_N27
\CP|MouseCoor|D3|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector4~0_combout\ = (!\CP|MouseCoor|D3|curr_state.low1~q\ & (!\CP|MouseCoor|D3|curr_state.low2~q\ & !\CP|MouseCoor|D3|curr_state.low3~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\,
	datac => \CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.low3~q\,
	combout => \CP|MouseCoor|D3|Selector4~0_combout\);

-- Location: LABCELL_X36_Y5_N12
\CP|MouseCoor|D3|curr_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|curr_state~14_combout\ = ( !\CP|MouseCoor|D3|curr_state.low1~q\ & ( (!\CP|MouseCoor|D3|curr_state.low2~q\ & (!\CP|MouseCoor|data_received\(5) & !\CP|MouseCoor|D3|curr_state.one~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.low2~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(5),
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.low1~q\,
	combout => \CP|MouseCoor|D3|curr_state~14_combout\);

-- Location: LABCELL_X33_Y5_N33
\CP|MouseCoor|D3|curr_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|curr_state~15_combout\ = ( \CP|MouseCoor|D3|curr_state.low3~q\ & ( \CP|MouseCoor|D3|curr_state~14_combout\ & ( (\KEY[0]~input_o\ & ((!\CP|MouseCoor|D5|WideAnd0~1_combout\) # ((!\CP|MouseCoor|D5|WideAnd0~2_combout\) # 
-- (!\CP|MouseCoor|D5|WideAnd0~0_combout\)))) ) ) ) # ( \CP|MouseCoor|D3|curr_state.low3~q\ & ( !\CP|MouseCoor|D3|curr_state~14_combout\ & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|MouseCoor|D3|curr_state.low3~q\ & ( !\CP|MouseCoor|D3|curr_state~14_combout\ & ( 
-- \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state~14_combout\,
	combout => \CP|MouseCoor|D3|curr_state~15_combout\);

-- Location: FF_X33_Y5_N34
\CP|MouseCoor|D3|curr_state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|curr_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.zero~q\);

-- Location: LABCELL_X37_Y6_N33
\CP|MouseCoor|D3|curr_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|curr_state~13_combout\ = ( \CP|MouseCoor|D3|curr_state.zero~q\ & ( (\CP|MouseCoor|data_received\(5) & (!\CP|MouseCoor|D5|WideAnd0~combout\ & (\KEY[0]~input_o\ & \CP|MouseCoor|D3|curr_state.high1~q\))) ) ) # ( 
-- !\CP|MouseCoor|D3|curr_state.zero~q\ & ( (\CP|MouseCoor|data_received\(5) & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(5),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.high1~q\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.zero~q\,
	combout => \CP|MouseCoor|D3|curr_state~13_combout\);

-- Location: FF_X37_Y6_N35
\CP|MouseCoor|D3|curr_state.high1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|curr_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.high1~q\);

-- Location: LABCELL_X37_Y6_N30
\CP|MouseCoor|D3|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector2~0_combout\ = (\CP|MouseCoor|data_received\(5) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D3|curr_state.high2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D3|curr_state.high1~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(5),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D3|ALT_INV_curr_state.high1~q\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.high2~q\,
	combout => \CP|MouseCoor|D3|Selector2~0_combout\);

-- Location: FF_X37_Y6_N32
\CP|MouseCoor|D3|curr_state.high2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.high2~q\);

-- Location: LABCELL_X37_Y6_N24
\CP|MouseCoor|D3|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector3~0_combout\ = ( \CP|MouseCoor|data_received\(5) & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D3|curr_state.high3~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D3|curr_state.high2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.high2~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.high3~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(5),
	combout => \CP|MouseCoor|D3|Selector3~0_combout\);

-- Location: FF_X37_Y6_N26
\CP|MouseCoor|D3|curr_state.high3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D3|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.high3~q\);

-- Location: LABCELL_X37_Y6_N18
\CP|MouseCoor|D3|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D3|Selector4~1_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( \CP|MouseCoor|D3|curr_state.high3~q\ & ( \CP|MouseCoor|data_received\(5) ) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( \CP|MouseCoor|D3|curr_state.high3~q\ & ( 
-- (!\CP|MouseCoor|data_received\(5) & (!\CP|MouseCoor|D3|Selector4~0_combout\ & \CP|MouseCoor|D3|curr_state.one~q\)) # (\CP|MouseCoor|data_received\(5) & ((!\CP|MouseCoor|D3|Selector4~0_combout\) # (\CP|MouseCoor|D3|curr_state.one~q\))) ) ) ) # ( 
-- \CP|MouseCoor|D5|WideAnd0~combout\ & ( !\CP|MouseCoor|D3|curr_state.high3~q\ & ( (\CP|MouseCoor|data_received\(5) & ((!\CP|MouseCoor|D3|Selector4~0_combout\) # (\CP|MouseCoor|D3|curr_state.one~q\))) ) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( 
-- !\CP|MouseCoor|D3|curr_state.high3~q\ & ( (!\CP|MouseCoor|data_received\(5) & (!\CP|MouseCoor|D3|Selector4~0_combout\ & \CP|MouseCoor|D3|curr_state.one~q\)) # (\CP|MouseCoor|data_received\(5) & ((!\CP|MouseCoor|D3|Selector4~0_combout\) # 
-- (\CP|MouseCoor|D3|curr_state.one~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110101010100000101010101010000111101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(5),
	datac => \CP|MouseCoor|D3|ALT_INV_Selector4~0_combout\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datae => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.high3~q\,
	combout => \CP|MouseCoor|D3|Selector4~1_combout\);

-- Location: FF_X37_Y6_N17
\CP|MouseCoor|D3|curr_state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|D3|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D3|curr_state.one~q\);

-- Location: MLABCELL_X34_Y6_N18
\CP|MouseCoor|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~33_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(6) ) + ( GND ) + ( \CP|MouseCoor|Add5~10\ ))
-- \CP|MouseCoor|Add5~34\ = CARRY(( !\CP|MouseCoor|Ycoords\(6) ) + ( GND ) + ( \CP|MouseCoor|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(6),
	cin => \CP|MouseCoor|Add5~10\,
	sumout => \CP|MouseCoor|Add5~33_sumout\,
	cout => \CP|MouseCoor|Add5~34\);

-- Location: MLABCELL_X34_Y6_N21
\CP|MouseCoor|Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~37_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(7) ) + ( GND ) + ( \CP|MouseCoor|Add5~34\ ))
-- \CP|MouseCoor|Add5~38\ = CARRY(( \CP|MouseCoor|Ycoords\(7) ) + ( GND ) + ( \CP|MouseCoor|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(7),
	cin => \CP|MouseCoor|Add5~34\,
	sumout => \CP|MouseCoor|Add5~37_sumout\,
	cout => \CP|MouseCoor|Add5~38\);

-- Location: MLABCELL_X34_Y6_N6
\CP|MouseCoor|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~17_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add5~30\ ))
-- \CP|MouseCoor|Add5~18\ = CARRY(( \CP|MouseCoor|Ycoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(2),
	cin => \CP|MouseCoor|Add5~30\,
	sumout => \CP|MouseCoor|Add5~17_sumout\,
	cout => \CP|MouseCoor|Add5~18\);

-- Location: MLABCELL_X34_Y6_N9
\CP|MouseCoor|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~21_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(3) ) + ( GND ) + ( \CP|MouseCoor|Add5~18\ ))
-- \CP|MouseCoor|Add5~22\ = CARRY(( !\CP|MouseCoor|Ycoords\(3) ) + ( GND ) + ( \CP|MouseCoor|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	cin => \CP|MouseCoor|Add5~18\,
	sumout => \CP|MouseCoor|Add5~21_sumout\,
	cout => \CP|MouseCoor|Add5~22\);

-- Location: LABCELL_X30_Y5_N39
\CP|MouseCoor|Mouse|PS2_Data_In|received_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data~4_combout\ = ( \KEY[0]~input_o\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(16),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~4_combout\);

-- Location: FF_X30_Y5_N41
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~4_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(16));

-- Location: LABCELL_X30_Y5_N9
\CP|MouseCoor|data_received~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received~4_combout\ = (\KEY[0]~input_o\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(16))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(16),
	combout => \CP|MouseCoor|data_received~4_combout\);

-- Location: FF_X30_Y5_N11
\CP|MouseCoor|data_received[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|data_received~4_combout\,
	ena => \CP|MouseCoor|data_received[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|data_received\(16));

-- Location: MLABCELL_X34_Y4_N51
\CP|MouseCoor|D5|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector5~0_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|data_received\(16) & (((!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D5|curr_state.low1~q\)) # (\CP|MouseCoor|D5|curr_state.one~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001010000010101000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.one~q\,
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|D5|Selector5~0_combout\);

-- Location: FF_X34_Y4_N53
\CP|MouseCoor|D5|curr_state.low1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.low1~q\);

-- Location: MLABCELL_X34_Y4_N48
\CP|MouseCoor|D5|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector6~0_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|data_received\(16) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D5|curr_state.low2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & 
-- (\CP|MouseCoor|D5|curr_state.low1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\,
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|D5|Selector6~0_combout\);

-- Location: FF_X34_Y4_N50
\CP|MouseCoor|D5|curr_state.low2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.low2~q\);

-- Location: MLABCELL_X34_Y4_N30
\CP|MouseCoor|D5|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector7~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (\CP|MouseCoor|D5|curr_state.low2~q\ & (!\CP|MouseCoor|D3|curr_state.one~q\ & !\CP|MouseCoor|data_received\(16))) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( 
-- (!\CP|MouseCoor|D3|curr_state.one~q\ & (!\CP|MouseCoor|data_received\(16) & \CP|MouseCoor|D5|curr_state.low3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\,
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(16),
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D5|Selector7~0_combout\);

-- Location: FF_X34_Y4_N32
\CP|MouseCoor|D5|curr_state.low3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.low3~q\);

-- Location: MLABCELL_X34_Y4_N33
\CP|MouseCoor|D5|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector4~0_combout\ = ( !\CP|MouseCoor|D5|curr_state.low1~q\ & ( (!\CP|MouseCoor|D5|curr_state.low2~q\ & !\CP|MouseCoor|D5|curr_state.low3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\,
	combout => \CP|MouseCoor|D5|Selector4~0_combout\);

-- Location: MLABCELL_X34_Y4_N57
\CP|MouseCoor|D5|curr_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|curr_state~14_combout\ = ( !\CP|MouseCoor|D5|curr_state.low1~q\ & ( (!\CP|MouseCoor|D5|curr_state.low2~q\ & (!\CP|MouseCoor|D3|curr_state.one~q\ & (!\CP|MouseCoor|D5|curr_state.one~q\ & !\CP|MouseCoor|data_received\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_curr_state.low2~q\,
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.one~q\,
	datad => \CP|MouseCoor|ALT_INV_data_received\(16),
	dataf => \CP|MouseCoor|D5|ALT_INV_curr_state.low1~q\,
	combout => \CP|MouseCoor|D5|curr_state~14_combout\);

-- Location: LABCELL_X33_Y5_N45
\CP|MouseCoor|D5|curr_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|curr_state~15_combout\ = ( \CP|MouseCoor|D5|curr_state.low3~q\ & ( \CP|MouseCoor|D5|curr_state~14_combout\ & ( (\KEY[0]~input_o\ & ((!\CP|MouseCoor|D5|WideAnd0~1_combout\) # ((!\CP|MouseCoor|D5|WideAnd0~2_combout\) # 
-- (!\CP|MouseCoor|D5|WideAnd0~0_combout\)))) ) ) ) # ( \CP|MouseCoor|D5|curr_state.low3~q\ & ( !\CP|MouseCoor|D5|curr_state~14_combout\ & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|MouseCoor|D5|curr_state.low3~q\ & ( !\CP|MouseCoor|D5|curr_state~14_combout\ & ( 
-- \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	datae => \CP|MouseCoor|D5|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_curr_state~14_combout\,
	combout => \CP|MouseCoor|D5|curr_state~15_combout\);

-- Location: FF_X33_Y5_N46
\CP|MouseCoor|D5|curr_state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|curr_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.zero~q\);

-- Location: MLABCELL_X34_Y4_N6
\CP|MouseCoor|D5|curr_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|curr_state~13_combout\ = ( \CP|MouseCoor|D5|curr_state.high1~q\ & ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|data_received\(16) & (\CP|MouseCoor|D3|curr_state.one~q\ & ((!\CP|MouseCoor|D5|WideAnd0~combout\) # 
-- (!\CP|MouseCoor|D5|curr_state.zero~q\)))) # (\CP|MouseCoor|data_received\(16) & ((!\CP|MouseCoor|D5|WideAnd0~combout\) # ((!\CP|MouseCoor|D5|curr_state.zero~q\)))) ) ) ) # ( !\CP|MouseCoor|D5|curr_state.high1~q\ & ( \KEY[0]~input_o\ & ( 
-- (!\CP|MouseCoor|D5|curr_state.zero~q\ & ((\CP|MouseCoor|D3|curr_state.one~q\) # (\CP|MouseCoor|data_received\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000111100000101010011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.zero~q\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datae => \CP|MouseCoor|D5|ALT_INV_curr_state.high1~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|D5|curr_state~13_combout\);

-- Location: FF_X34_Y4_N7
\CP|MouseCoor|D5|curr_state.high1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|curr_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.high1~q\);

-- Location: MLABCELL_X34_Y4_N21
\CP|MouseCoor|D5|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector2~0_combout\ = ( \CP|MouseCoor|D5|curr_state.high1~q\ & ( (!\CP|MouseCoor|data_received\(16) & (\CP|MouseCoor|D3|curr_state.one~q\ & ((\CP|MouseCoor|D5|curr_state.high2~q\) # (\CP|MouseCoor|D5|WideAnd0~combout\)))) # 
-- (\CP|MouseCoor|data_received\(16) & (((\CP|MouseCoor|D5|curr_state.high2~q\) # (\CP|MouseCoor|D5|WideAnd0~combout\)))) ) ) # ( !\CP|MouseCoor|D5|curr_state.high1~q\ & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D5|curr_state.high2~q\ & 
-- ((\CP|MouseCoor|D3|curr_state.one~q\) # (\CP|MouseCoor|data_received\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000000000111000000000111011101110000011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.high2~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_curr_state.high1~q\,
	combout => \CP|MouseCoor|D5|Selector2~0_combout\);

-- Location: FF_X34_Y4_N23
\CP|MouseCoor|D5|curr_state.high2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.high2~q\);

-- Location: MLABCELL_X34_Y4_N18
\CP|MouseCoor|D5|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector3~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (\CP|MouseCoor|D5|curr_state.high2~q\ & ((\CP|MouseCoor|D3|curr_state.one~q\) # (\CP|MouseCoor|data_received\(16)))) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( 
-- (\CP|MouseCoor|D5|curr_state.high3~q\ & ((\CP|MouseCoor|D3|curr_state.one~q\) # (\CP|MouseCoor|data_received\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_curr_state.high2~q\,
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.high3~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D5|Selector3~0_combout\);

-- Location: FF_X34_Y4_N19
\CP|MouseCoor|D5|curr_state.high3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.high3~q\);

-- Location: MLABCELL_X34_Y4_N12
\CP|MouseCoor|D5|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D5|Selector4~1_combout\ = ( \CP|MouseCoor|D5|curr_state.one~q\ & ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (\CP|MouseCoor|D3|curr_state.one~q\) # (\CP|MouseCoor|data_received\(16)) ) ) ) # ( !\CP|MouseCoor|D5|curr_state.one~q\ & ( 
-- \CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(16) & (\CP|MouseCoor|D3|curr_state.one~q\ & ((!\CP|MouseCoor|D5|Selector4~0_combout\) # (\CP|MouseCoor|D5|curr_state.high3~q\)))) # (\CP|MouseCoor|data_received\(16) & 
-- (((!\CP|MouseCoor|D5|Selector4~0_combout\) # (\CP|MouseCoor|D5|curr_state.high3~q\)))) ) ) ) # ( \CP|MouseCoor|D5|curr_state.one~q\ & ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( ((!\CP|MouseCoor|D5|Selector4~0_combout\) # 
-- (\CP|MouseCoor|D3|curr_state.one~q\)) # (\CP|MouseCoor|data_received\(16)) ) ) ) # ( !\CP|MouseCoor|D5|curr_state.one~q\ & ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|D5|Selector4~0_combout\ & ((\CP|MouseCoor|D3|curr_state.one~q\) # 
-- (\CP|MouseCoor|data_received\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000111101111111011101110000011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(16),
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_Selector4~0_combout\,
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.high3~q\,
	datae => \CP|MouseCoor|D5|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D5|Selector4~1_combout\);

-- Location: FF_X34_Y4_N14
\CP|MouseCoor|D5|curr_state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D5|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D5|curr_state.one~q\);

-- Location: LABCELL_X37_Y4_N30
\CP|MouseCoor|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~25_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(1) $ (!\CP|MouseCoor|D5|curr_state.one~q\) ) + ( !VCC ) + ( !VCC ))
-- \CP|MouseCoor|Add4~26\ = CARRY(( !\CP|MouseCoor|Ycoords\(1) $ (!\CP|MouseCoor|D5|curr_state.one~q\) ) + ( !VCC ) + ( !VCC ))
-- \CP|MouseCoor|Add4~27\ = SHARE((!\CP|MouseCoor|D5|curr_state.one~q\) # (\CP|MouseCoor|Ycoords\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(1),
	datad => \CP|MouseCoor|D5|ALT_INV_curr_state.one~q\,
	cin => GND,
	sharein => GND,
	sumout => \CP|MouseCoor|Add4~25_sumout\,
	cout => \CP|MouseCoor|Add4~26\,
	shareout => \CP|MouseCoor|Add4~27\);

-- Location: LABCELL_X37_Y4_N33
\CP|MouseCoor|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~21_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(2) ) + ( \CP|MouseCoor|Add4~27\ ) + ( \CP|MouseCoor|Add4~26\ ))
-- \CP|MouseCoor|Add4~22\ = CARRY(( !\CP|MouseCoor|Ycoords\(2) ) + ( \CP|MouseCoor|Add4~27\ ) + ( \CP|MouseCoor|Add4~26\ ))
-- \CP|MouseCoor|Add4~23\ = SHARE(\CP|MouseCoor|Ycoords\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(2),
	cin => \CP|MouseCoor|Add4~26\,
	sharein => \CP|MouseCoor|Add4~27\,
	sumout => \CP|MouseCoor|Add4~21_sumout\,
	cout => \CP|MouseCoor|Add4~22\,
	shareout => \CP|MouseCoor|Add4~23\);

-- Location: LABCELL_X37_Y4_N36
\CP|MouseCoor|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~17_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(3) ) + ( \CP|MouseCoor|Add4~23\ ) + ( \CP|MouseCoor|Add4~22\ ))
-- \CP|MouseCoor|Add4~18\ = CARRY(( \CP|MouseCoor|Ycoords\(3) ) + ( \CP|MouseCoor|Add4~23\ ) + ( \CP|MouseCoor|Add4~22\ ))
-- \CP|MouseCoor|Add4~19\ = SHARE(!\CP|MouseCoor|Ycoords\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	cin => \CP|MouseCoor|Add4~22\,
	sharein => \CP|MouseCoor|Add4~23\,
	sumout => \CP|MouseCoor|Add4~17_sumout\,
	cout => \CP|MouseCoor|Add4~18\,
	shareout => \CP|MouseCoor|Add4~19\);

-- Location: LABCELL_X36_Y5_N24
\CP|MouseCoor|Ycoords~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~19_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- ((!\CP|MouseCoor|Add4~17_sumout\))))) ) ) # ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|LessThan7~4_combout\ & ((!\CP|MouseCoor|LessThan7~3_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ((!\CP|MouseCoor|Add5~21_sumout\))))) # (\CP|MouseCoor|LessThan7~3_combout\ & (\CP|MouseCoor|always2~2_combout\)))) # (\CP|MouseCoor|LessThan7~4_combout\ & 
-- (\CP|MouseCoor|always2~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100110011001100110011001111110000111100001011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datab => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	datac => \CP|MouseCoor|ALT_INV_LessThan7~3_combout\,
	datad => \CP|MouseCoor|ALT_INV_Add5~21_sumout\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datag => \CP|MouseCoor|ALT_INV_Add4~17_sumout\,
	combout => \CP|MouseCoor|Ycoords~19_combout\);

-- Location: FF_X36_Y5_N26
\CP|MouseCoor|Ycoords[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~19_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(3));

-- Location: MLABCELL_X34_Y6_N12
\CP|MouseCoor|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~13_sumout\ = SUM(( !\CP|MouseCoor|Ycoords[4]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add5~22\ ))
-- \CP|MouseCoor|Add5~14\ = CARRY(( !\CP|MouseCoor|Ycoords[4]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords[4]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add5~22\,
	sumout => \CP|MouseCoor|Add5~13_sumout\,
	cout => \CP|MouseCoor|Add5~14\);

-- Location: MLABCELL_X34_Y6_N0
\CP|MouseCoor|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~25_sumout\ = SUM(( \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Add5~26\ = CARRY(( \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \CP|MouseCoor|Add5~25_sumout\,
	cout => \CP|MouseCoor|Add5~26\);

-- Location: MLABCELL_X34_Y6_N3
\CP|MouseCoor|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~29_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(1) ) + ( GND ) + ( \CP|MouseCoor|Add5~26\ ))
-- \CP|MouseCoor|Add5~30\ = CARRY(( \CP|MouseCoor|Ycoords\(1) ) + ( GND ) + ( \CP|MouseCoor|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(1),
	cin => \CP|MouseCoor|Add5~26\,
	sumout => \CP|MouseCoor|Add5~29_sumout\,
	cout => \CP|MouseCoor|Add5~30\);

-- Location: MLABCELL_X34_Y6_N42
\CP|MouseCoor|LessThan7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~5_combout\ = ( \CP|MouseCoor|Add5~13_sumout\ & ( (((\CP|MouseCoor|Add5~25_sumout\ & \CP|MouseCoor|Add5~29_sumout\)) # (\CP|MouseCoor|Add5~21_sumout\)) # (\CP|MouseCoor|Add5~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~25_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Add5~17_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add5~29_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add5~21_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~13_sumout\,
	combout => \CP|MouseCoor|LessThan7~5_combout\);

-- Location: MLABCELL_X34_Y6_N24
\CP|MouseCoor|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~1_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(8) ) + ( GND ) + ( \CP|MouseCoor|Add5~38\ ))
-- \CP|MouseCoor|Add5~2\ = CARRY(( \CP|MouseCoor|Ycoords\(8) ) + ( GND ) + ( \CP|MouseCoor|Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(8),
	cin => \CP|MouseCoor|Add5~38\,
	sumout => \CP|MouseCoor|Add5~1_sumout\,
	cout => \CP|MouseCoor|Add5~2\);

-- Location: MLABCELL_X34_Y6_N54
\CP|MouseCoor|LessThan7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~6_combout\ = ( \CP|MouseCoor|Add5~37_sumout\ & ( !\CP|MouseCoor|Add5~1_sumout\ & ( (!\CP|MouseCoor|Add5~5_sumout\ & ((!\CP|MouseCoor|Add5~33_sumout\) # ((!\CP|MouseCoor|Add5~9_sumout\ & !\CP|MouseCoor|LessThan7~5_combout\)))) ) ) ) 
-- # ( !\CP|MouseCoor|Add5~37_sumout\ & ( !\CP|MouseCoor|Add5~1_sumout\ & ( !\CP|MouseCoor|Add5~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~33_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Add5~9_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add5~5_sumout\,
	datad => \CP|MouseCoor|ALT_INV_LessThan7~5_combout\,
	datae => \CP|MouseCoor|ALT_INV_Add5~37_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~1_sumout\,
	combout => \CP|MouseCoor|LessThan7~6_combout\);

-- Location: LABCELL_X37_Y6_N36
\CP|MouseCoor|Ycoords[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[0]~10_combout\ = ( \CP|MouseCoor|LessThan7~6_combout\ & ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (\CP|MouseCoor|Ycoords[5]~1_combout\ & 
-- ((\CP|MouseCoor|Ycoords[0]~DUPLICATE_q\)))) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (((\CP|MouseCoor|Add5~25_sumout\)))) ) ) ) # ( !\CP|MouseCoor|LessThan7~6_combout\ & ( \CP|MouseCoor|D3|curr_state.one~q\ & ( 
-- (\CP|MouseCoor|Ycoords[5]~1_combout\ & \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\) ) ) ) # ( \CP|MouseCoor|LessThan7~6_combout\ & ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (\CP|MouseCoor|Ycoords[0]~DUPLICATE_q\ & 
-- ((\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (\CP|MouseCoor|Ycoords[5]~1_combout\))) ) ) ) # ( !\CP|MouseCoor|LessThan7~6_combout\ & ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (\CP|MouseCoor|Ycoords[0]~DUPLICATE_q\ & 
-- ((\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (\CP|MouseCoor|Ycoords[5]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000010101010000001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\,
	datab => \CP|MouseCoor|ALT_INV_Add5~25_sumout\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|ALT_INV_Ycoords[0]~DUPLICATE_q\,
	datae => \CP|MouseCoor|ALT_INV_LessThan7~6_combout\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|Ycoords[0]~10_combout\);

-- Location: LABCELL_X37_Y6_N42
\CP|MouseCoor|Ycoords[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[0]~feeder_combout\ = ( \CP|MouseCoor|Ycoords[0]~10_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[0]~10_combout\,
	combout => \CP|MouseCoor|Ycoords[0]~feeder_combout\);

-- Location: FF_X37_Y6_N43
\CP|MouseCoor|Ycoords[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords[0]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y6_N45
\CP|MouseCoor|LessThan7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~2_combout\ = ( !\CP|MouseCoor|Add5~17_sumout\ & ( (!\CP|MouseCoor|Add5~25_sumout\) # (!\CP|MouseCoor|Add5~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~25_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add5~29_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~17_sumout\,
	combout => \CP|MouseCoor|LessThan7~2_combout\);

-- Location: MLABCELL_X34_Y6_N36
\CP|MouseCoor|LessThan7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~3_combout\ = ( \CP|MouseCoor|LessThan7~2_combout\ & ( \CP|MouseCoor|Add5~21_sumout\ & ( (\CP|MouseCoor|Add5~33_sumout\ & (\CP|MouseCoor|Add5~37_sumout\ & ((\CP|MouseCoor|Add5~13_sumout\) # (\CP|MouseCoor|Add5~9_sumout\)))) ) ) ) # 
-- ( !\CP|MouseCoor|LessThan7~2_combout\ & ( \CP|MouseCoor|Add5~21_sumout\ & ( (\CP|MouseCoor|Add5~33_sumout\ & (\CP|MouseCoor|Add5~37_sumout\ & ((\CP|MouseCoor|Add5~13_sumout\) # (\CP|MouseCoor|Add5~9_sumout\)))) ) ) ) # ( \CP|MouseCoor|LessThan7~2_combout\ 
-- & ( !\CP|MouseCoor|Add5~21_sumout\ & ( (\CP|MouseCoor|Add5~33_sumout\ & (\CP|MouseCoor|Add5~9_sumout\ & \CP|MouseCoor|Add5~37_sumout\)) ) ) ) # ( !\CP|MouseCoor|LessThan7~2_combout\ & ( !\CP|MouseCoor|Add5~21_sumout\ & ( (\CP|MouseCoor|Add5~33_sumout\ & 
-- (\CP|MouseCoor|Add5~37_sumout\ & ((\CP|MouseCoor|Add5~13_sumout\) # (\CP|MouseCoor|Add5~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101000000010000000100000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~33_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Add5~9_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add5~37_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add5~13_sumout\,
	datae => \CP|MouseCoor|ALT_INV_LessThan7~2_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~21_sumout\,
	combout => \CP|MouseCoor|LessThan7~3_combout\);

-- Location: LABCELL_X36_Y6_N54
\CP|MouseCoor|Ycoords~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~11_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (!\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (((\CP|MouseCoor|Add4~25_sumout\))))) ) ) # ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|LessThan7~4_combout\ & ((!\CP|MouseCoor|LessThan7~3_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (!\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ((\CP|MouseCoor|Add5~29_sumout\))))) # (\CP|MouseCoor|LessThan7~3_combout\ & (!\CP|MouseCoor|always2~2_combout\)))) # (\CP|MouseCoor|LessThan7~4_combout\ & 
-- (!\CP|MouseCoor|always2~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101000001111101010100010101010101010000011111010101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datac => \CP|MouseCoor|ALT_INV_LessThan7~3_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~29_sumout\,
	datag => \CP|MouseCoor|ALT_INV_Add4~25_sumout\,
	combout => \CP|MouseCoor|Ycoords~11_combout\);

-- Location: FF_X36_Y6_N56
\CP|MouseCoor|Ycoords[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~11_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(1));

-- Location: LABCELL_X36_Y6_N24
\CP|MouseCoor|Ycoords~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~15_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( (((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ((!\CP|MouseCoor|always2~2_combout\))) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (\CP|MouseCoor|Add4~21_sumout\)))) ) ) # ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|LessThan7~4_combout\ & ((!\CP|MouseCoor|LessThan7~3_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- ((!\CP|MouseCoor|always2~2_combout\))) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (\CP|MouseCoor|Add5~17_sumout\)))) # (\CP|MouseCoor|LessThan7~3_combout\ & (((!\CP|MouseCoor|always2~2_combout\)))))) # (\CP|MouseCoor|LessThan7~4_combout\ & 
-- ((((!\CP|MouseCoor|always2~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100001111111111110111111100000000000011110000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~17_sumout\,
	datab => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datac => \CP|MouseCoor|ALT_INV_LessThan7~3_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	datag => \CP|MouseCoor|ALT_INV_Add4~21_sumout\,
	combout => \CP|MouseCoor|Ycoords~15_combout\);

-- Location: FF_X36_Y6_N25
\CP|MouseCoor|Ycoords[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~15_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(2));

-- Location: FF_X36_Y5_N43
\CP|MouseCoor|Ycoords[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~23_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(4));

-- Location: LABCELL_X37_Y4_N15
\CP|MouseCoor|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always2~0_combout\ = ( \CP|MouseCoor|Ycoords\(4) ) # ( !\CP|MouseCoor|Ycoords\(4) & ( (\CP|MouseCoor|Ycoords\(3)) # (\CP|MouseCoor|Ycoords\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	datad => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(4),
	combout => \CP|MouseCoor|always2~0_combout\);

-- Location: MLABCELL_X34_Y6_N30
\CP|MouseCoor|always2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always2~1_combout\ = ( !\CP|MouseCoor|Ycoords\(5) & ( \CP|MouseCoor|Ycoords\(3) & ( !\CP|MouseCoor|Ycoords[4]~DUPLICATE_q\ ) ) ) # ( !\CP|MouseCoor|Ycoords\(5) & ( !\CP|MouseCoor|Ycoords\(3) & ( (!\CP|MouseCoor|Ycoords[4]~DUPLICATE_q\) # 
-- ((\CP|MouseCoor|Ycoords\(2) & ((\CP|MouseCoor|Ycoords[0]~DUPLICATE_q\) # (\CP|MouseCoor|Ycoords\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101111000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords[4]~DUPLICATE_q\,
	datab => \CP|MouseCoor|ALT_INV_Ycoords\(1),
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(2),
	datad => \CP|MouseCoor|ALT_INV_Ycoords[0]~DUPLICATE_q\,
	datae => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	combout => \CP|MouseCoor|always2~1_combout\);

-- Location: LABCELL_X37_Y4_N54
\CP|MouseCoor|always2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always2~2_combout\ = ( !\CP|MouseCoor|Ycoords\(7) & ( (((!\CP|MouseCoor|Ycoords\(6)) # ((\CP|MouseCoor|always2~0_combout\ & !\CP|MouseCoor|Ycoords\(8)))) # (\CP|MouseCoor|always2~1_combout\)) ) ) # ( \CP|MouseCoor|Ycoords\(7) & ( 
-- ((\CP|MouseCoor|Ycoords\(6) & ((!\CP|MouseCoor|Ycoords\(2)) # ((!\CP|MouseCoor|Ycoords\(1)) # (\CP|MouseCoor|always2~0_combout\))))) # (\CP|MouseCoor|Ycoords\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111100111111000000001111101111111111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(2),
	datab => \CP|MouseCoor|ALT_INV_always2~0_combout\,
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(1),
	datad => \CP|MouseCoor|ALT_INV_Ycoords\(6),
	datae => \CP|MouseCoor|ALT_INV_Ycoords\(7),
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(8),
	datag => \CP|MouseCoor|ALT_INV_always2~1_combout\,
	combout => \CP|MouseCoor|always2~2_combout\);

-- Location: LABCELL_X37_Y4_N39
\CP|MouseCoor|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~13_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(4) ) + ( \CP|MouseCoor|Add4~19\ ) + ( \CP|MouseCoor|Add4~18\ ))
-- \CP|MouseCoor|Add4~14\ = CARRY(( \CP|MouseCoor|Ycoords\(4) ) + ( \CP|MouseCoor|Add4~19\ ) + ( \CP|MouseCoor|Add4~18\ ))
-- \CP|MouseCoor|Add4~15\ = SHARE(!\CP|MouseCoor|Ycoords\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(4),
	cin => \CP|MouseCoor|Add4~18\,
	sharein => \CP|MouseCoor|Add4~19\,
	sumout => \CP|MouseCoor|Add4~13_sumout\,
	cout => \CP|MouseCoor|Add4~14\,
	shareout => \CP|MouseCoor|Add4~15\);

-- Location: LABCELL_X36_Y5_N42
\CP|MouseCoor|Ycoords~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~23_combout\ = ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (((!\CP|MouseCoor|Add4~13_sumout\))))) ) ) # ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (!\CP|MouseCoor|LessThan7~4_combout\ & ((!\CP|MouseCoor|LessThan7~3_combout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & 
-- (\CP|MouseCoor|always2~2_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ((!\CP|MouseCoor|Add5~13_sumout\))))) # (\CP|MouseCoor|LessThan7~3_combout\ & (\CP|MouseCoor|always2~2_combout\)))) # (\CP|MouseCoor|LessThan7~4_combout\ & 
-- (\CP|MouseCoor|always2~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001111110000001100111011001100110011111100000011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datab => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	datac => \CP|MouseCoor|ALT_INV_LessThan7~3_combout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~13_sumout\,
	datag => \CP|MouseCoor|ALT_INV_Add4~13_sumout\,
	combout => \CP|MouseCoor|Ycoords~23_combout\);

-- Location: FF_X36_Y5_N44
\CP|MouseCoor|Ycoords[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~23_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords[4]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y6_N15
\CP|MouseCoor|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~9_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add5~14\ ))
-- \CP|MouseCoor|Add5~10\ = CARRY(( !\CP|MouseCoor|Ycoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	cin => \CP|MouseCoor|Add5~14\,
	sumout => \CP|MouseCoor|Add5~9_sumout\,
	cout => \CP|MouseCoor|Add5~10\);

-- Location: MLABCELL_X39_Y4_N51
\CP|MouseCoor|LessThan7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~1_combout\ = ( \CP|MouseCoor|Add5~37_sumout\ & ( \CP|MouseCoor|Add5~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~33_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add5~37_sumout\,
	combout => \CP|MouseCoor|LessThan7~1_combout\);

-- Location: LABCELL_X37_Y6_N6
\CP|MouseCoor|Ycoords[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~6_combout\ = ( \CP|MouseCoor|Ycoords[5]~1_combout\ & ( \CP|MouseCoor|D3|curr_state.one~q\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (!\CP|MouseCoor|LessThan7~4_combout\ & ((!\CP|MouseCoor|LessThan7~1_combout\) # 
-- (\CP|MouseCoor|LessThan7~0_combout\)))) ) ) ) # ( !\CP|MouseCoor|Ycoords[5]~1_combout\ & ( \CP|MouseCoor|D3|curr_state.one~q\ ) ) # ( \CP|MouseCoor|Ycoords[5]~1_combout\ & ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( 
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ ) ) ) # ( !\CP|MouseCoor|Ycoords[5]~1_combout\ & ( !\CP|MouseCoor|D3|curr_state.one~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110000110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_LessThan7~0_combout\,
	datab => \CP|MouseCoor|ALT_INV_LessThan7~1_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datae => \CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\,
	dataf => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|Ycoords[5]~6_combout\);

-- Location: FF_X36_Y5_N7
\CP|MouseCoor|Ycoords[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~5_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(6));

-- Location: LABCELL_X37_Y4_N12
\CP|MouseCoor|Ycoords[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~0_combout\ = ( !\CP|MouseCoor|Ycoords\(1) & ( (\CP|MouseCoor|Ycoords\(4) & (\CP|MouseCoor|Ycoords\(5) & (!\CP|MouseCoor|Ycoords\(2) & \CP|MouseCoor|Ycoords\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(4),
	datab => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(2),
	datad => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(1),
	combout => \CP|MouseCoor|Ycoords[5]~0_combout\);

-- Location: LABCELL_X37_Y4_N6
\CP|MouseCoor|Ycoords[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~1_combout\ = ( \CP|MouseCoor|Ycoords[5]~0_combout\ & ( \CP|MouseCoor|always2~2_combout\ ) ) # ( !\CP|MouseCoor|Ycoords[5]~0_combout\ & ( (\CP|MouseCoor|always2~2_combout\ & ((!\CP|MouseCoor|Ycoords\(8)) # 
-- ((!\CP|MouseCoor|Ycoords\(7)) # (\CP|MouseCoor|Ycoords\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(8),
	datab => \CP|MouseCoor|ALT_INV_Ycoords\(7),
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(6),
	datad => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[5]~0_combout\,
	combout => \CP|MouseCoor|Ycoords[5]~1_combout\);

-- Location: LABCELL_X37_Y4_N42
\CP|MouseCoor|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~9_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(5) ) + ( \CP|MouseCoor|Add4~15\ ) + ( \CP|MouseCoor|Add4~14\ ))
-- \CP|MouseCoor|Add4~10\ = CARRY(( \CP|MouseCoor|Ycoords\(5) ) + ( \CP|MouseCoor|Add4~15\ ) + ( \CP|MouseCoor|Add4~14\ ))
-- \CP|MouseCoor|Add4~11\ = SHARE(!\CP|MouseCoor|Ycoords\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	cin => \CP|MouseCoor|Add4~14\,
	sharein => \CP|MouseCoor|Add4~15\,
	sumout => \CP|MouseCoor|Add4~9_sumout\,
	cout => \CP|MouseCoor|Add4~10\,
	shareout => \CP|MouseCoor|Add4~11\);

-- Location: LABCELL_X37_Y4_N3
\CP|MouseCoor|Ycoords[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~7_combout\ = ( \CP|MouseCoor|Add5~9_sumout\ & ( (!\CP|MouseCoor|D3|curr_state.one~q\ & (!\CP|MouseCoor|Add4~9_sumout\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\)) ) ) # ( !\CP|MouseCoor|Add5~9_sumout\ & ( 
-- ((!\CP|MouseCoor|Add4~9_sumout\) # (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\)) # (\CP|MouseCoor|D3|curr_state.one~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001100000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add4~9_sumout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~9_sumout\,
	combout => \CP|MouseCoor|Ycoords[5]~7_combout\);

-- Location: LABCELL_X37_Y4_N24
\CP|MouseCoor|Ycoords[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~8_combout\ = ( \CP|MouseCoor|always2~2_combout\ & ( (!\CP|MouseCoor|Ycoords[5]~2_combout\ & ((!\CP|MouseCoor|Ycoords[5]~1_combout\) # ((\CP|MouseCoor|Ycoords\(5))))) # (\CP|MouseCoor|Ycoords[5]~2_combout\ & 
-- (((\CP|MouseCoor|Ycoords[5]~7_combout\)))) ) ) # ( !\CP|MouseCoor|always2~2_combout\ & ( (!\CP|MouseCoor|Ycoords[5]~2_combout\ & (\CP|MouseCoor|Ycoords[5]~1_combout\ & ((\CP|MouseCoor|Ycoords\(5))))) # (\CP|MouseCoor|Ycoords[5]~2_combout\ & 
-- (((\CP|MouseCoor|Ycoords[5]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords[5]~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\,
	datac => \CP|MouseCoor|ALT_INV_Ycoords[5]~7_combout\,
	datad => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	dataf => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	combout => \CP|MouseCoor|Ycoords[5]~8_combout\);

-- Location: FF_X37_Y4_N26
\CP|MouseCoor|Ycoords[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords[5]~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(5));

-- Location: MLABCELL_X34_Y6_N48
\CP|MouseCoor|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~0_combout\ = ( \CP|MouseCoor|Add5~25_sumout\ & ( \CP|MouseCoor|Add5~13_sumout\ & ( (!\CP|MouseCoor|Add5~9_sumout\ & (!\CP|MouseCoor|Add5~17_sumout\ & (!\CP|MouseCoor|Add5~29_sumout\ & !\CP|MouseCoor|Add5~21_sumout\))) ) ) ) # ( 
-- !\CP|MouseCoor|Add5~25_sumout\ & ( \CP|MouseCoor|Add5~13_sumout\ & ( (!\CP|MouseCoor|Add5~9_sumout\ & (!\CP|MouseCoor|Add5~17_sumout\ & !\CP|MouseCoor|Add5~21_sumout\)) ) ) ) # ( \CP|MouseCoor|Add5~25_sumout\ & ( !\CP|MouseCoor|Add5~13_sumout\ & ( 
-- !\CP|MouseCoor|Add5~9_sumout\ ) ) ) # ( !\CP|MouseCoor|Add5~25_sumout\ & ( !\CP|MouseCoor|Add5~13_sumout\ & ( !\CP|MouseCoor|Add5~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010001000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~9_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Add5~17_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add5~29_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add5~21_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add5~25_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~13_sumout\,
	combout => \CP|MouseCoor|LessThan7~0_combout\);

-- Location: LABCELL_X37_Y6_N48
\CP|MouseCoor|Ycoords[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[5]~2_combout\ = ( \CP|MouseCoor|Add5~1_sumout\ & ( \CP|MouseCoor|Add5~5_sumout\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & !\CP|MouseCoor|D3|curr_state.one~q\) ) ) ) # ( !\CP|MouseCoor|Add5~1_sumout\ & ( 
-- \CP|MouseCoor|Add5~5_sumout\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & !\CP|MouseCoor|D3|curr_state.one~q\) ) ) ) # ( \CP|MouseCoor|Add5~1_sumout\ & ( !\CP|MouseCoor|Add5~5_sumout\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ 
-- & !\CP|MouseCoor|D3|curr_state.one~q\) ) ) ) # ( !\CP|MouseCoor|Add5~1_sumout\ & ( !\CP|MouseCoor|Add5~5_sumout\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (((!\CP|MouseCoor|LessThan7~1_combout\) # (!\CP|MouseCoor|D3|curr_state.one~q\)) # 
-- (\CP|MouseCoor|LessThan7~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_LessThan7~0_combout\,
	datab => \CP|MouseCoor|ALT_INV_LessThan7~1_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datae => \CP|MouseCoor|ALT_INV_Add5~1_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add5~5_sumout\,
	combout => \CP|MouseCoor|Ycoords[5]~2_combout\);

-- Location: LABCELL_X37_Y4_N45
\CP|MouseCoor|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~5_sumout\ = SUM(( \CP|MouseCoor|Ycoords\(6) ) + ( \CP|MouseCoor|Add4~11\ ) + ( \CP|MouseCoor|Add4~10\ ))
-- \CP|MouseCoor|Add4~6\ = CARRY(( \CP|MouseCoor|Ycoords\(6) ) + ( \CP|MouseCoor|Add4~11\ ) + ( \CP|MouseCoor|Add4~10\ ))
-- \CP|MouseCoor|Add4~7\ = SHARE(!\CP|MouseCoor|Ycoords\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(6),
	cin => \CP|MouseCoor|Add4~10\,
	sharein => \CP|MouseCoor|Add4~11\,
	sumout => \CP|MouseCoor|Add4~5_sumout\,
	cout => \CP|MouseCoor|Add4~6\,
	shareout => \CP|MouseCoor|Add4~7\);

-- Location: LABCELL_X37_Y4_N48
\CP|MouseCoor|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~1_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(7) ) + ( \CP|MouseCoor|Add4~7\ ) + ( \CP|MouseCoor|Add4~6\ ))
-- \CP|MouseCoor|Add4~2\ = CARRY(( !\CP|MouseCoor|Ycoords\(7) ) + ( \CP|MouseCoor|Add4~7\ ) + ( \CP|MouseCoor|Add4~6\ ))
-- \CP|MouseCoor|Add4~3\ = SHARE(\CP|MouseCoor|Ycoords\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Ycoords\(7),
	cin => \CP|MouseCoor|Add4~6\,
	sharein => \CP|MouseCoor|Add4~7\,
	sumout => \CP|MouseCoor|Add4~1_sumout\,
	cout => \CP|MouseCoor|Add4~2\,
	shareout => \CP|MouseCoor|Add4~3\);

-- Location: LABCELL_X37_Y4_N18
\CP|MouseCoor|Ycoords[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[7]~3_combout\ = ( \CP|MouseCoor|Add4~1_sumout\ & ( ((\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & !\CP|MouseCoor|D3|curr_state.one~q\)) # (\CP|MouseCoor|Add5~37_sumout\) ) ) # ( !\CP|MouseCoor|Add4~1_sumout\ & ( 
-- (\CP|MouseCoor|Add5~37_sumout\ & ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (\CP|MouseCoor|D3|curr_state.one~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011000010110000101101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datab => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add5~37_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add4~1_sumout\,
	combout => \CP|MouseCoor|Ycoords[7]~3_combout\);

-- Location: LABCELL_X37_Y4_N27
\CP|MouseCoor|Ycoords[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords[7]~4_combout\ = ( \CP|MouseCoor|Ycoords[7]~3_combout\ & ( ((!\CP|MouseCoor|Ycoords[5]~1_combout\ & ((!\CP|MouseCoor|always2~2_combout\))) # (\CP|MouseCoor|Ycoords[5]~1_combout\ & (\CP|MouseCoor|Ycoords\(7)))) # 
-- (\CP|MouseCoor|Ycoords[5]~2_combout\) ) ) # ( !\CP|MouseCoor|Ycoords[7]~3_combout\ & ( (!\CP|MouseCoor|Ycoords[5]~2_combout\ & ((!\CP|MouseCoor|Ycoords[5]~1_combout\ & ((!\CP|MouseCoor|always2~2_combout\))) # (\CP|MouseCoor|Ycoords[5]~1_combout\ & 
-- (\CP|MouseCoor|Ycoords\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000000010100010100000001011011111010101111101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords[5]~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_Ycoords[5]~1_combout\,
	datac => \CP|MouseCoor|ALT_INV_Ycoords\(7),
	datad => \CP|MouseCoor|ALT_INV_always2~2_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[7]~3_combout\,
	combout => \CP|MouseCoor|Ycoords[7]~4_combout\);

-- Location: FF_X36_Y8_N52
\CP|MouseCoor|Ycoords[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Ycoords[7]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(7));

-- Location: LABCELL_X37_Y4_N51
\CP|MouseCoor|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add4~29_sumout\ = SUM(( !\CP|MouseCoor|Ycoords\(8) ) + ( \CP|MouseCoor|Add4~3\ ) + ( \CP|MouseCoor|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Ycoords\(8),
	cin => \CP|MouseCoor|Add4~2\,
	sharein => \CP|MouseCoor|Add4~3\,
	sumout => \CP|MouseCoor|Add4~29_sumout\);

-- Location: LABCELL_X37_Y4_N21
\CP|MouseCoor|Ycoords~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~9_combout\ = ( \CP|MouseCoor|Add4~29_sumout\ & ( (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & !\CP|MouseCoor|D3|curr_state.one~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_Add4~29_sumout\,
	combout => \CP|MouseCoor|Ycoords~9_combout\);

-- Location: FF_X37_Y4_N22
\CP|MouseCoor|Ycoords[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~9_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(8));

-- Location: MLABCELL_X34_Y6_N27
\CP|MouseCoor|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add5~5_sumout\ = SUM(( GND ) + ( GND ) + ( \CP|MouseCoor|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|MouseCoor|Add5~2\,
	sumout => \CP|MouseCoor|Add5~5_sumout\);

-- Location: LABCELL_X36_Y5_N33
\CP|MouseCoor|LessThan7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|LessThan7~4_combout\ = (\CP|MouseCoor|Add5~1_sumout\) # (\CP|MouseCoor|Add5~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add5~5_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add5~1_sumout\,
	combout => \CP|MouseCoor|LessThan7~4_combout\);

-- Location: LABCELL_X36_Y5_N6
\CP|MouseCoor|Ycoords~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Ycoords~5_combout\ = ( \CP|MouseCoor|D3|curr_state.one~q\ & ( \CP|MouseCoor|LessThan7~3_combout\ ) ) # ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( \CP|MouseCoor|LessThan7~3_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # 
-- (!\CP|MouseCoor|Add4~5_sumout\) ) ) ) # ( \CP|MouseCoor|D3|curr_state.one~q\ & ( !\CP|MouseCoor|LessThan7~3_combout\ & ( ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (!\CP|MouseCoor|Add5~33_sumout\)) # (\CP|MouseCoor|LessThan7~4_combout\) ) ) 
-- ) # ( !\CP|MouseCoor|D3|curr_state.one~q\ & ( !\CP|MouseCoor|LessThan7~3_combout\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (!\CP|MouseCoor|Add4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111011111110111111111110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_LessThan7~4_combout\,
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \CP|MouseCoor|ALT_INV_Add5~33_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add4~5_sumout\,
	datae => \CP|MouseCoor|D3|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_LessThan7~3_combout\,
	combout => \CP|MouseCoor|Ycoords~5_combout\);

-- Location: FF_X36_Y5_N8
\CP|MouseCoor|Ycoords[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords~5_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Ycoords[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords[6]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y5_N18
\CP|coor_LS[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[6]~0_combout\ = ( !\CP|MouseCoor|Ycoords[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[6]~DUPLICATE_q\,
	combout => \CP|coor_LS[6]~0_combout\);

-- Location: FF_X36_Y5_N20
\CP|coor_LS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(6));

-- Location: LABCELL_X37_Y4_N9
\CP|coor_LS[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[5]~1_combout\ = ( !\CP|MouseCoor|Ycoords\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(5),
	combout => \CP|coor_LS[5]~1_combout\);

-- Location: FF_X37_Y4_N11
\CP|coor_LS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(5));

-- Location: LABCELL_X36_Y5_N39
\CP|coor_LS[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[4]~2_combout\ = ( !\CP|MouseCoor|Ycoords[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[4]~DUPLICATE_q\,
	combout => \CP|coor_LS[4]~2_combout\);

-- Location: FF_X36_Y5_N41
\CP|coor_LS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(4));

-- Location: LABCELL_X36_Y5_N51
\CP|coor_LS[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[3]~3_combout\ = ( !\CP|MouseCoor|Ycoords\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords\(3),
	combout => \CP|coor_LS[3]~3_combout\);

-- Location: FF_X36_Y5_N53
\CP|coor_LS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(3));

-- Location: FF_X36_Y6_N41
\CP|coor_LS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Ycoords\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(2));

-- Location: FF_X36_Y6_N46
\CP|coor_LS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Ycoords\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(1));

-- Location: FF_X37_Y6_N44
\CP|MouseCoor|Ycoords[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Ycoords[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords\(0));

-- Location: FF_X37_Y6_N20
\CP|coor_LS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Ycoords\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(0));

-- Location: LABCELL_X37_Y5_N0
\CP|Add35~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~65_sumout\ = SUM(( \CP|coor_LS\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|Add35~66\ = CARRY(( \CP|coor_LS\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor_LS\(0),
	cin => GND,
	sumout => \CP|Add35~65_sumout\,
	cout => \CP|Add35~66\);

-- Location: LABCELL_X37_Y5_N3
\CP|Add35~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~61_sumout\ = SUM(( \CP|coor_LS\(1) ) + ( VCC ) + ( \CP|Add35~66\ ))
-- \CP|Add35~62\ = CARRY(( \CP|coor_LS\(1) ) + ( VCC ) + ( \CP|Add35~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor_LS\(1),
	cin => \CP|Add35~66\,
	sumout => \CP|Add35~61_sumout\,
	cout => \CP|Add35~62\);

-- Location: LABCELL_X37_Y5_N6
\CP|Add35~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~57_sumout\ = SUM(( \CP|coor_LS\(2) ) + ( VCC ) + ( \CP|Add35~62\ ))
-- \CP|Add35~58\ = CARRY(( \CP|coor_LS\(2) ) + ( VCC ) + ( \CP|Add35~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor_LS\(2),
	cin => \CP|Add35~62\,
	sumout => \CP|Add35~57_sumout\,
	cout => \CP|Add35~58\);

-- Location: LABCELL_X37_Y5_N9
\CP|Add35~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~53_sumout\ = SUM(( \CP|coor_LS\(3) ) + ( VCC ) + ( \CP|Add35~58\ ))
-- \CP|Add35~54\ = CARRY(( \CP|coor_LS\(3) ) + ( VCC ) + ( \CP|Add35~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(3),
	cin => \CP|Add35~58\,
	sumout => \CP|Add35~53_sumout\,
	cout => \CP|Add35~54\);

-- Location: LABCELL_X37_Y5_N12
\CP|Add35~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~49_sumout\ = SUM(( \CP|coor_LS\(4) ) + ( GND ) + ( \CP|Add35~54\ ))
-- \CP|Add35~50\ = CARRY(( \CP|coor_LS\(4) ) + ( GND ) + ( \CP|Add35~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor_LS\(4),
	cin => \CP|Add35~54\,
	sumout => \CP|Add35~49_sumout\,
	cout => \CP|Add35~50\);

-- Location: LABCELL_X37_Y5_N15
\CP|Add35~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~45_sumout\ = SUM(( \CP|coor_LS\(5) ) + ( GND ) + ( \CP|Add35~50\ ))
-- \CP|Add35~46\ = CARRY(( \CP|coor_LS\(5) ) + ( GND ) + ( \CP|Add35~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(5),
	cin => \CP|Add35~50\,
	sumout => \CP|Add35~45_sumout\,
	cout => \CP|Add35~46\);

-- Location: LABCELL_X37_Y5_N18
\CP|Add35~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~41_sumout\ = SUM(( \CP|coor_LS\(6) ) + ( GND ) + ( \CP|Add35~46\ ))
-- \CP|Add35~42\ = CARRY(( \CP|coor_LS\(6) ) + ( GND ) + ( \CP|Add35~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor_LS\(6),
	cin => \CP|Add35~46\,
	sumout => \CP|Add35~41_sumout\,
	cout => \CP|Add35~42\);

-- Location: MLABCELL_X39_Y5_N33
\CP|collisionD|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan2~0_combout\ = ( \CP|collisionD|Add2~5_sumout\ & ( !\CP|Add35~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add35~41_sumout\,
	dataf => \CP|collisionD|ALT_INV_Add2~5_sumout\,
	combout => \CP|collisionD|LessThan2~0_combout\);

-- Location: FF_X30_Y5_N29
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(4));

-- Location: FF_X31_Y7_N16
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(3));

-- Location: FF_X31_Y7_N34
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(2));

-- Location: FF_X35_Y8_N41
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(1));

-- Location: FF_X35_Y8_N37
\CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(0));

-- Location: LABCELL_X30_Y5_N30
\CP|MouseCoor|Mouse|PS2_Data_In|received_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data~0_combout\ = (\KEY[0]~input_o\ & \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(0),
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~0_combout\);

-- Location: FF_X30_Y5_N31
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~0_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(0));

-- Location: LABCELL_X30_Y5_N15
\CP|MouseCoor|data_received~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(0) & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(0),
	combout => \CP|MouseCoor|data_received~0_combout\);

-- Location: FF_X30_Y5_N17
\CP|MouseCoor|data_received[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|data_received~0_combout\,
	ena => \CP|MouseCoor|data_received[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|data_received\(0));

-- Location: LABCELL_X33_Y5_N24
\CP|MouseCoor|D1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector5~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(0) & \CP|MouseCoor|D1|curr_state.one~q\) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(0) & 
-- ((\CP|MouseCoor|D1|curr_state.low1~q\) # (\CP|MouseCoor|D1|curr_state.one~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datab => \CP|MouseCoor|D1|ALT_INV_curr_state.one~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D1|Selector5~0_combout\);

-- Location: FF_X33_Y5_N26
\CP|MouseCoor|D1|curr_state.low1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.low1~q\);

-- Location: LABCELL_X33_Y5_N12
\CP|MouseCoor|D1|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector6~0_combout\ = (!\CP|MouseCoor|data_received\(0) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D1|curr_state.low2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D1|curr_state.low1~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\,
	combout => \CP|MouseCoor|D1|Selector6~0_combout\);

-- Location: FF_X33_Y5_N14
\CP|MouseCoor|D1|curr_state.low2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.low2~q\);

-- Location: LABCELL_X33_Y5_N57
\CP|MouseCoor|D1|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector7~0_combout\ = ( !\CP|MouseCoor|data_received\(0) & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D1|curr_state.low3~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D1|curr_state.low2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(0),
	combout => \CP|MouseCoor|D1|Selector7~0_combout\);

-- Location: FF_X33_Y5_N59
\CP|MouseCoor|D1|curr_state.low3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.low3~q\);

-- Location: LABCELL_X33_Y5_N51
\CP|MouseCoor|D1|curr_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|curr_state~14_combout\ = ( !\CP|MouseCoor|D1|curr_state.low2~q\ & ( (!\CP|MouseCoor|D1|curr_state.low1~q\ & (!\CP|MouseCoor|D1|curr_state.one~q\ & !\CP|MouseCoor|data_received\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.one~q\,
	datad => \CP|MouseCoor|ALT_INV_data_received\(0),
	dataf => \CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\,
	combout => \CP|MouseCoor|D1|curr_state~14_combout\);

-- Location: LABCELL_X33_Y5_N30
\CP|MouseCoor|D1|curr_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|curr_state~15_combout\ = ( \CP|MouseCoor|D1|curr_state.low3~q\ & ( \CP|MouseCoor|D1|curr_state~14_combout\ & ( (\KEY[0]~input_o\ & ((!\CP|MouseCoor|D5|WideAnd0~1_combout\) # ((!\CP|MouseCoor|D5|WideAnd0~2_combout\) # 
-- (!\CP|MouseCoor|D5|WideAnd0~0_combout\)))) ) ) ) # ( \CP|MouseCoor|D1|curr_state.low3~q\ & ( !\CP|MouseCoor|D1|curr_state~14_combout\ & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|MouseCoor|D1|curr_state.low3~q\ & ( !\CP|MouseCoor|D1|curr_state~14_combout\ & ( 
-- \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \CP|MouseCoor|D1|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D1|ALT_INV_curr_state~14_combout\,
	combout => \CP|MouseCoor|D1|curr_state~15_combout\);

-- Location: FF_X33_Y5_N32
\CP|MouseCoor|D1|curr_state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|curr_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.zero~q\);

-- Location: LABCELL_X33_Y5_N21
\CP|MouseCoor|D1|curr_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|curr_state~13_combout\ = ( \KEY[0]~input_o\ & ( (\CP|MouseCoor|data_received\(0) & ((!\CP|MouseCoor|D1|curr_state.zero~q\) # ((!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D1|curr_state.high1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010101000101000001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.zero~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.high1~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|D1|curr_state~13_combout\);

-- Location: FF_X33_Y5_N23
\CP|MouseCoor|D1|curr_state.high1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|curr_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.high1~q\);

-- Location: LABCELL_X33_Y5_N18
\CP|MouseCoor|D1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector2~0_combout\ = (\CP|MouseCoor|data_received\(0) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D1|curr_state.high2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D1|curr_state.high1~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.high1~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.high2~q\,
	combout => \CP|MouseCoor|D1|Selector2~0_combout\);

-- Location: FF_X33_Y5_N19
\CP|MouseCoor|D1|curr_state.high2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.high2~q\);

-- Location: LABCELL_X33_Y5_N27
\CP|MouseCoor|D1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector3~0_combout\ = ( \CP|MouseCoor|D1|curr_state.high2~q\ & ( (\CP|MouseCoor|data_received\(0) & ((\CP|MouseCoor|D1|curr_state.high3~q\) # (\CP|MouseCoor|D5|WideAnd0~combout\))) ) ) # ( !\CP|MouseCoor|D1|curr_state.high2~q\ & ( 
-- (\CP|MouseCoor|data_received\(0) & (!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D1|curr_state.high3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.high3~q\,
	dataf => \CP|MouseCoor|D1|ALT_INV_curr_state.high2~q\,
	combout => \CP|MouseCoor|D1|Selector3~0_combout\);

-- Location: FF_X33_Y5_N28
\CP|MouseCoor|D1|curr_state.high3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.high3~q\);

-- Location: LABCELL_X33_Y5_N39
\CP|MouseCoor|D1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector4~0_combout\ = ( !\CP|MouseCoor|D1|curr_state.low1~q\ & ( (!\CP|MouseCoor|D1|curr_state.low2~q\ & !\CP|MouseCoor|D1|curr_state.low3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.low2~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D1|ALT_INV_curr_state.low1~q\,
	combout => \CP|MouseCoor|D1|Selector4~0_combout\);

-- Location: LABCELL_X33_Y5_N15
\CP|MouseCoor|D1|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D1|Selector4~1_combout\ = ( \CP|MouseCoor|D1|Selector4~0_combout\ & ( (\CP|MouseCoor|data_received\(0) & (((\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D1|curr_state.high3~q\)) # (\CP|MouseCoor|D1|curr_state.one~q\))) ) ) # ( 
-- !\CP|MouseCoor|D1|Selector4~0_combout\ & ( ((!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D1|curr_state.one~q\)) # (\CP|MouseCoor|data_received\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(0),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.high3~q\,
	datad => \CP|MouseCoor|D1|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|D1|ALT_INV_Selector4~0_combout\,
	combout => \CP|MouseCoor|D1|Selector4~1_combout\);

-- Location: FF_X33_Y5_N17
\CP|MouseCoor|D1|curr_state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D1|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D1|curr_state.one~q\);

-- Location: FF_X36_Y8_N53
\CP|MouseCoor|Ycoords[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Ycoords[7]~4_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Ycoords[7]~DUPLICATE_q\);

-- Location: LABCELL_X36_Y8_N18
\CP|coor_LS[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[7]~feeder_combout\ = ( \CP|MouseCoor|Ycoords[7]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Ycoords[7]~DUPLICATE_q\,
	combout => \CP|coor_LS[7]~feeder_combout\);

-- Location: FF_X36_Y8_N20
\CP|coor_LS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(7));

-- Location: LABCELL_X37_Y5_N21
\CP|Add35~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~37_sumout\ = SUM(( \CP|coor_LS\(7) ) + ( GND ) + ( \CP|Add35~42\ ))
-- \CP|Add35~38\ = CARRY(( \CP|coor_LS\(7) ) + ( GND ) + ( \CP|Add35~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(7),
	cin => \CP|Add35~42\,
	sumout => \CP|Add35~37_sumout\,
	cout => \CP|Add35~38\);

-- Location: MLABCELL_X39_Y5_N30
\CP|collisionD|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan2~2_combout\ = ( \CP|Add35~61_sumout\ & ( (!\CP|coor\(1) & (!\CP|Add35~65_sumout\ & \CP|coor\(0))) ) ) # ( !\CP|Add35~61_sumout\ & ( (!\CP|coor\(1)) # ((!\CP|Add35~65_sumout\ & \CP|coor\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111010101010101111101000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(1),
	datac => \CP|ALT_INV_Add35~65_sumout\,
	datad => \CP|ALT_INV_coor\(0),
	dataf => \CP|ALT_INV_Add35~61_sumout\,
	combout => \CP|collisionD|LessThan2~2_combout\);

-- Location: MLABCELL_X39_Y5_N48
\CP|collisionD|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan2~3_combout\ = ( \CP|collisionD|LessThan2~2_combout\ & ( (!\CP|Add35~53_sumout\ & ((!\CP|Add35~57_sumout\) # ((\CP|collisionD|Add2~21_sumout\) # (\CP|collisionD|Add2~17_sumout\)))) # (\CP|Add35~53_sumout\ & 
-- (\CP|collisionD|Add2~17_sumout\ & ((!\CP|Add35~57_sumout\) # (\CP|collisionD|Add2~21_sumout\)))) ) ) # ( !\CP|collisionD|LessThan2~2_combout\ & ( (!\CP|Add35~53_sumout\ & (((!\CP|Add35~57_sumout\ & \CP|collisionD|Add2~21_sumout\)) # 
-- (\CP|collisionD|Add2~17_sumout\))) # (\CP|Add35~53_sumout\ & (!\CP|Add35~57_sumout\ & (\CP|collisionD|Add2~17_sumout\ & \CP|collisionD|Add2~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010001110000010101000111010001110101011111000111010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~53_sumout\,
	datab => \CP|ALT_INV_Add35~57_sumout\,
	datac => \CP|collisionD|ALT_INV_Add2~17_sumout\,
	datad => \CP|collisionD|ALT_INV_Add2~21_sumout\,
	dataf => \CP|collisionD|ALT_INV_LessThan2~2_combout\,
	combout => \CP|collisionD|LessThan2~3_combout\);

-- Location: MLABCELL_X39_Y5_N51
\CP|collisionD|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan2~1_combout\ = ( \CP|collisionD|Add2~5_sumout\ & ( !\CP|Add35~41_sumout\ ) ) # ( !\CP|collisionD|Add2~5_sumout\ & ( \CP|Add35~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add35~41_sumout\,
	dataf => \CP|collisionD|ALT_INV_Add2~5_sumout\,
	combout => \CP|collisionD|LessThan2~1_combout\);

-- Location: MLABCELL_X39_Y5_N36
\CP|collisionD|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan2~4_combout\ = ( !\CP|collisionD|LessThan2~1_combout\ & ( \CP|collisionD|Add2~9_sumout\ & ( (!\CP|Add35~45_sumout\) # ((!\CP|Add35~49_sumout\ & ((\CP|collisionD|Add2~13_sumout\) # (\CP|collisionD|LessThan2~3_combout\))) # 
-- (\CP|Add35~49_sumout\ & (\CP|collisionD|LessThan2~3_combout\ & \CP|collisionD|Add2~13_sumout\))) ) ) ) # ( !\CP|collisionD|LessThan2~1_combout\ & ( !\CP|collisionD|Add2~9_sumout\ & ( (!\CP|Add35~45_sumout\ & ((!\CP|Add35~49_sumout\ & 
-- ((\CP|collisionD|Add2~13_sumout\) # (\CP|collisionD|LessThan2~3_combout\))) # (\CP|Add35~49_sumout\ & (\CP|collisionD|LessThan2~3_combout\ & \CP|collisionD|Add2~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001010000000000000000010101110111011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~45_sumout\,
	datab => \CP|ALT_INV_Add35~49_sumout\,
	datac => \CP|collisionD|ALT_INV_LessThan2~3_combout\,
	datad => \CP|collisionD|ALT_INV_Add2~13_sumout\,
	datae => \CP|collisionD|ALT_INV_LessThan2~1_combout\,
	dataf => \CP|collisionD|ALT_INV_Add2~9_sumout\,
	combout => \CP|collisionD|LessThan2~4_combout\);

-- Location: MLABCELL_X39_Y5_N45
\CP|collisionD|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan3~0_combout\ = (!\CP|coor\(5) & \CP|Add35~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(5),
	datac => \CP|ALT_INV_Add35~45_sumout\,
	combout => \CP|collisionD|LessThan3~0_combout\);

-- Location: LABCELL_X37_Y5_N54
\CP|collisionD|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan3~2_combout\ = ( \CP|Add35~57_sumout\ & ( \CP|coor\(1) & ( (!\CP|coor\(2)) # ((\CP|Add35~65_sumout\ & (\CP|Add35~61_sumout\ & !\CP|coor\(0)))) ) ) ) # ( !\CP|Add35~57_sumout\ & ( \CP|coor\(1) & ( (\CP|Add35~65_sumout\ & 
-- (!\CP|coor\(2) & (\CP|Add35~61_sumout\ & !\CP|coor\(0)))) ) ) ) # ( \CP|Add35~57_sumout\ & ( !\CP|coor\(1) & ( (!\CP|coor\(2)) # (((\CP|Add35~65_sumout\ & !\CP|coor\(0))) # (\CP|Add35~61_sumout\)) ) ) ) # ( !\CP|Add35~57_sumout\ & ( !\CP|coor\(1) & ( 
-- (!\CP|coor\(2) & (((\CP|Add35~65_sumout\ & !\CP|coor\(0))) # (\CP|Add35~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000001100110111111100111100000100000000001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~65_sumout\,
	datab => \CP|ALT_INV_coor\(2),
	datac => \CP|ALT_INV_Add35~61_sumout\,
	datad => \CP|ALT_INV_coor\(0),
	datae => \CP|ALT_INV_Add35~57_sumout\,
	dataf => \CP|ALT_INV_coor\(1),
	combout => \CP|collisionD|LessThan3~2_combout\);

-- Location: MLABCELL_X39_Y5_N42
\CP|collisionD|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan3~1_combout\ = ( \CP|Add35~45_sumout\ & ( !\CP|coor\(5) ) ) # ( !\CP|Add35~45_sumout\ & ( \CP|coor\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(5),
	dataf => \CP|ALT_INV_Add35~45_sumout\,
	combout => \CP|collisionD|LessThan3~1_combout\);

-- Location: MLABCELL_X39_Y5_N24
\CP|collisionD|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan3~3_combout\ = ( \CP|collisionD|LessThan3~2_combout\ & ( !\CP|collisionD|LessThan3~1_combout\ & ( (!\CP|Add35~49_sumout\ & (!\CP|coor\(4) & ((!\CP|coor\(3)) # (\CP|Add35~53_sumout\)))) # (\CP|Add35~49_sumout\ & (((!\CP|coor\(4)) # 
-- (!\CP|coor\(3))) # (\CP|Add35~53_sumout\))) ) ) ) # ( !\CP|collisionD|LessThan3~2_combout\ & ( !\CP|collisionD|LessThan3~1_combout\ & ( (!\CP|Add35~49_sumout\ & (\CP|Add35~53_sumout\ & (!\CP|coor\(4) & !\CP|coor\(3)))) # (\CP|Add35~49_sumout\ & 
-- ((!\CP|coor\(4)) # ((\CP|Add35~53_sumout\ & !\CP|coor\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000111100110111000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~53_sumout\,
	datab => \CP|ALT_INV_Add35~49_sumout\,
	datac => \CP|ALT_INV_coor\(4),
	datad => \CP|ALT_INV_coor\(3),
	datae => \CP|collisionD|ALT_INV_LessThan3~2_combout\,
	dataf => \CP|collisionD|ALT_INV_LessThan3~1_combout\,
	combout => \CP|collisionD|LessThan3~3_combout\);

-- Location: MLABCELL_X39_Y5_N54
\CP|collisionD|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan3~4_combout\ = ( \CP|coor\(6) & ( \CP|collisionD|LessThan3~3_combout\ & ( (!\CP|Add35~41_sumout\ & ((!\CP|Add35~37_sumout\) # (\CP|coor\(7)))) # (\CP|Add35~41_sumout\ & (!\CP|Add35~37_sumout\ & \CP|coor\(7))) ) ) ) # ( !\CP|coor\(6) 
-- & ( \CP|collisionD|LessThan3~3_combout\ & ( (!\CP|Add35~37_sumout\ & \CP|coor\(7)) ) ) ) # ( \CP|coor\(6) & ( !\CP|collisionD|LessThan3~3_combout\ & ( (!\CP|Add35~37_sumout\ & ((!\CP|Add35~41_sumout\) # ((!\CP|collisionD|LessThan3~0_combout\) # 
-- (\CP|coor\(7))))) # (\CP|Add35~37_sumout\ & (\CP|coor\(7) & ((!\CP|Add35~41_sumout\) # (!\CP|collisionD|LessThan3~0_combout\)))) ) ) ) # ( !\CP|coor\(6) & ( !\CP|collisionD|LessThan3~3_combout\ & ( (!\CP|Add35~37_sumout\ & (((!\CP|Add35~41_sumout\ & 
-- !\CP|collisionD|LessThan3~0_combout\)) # (\CP|coor\(7)))) # (\CP|Add35~37_sumout\ & (!\CP|Add35~41_sumout\ & (\CP|coor\(7) & !\CP|collisionD|LessThan3~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111000001100110011111000111000001100000011001000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~41_sumout\,
	datab => \CP|ALT_INV_Add35~37_sumout\,
	datac => \CP|ALT_INV_coor\(7),
	datad => \CP|collisionD|ALT_INV_LessThan3~0_combout\,
	datae => \CP|ALT_INV_coor\(6),
	dataf => \CP|collisionD|ALT_INV_LessThan3~3_combout\,
	combout => \CP|collisionD|LessThan3~4_combout\);

-- Location: LABCELL_X40_Y5_N48
\CP|collisionD|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|out~0_combout\ = ( \CP|collisionD|LessThan2~4_combout\ & ( !\CP|collisionD|LessThan3~4_combout\ & ( (\CP|MouseCoor|D1|curr_state.one~q\ & ((!\CP|Add35~37_sumout\) # (\CP|collisionD|Add2~1_sumout\))) ) ) ) # ( 
-- !\CP|collisionD|LessThan2~4_combout\ & ( !\CP|collisionD|LessThan3~4_combout\ & ( (\CP|MouseCoor|D1|curr_state.one~q\ & ((!\CP|collisionD|Add2~1_sumout\ & (\CP|collisionD|LessThan2~0_combout\ & !\CP|Add35~37_sumout\)) # (\CP|collisionD|Add2~1_sumout\ & 
-- ((!\CP|Add35~37_sumout\) # (\CP|collisionD|LessThan2~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000001000011110000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add2~1_sumout\,
	datab => \CP|collisionD|ALT_INV_LessThan2~0_combout\,
	datac => \CP|MouseCoor|D1|ALT_INV_curr_state.one~q\,
	datad => \CP|ALT_INV_Add35~37_sumout\,
	datae => \CP|collisionD|ALT_INV_LessThan2~4_combout\,
	dataf => \CP|collisionD|ALT_INV_LessThan3~4_combout\,
	combout => \CP|collisionD|out~0_combout\);

-- Location: LABCELL_X30_Y5_N36
\CP|MouseCoor|Mouse|PS2_Data_In|received_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data~3_combout\ = ( \KEY[0]~input_o\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(4),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~3_combout\);

-- Location: FF_X30_Y5_N37
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~3_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(4));

-- Location: LABCELL_X30_Y5_N51
\CP|MouseCoor|data_received~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received~3_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(4) & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(4),
	combout => \CP|MouseCoor|data_received~3_combout\);

-- Location: FF_X30_Y5_N53
\CP|MouseCoor|data_received[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|data_received~3_combout\,
	ena => \CP|MouseCoor|data_received[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|data_received\(4));

-- Location: MLABCELL_X34_Y7_N48
\CP|MouseCoor|D2|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector5~0_combout\ = ( \CP|MouseCoor|D2|curr_state.one~q\ & ( !\CP|MouseCoor|data_received\(4) ) ) # ( !\CP|MouseCoor|D2|curr_state.one~q\ & ( (!\CP|MouseCoor|data_received\(4) & (!\CP|MouseCoor|D5|WideAnd0~combout\ & 
-- \CP|MouseCoor|D2|curr_state.low1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|D2|Selector5~0_combout\);

-- Location: FF_X34_Y7_N50
\CP|MouseCoor|D2|curr_state.low1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.low1~q\);

-- Location: MLABCELL_X34_Y7_N12
\CP|MouseCoor|D2|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector6~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(4) & \CP|MouseCoor|D2|curr_state.low1~q\) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|data_received\(4) & 
-- \CP|MouseCoor|D2|curr_state.low2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D2|Selector6~0_combout\);

-- Location: FF_X34_Y7_N14
\CP|MouseCoor|D2|curr_state.low2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.low2~q\);

-- Location: MLABCELL_X34_Y7_N27
\CP|MouseCoor|D2|curr_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|curr_state~14_combout\ = ( !\CP|MouseCoor|data_received\(4) & ( (!\CP|MouseCoor|D2|curr_state.low1~q\ & (!\CP|MouseCoor|D2|curr_state.low2~q\ & !\CP|MouseCoor|D2|curr_state.one~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\,
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(4),
	combout => \CP|MouseCoor|D2|curr_state~14_combout\);

-- Location: LABCELL_X35_Y7_N21
\CP|MouseCoor|D2|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector7~0_combout\ = ( \CP|MouseCoor|D2|curr_state.low2~q\ & ( (!\CP|MouseCoor|data_received\(4) & ((\CP|MouseCoor|D2|curr_state.low3~q\) # (\CP|MouseCoor|D5|WideAnd0~combout\))) ) ) # ( !\CP|MouseCoor|D2|curr_state.low2~q\ & ( 
-- (!\CP|MouseCoor|data_received\(4) & (!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D2|curr_state.low3~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\,
	combout => \CP|MouseCoor|D2|Selector7~0_combout\);

-- Location: FF_X35_Y7_N23
\CP|MouseCoor|D2|curr_state.low3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.low3~q\);

-- Location: MLABCELL_X34_Y7_N42
\CP|MouseCoor|D2|curr_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|curr_state~15_combout\ = ( \CP|MouseCoor|D5|WideAnd0~2_combout\ & ( \CP|MouseCoor|D2|curr_state.low3~q\ & ( (\KEY[0]~input_o\ & ((!\CP|MouseCoor|D5|WideAnd0~0_combout\) # ((!\CP|MouseCoor|D5|WideAnd0~1_combout\) # 
-- (!\CP|MouseCoor|D2|curr_state~14_combout\)))) ) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~2_combout\ & ( \CP|MouseCoor|D2|curr_state.low3~q\ & ( \KEY[0]~input_o\ ) ) ) # ( \CP|MouseCoor|D5|WideAnd0~2_combout\ & ( !\CP|MouseCoor|D2|curr_state.low3~q\ & ( 
-- (\KEY[0]~input_o\ & !\CP|MouseCoor|D2|curr_state~14_combout\) ) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~2_combout\ & ( !\CP|MouseCoor|D2|curr_state.low3~q\ & ( (\KEY[0]~input_o\ & !\CP|MouseCoor|D2|curr_state~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101010101010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state~14_combout\,
	datae => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.low3~q\,
	combout => \CP|MouseCoor|D2|curr_state~15_combout\);

-- Location: FF_X34_Y7_N43
\CP|MouseCoor|D2|curr_state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|curr_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.zero~q\);

-- Location: MLABCELL_X34_Y7_N51
\CP|MouseCoor|D2|curr_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|curr_state~13_combout\ = ( \CP|MouseCoor|D2|curr_state.zero~q\ & ( (\CP|MouseCoor|data_received\(4) & (!\CP|MouseCoor|D5|WideAnd0~combout\ & (\KEY[0]~input_o\ & \CP|MouseCoor|D2|curr_state.high1~q\))) ) ) # ( 
-- !\CP|MouseCoor|D2|curr_state.zero~q\ & ( (\CP|MouseCoor|data_received\(4) & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.high1~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.zero~q\,
	combout => \CP|MouseCoor|D2|curr_state~13_combout\);

-- Location: FF_X34_Y7_N53
\CP|MouseCoor|D2|curr_state.high1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|curr_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.high1~q\);

-- Location: MLABCELL_X34_Y7_N9
\CP|MouseCoor|D2|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector2~0_combout\ = ( \CP|MouseCoor|data_received\(4) & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D2|curr_state.high2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D2|curr_state.high1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.high1~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.high2~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(4),
	combout => \CP|MouseCoor|D2|Selector2~0_combout\);

-- Location: FF_X34_Y7_N11
\CP|MouseCoor|D2|curr_state.high2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.high2~q\);

-- Location: MLABCELL_X34_Y7_N33
\CP|MouseCoor|D2|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector3~0_combout\ = (\CP|MouseCoor|data_received\(4) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D2|curr_state.high3~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D2|curr_state.high2~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.high2~q\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.high3~q\,
	combout => \CP|MouseCoor|D2|Selector3~0_combout\);

-- Location: FF_X34_Y7_N35
\CP|MouseCoor|D2|curr_state.high3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.high3~q\);

-- Location: MLABCELL_X34_Y7_N24
\CP|MouseCoor|D2|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector4~0_combout\ = (!\CP|MouseCoor|D2|curr_state.low1~q\ & (!\CP|MouseCoor|D2|curr_state.low2~q\ & !\CP|MouseCoor|D2|curr_state.low3~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.low1~q\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.low2~q\,
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.low3~q\,
	combout => \CP|MouseCoor|D2|Selector4~0_combout\);

-- Location: MLABCELL_X34_Y7_N30
\CP|MouseCoor|D2|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D2|Selector4~1_combout\ = ( \CP|MouseCoor|D2|Selector4~0_combout\ & ( (\CP|MouseCoor|data_received\(4) & (((\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D2|curr_state.high3~q\)) # (\CP|MouseCoor|D2|curr_state.one~q\))) ) ) # ( 
-- !\CP|MouseCoor|D2|Selector4~0_combout\ & ( ((!\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D2|curr_state.one~q\)) # (\CP|MouseCoor|data_received\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110100000001010101010000000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(4),
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.high3~q\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_Selector4~0_combout\,
	combout => \CP|MouseCoor|D2|Selector4~1_combout\);

-- Location: FF_X34_Y7_N32
\CP|MouseCoor|D2|curr_state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D2|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D2|curr_state.one~q\);

-- Location: FF_X34_Y7_N58
\CP|MouseCoor|Xcoords[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Xcoords[8]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y7_N51
\CP|MouseCoor|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~5_sumout\ = SUM(( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~14\ ))
-- \CP|MouseCoor|Add0~6\ = CARRY(( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add0~14\,
	sumout => \CP|MouseCoor|Add0~5_sumout\,
	cout => \CP|MouseCoor|Add0~6\);

-- Location: LABCELL_X30_Y5_N18
\CP|MouseCoor|Mouse|PS2_Data_In|received_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Mouse|PS2_Data_In|received_data~5_combout\ = ( \KEY[0]~input_o\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|data_shift_reg\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_data_shift_reg\(8),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~5_combout\);

-- Location: FF_X30_Y5_N19
\CP|MouseCoor|Mouse|PS2_Data_In|received_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Mouse|PS2_Data_In|received_data~5_combout\,
	ena => \CP|MouseCoor|Mouse|PS2_Data_In|received_data[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(8));

-- Location: LABCELL_X33_Y5_N48
\CP|MouseCoor|data_received~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|data_received~5_combout\ = (\KEY[0]~input_o\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data\(8),
	combout => \CP|MouseCoor|data_received~5_combout\);

-- Location: FF_X33_Y5_N50
\CP|MouseCoor|data_received[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|data_received~5_combout\,
	ena => \CP|MouseCoor|data_received[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|data_received\(8));

-- Location: LABCELL_X33_Y5_N6
\CP|MouseCoor|D4|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector5~0_combout\ = ( \CP|MouseCoor|D5|WideAnd0~combout\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & (\CP|MouseCoor|D4|curr_state.one~q\ & !\CP|MouseCoor|data_received\(8))) ) ) # ( !\CP|MouseCoor|D5|WideAnd0~combout\ & ( 
-- (!\CP|MouseCoor|D2|curr_state.one~q\ & (!\CP|MouseCoor|data_received\(8) & ((\CP|MouseCoor|D4|curr_state.low1~q\) # (\CP|MouseCoor|D4|curr_state.one~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010100000001000001010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D4|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(8),
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\,
	dataf => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	combout => \CP|MouseCoor|D4|Selector5~0_combout\);

-- Location: FF_X33_Y5_N8
\CP|MouseCoor|D4|curr_state.low1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.low1~q\);

-- Location: LABCELL_X33_Y5_N3
\CP|MouseCoor|D4|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector6~0_combout\ = ( !\CP|MouseCoor|D2|curr_state.one~q\ & ( (!\CP|MouseCoor|data_received\(8) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D4|curr_state.low2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & 
-- (\CP|MouseCoor|D4|curr_state.low1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_data_received\(8),
	datab => \CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|D4|Selector6~0_combout\);

-- Location: FF_X33_Y5_N5
\CP|MouseCoor|D4|curr_state.low2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.low2~q\);

-- Location: LABCELL_X33_Y5_N54
\CP|MouseCoor|D4|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector7~0_combout\ = ( !\CP|MouseCoor|D2|curr_state.one~q\ & ( (!\CP|MouseCoor|data_received\(8) & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D4|curr_state.low3~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & 
-- (\CP|MouseCoor|D4|curr_state.low2~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(8),
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	combout => \CP|MouseCoor|D4|Selector7~0_combout\);

-- Location: FF_X33_Y5_N56
\CP|MouseCoor|D4|curr_state.low3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.low3~q\);

-- Location: LABCELL_X33_Y5_N0
\CP|MouseCoor|D4|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector4~0_combout\ = (!\CP|MouseCoor|D4|curr_state.low1~q\ & (!\CP|MouseCoor|D4|curr_state.low3~q\ & !\CP|MouseCoor|D4|curr_state.low2~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\,
	datac => \CP|MouseCoor|D4|ALT_INV_curr_state.low3~q\,
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\,
	combout => \CP|MouseCoor|D4|Selector4~0_combout\);

-- Location: LABCELL_X33_Y5_N9
\CP|MouseCoor|D4|curr_state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|curr_state~14_combout\ = ( !\CP|MouseCoor|data_received\(8) & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & (!\CP|MouseCoor|D4|curr_state.one~q\ & (!\CP|MouseCoor|D4|curr_state.low1~q\ & !\CP|MouseCoor|D4|curr_state.low2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D4|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|D4|ALT_INV_curr_state.low1~q\,
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.low2~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(8),
	combout => \CP|MouseCoor|D4|curr_state~14_combout\);

-- Location: LABCELL_X33_Y5_N42
\CP|MouseCoor|D4|curr_state~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|curr_state~15_combout\ = ( \CP|MouseCoor|D4|curr_state.low3~q\ & ( \CP|MouseCoor|D4|curr_state~14_combout\ & ( (\KEY[0]~input_o\ & ((!\CP|MouseCoor|D5|WideAnd0~1_combout\) # ((!\CP|MouseCoor|D5|WideAnd0~2_combout\) # 
-- (!\CP|MouseCoor|D5|WideAnd0~0_combout\)))) ) ) ) # ( \CP|MouseCoor|D4|curr_state.low3~q\ & ( !\CP|MouseCoor|D4|curr_state~14_combout\ & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|MouseCoor|D4|curr_state.low3~q\ & ( !\CP|MouseCoor|D4|curr_state~14_combout\ & ( 
-- \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D5|ALT_INV_WideAnd0~1_combout\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~2_combout\,
	datac => \CP|MouseCoor|D5|ALT_INV_WideAnd0~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \CP|MouseCoor|D4|ALT_INV_curr_state.low3~q\,
	dataf => \CP|MouseCoor|D4|ALT_INV_curr_state~14_combout\,
	combout => \CP|MouseCoor|D4|curr_state~15_combout\);

-- Location: FF_X33_Y5_N43
\CP|MouseCoor|D4|curr_state.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|curr_state~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.zero~q\);

-- Location: MLABCELL_X34_Y4_N24
\CP|MouseCoor|D4|curr_state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|curr_state~13_combout\ = ( \CP|MouseCoor|D4|curr_state.high1~q\ & ( \KEY[0]~input_o\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & (\CP|MouseCoor|data_received\(8) & ((!\CP|MouseCoor|D4|curr_state.zero~q\) # 
-- (!\CP|MouseCoor|D5|WideAnd0~combout\)))) # (\CP|MouseCoor|D2|curr_state.one~q\ & ((!\CP|MouseCoor|D4|curr_state.zero~q\) # ((!\CP|MouseCoor|D5|WideAnd0~combout\)))) ) ) ) # ( !\CP|MouseCoor|D4|curr_state.high1~q\ & ( \KEY[0]~input_o\ & ( 
-- (!\CP|MouseCoor|D4|curr_state.zero~q\ & ((\CP|MouseCoor|data_received\(8)) # (\CP|MouseCoor|D2|curr_state.one~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001100010011000101111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D4|ALT_INV_curr_state.zero~q\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(8),
	datad => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datae => \CP|MouseCoor|D4|ALT_INV_curr_state.high1~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \CP|MouseCoor|D4|curr_state~13_combout\);

-- Location: FF_X34_Y4_N25
\CP|MouseCoor|D4|curr_state.high1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|curr_state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.high1~q\);

-- Location: MLABCELL_X34_Y4_N45
\CP|MouseCoor|D4|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector2~0_combout\ = ( \CP|MouseCoor|data_received\(8) & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D4|curr_state.high2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D4|curr_state.high1~q\)) ) ) # ( 
-- !\CP|MouseCoor|data_received\(8) & ( (\CP|MouseCoor|D2|curr_state.one~q\ & ((!\CP|MouseCoor|D5|WideAnd0~combout\ & ((\CP|MouseCoor|D4|curr_state.high2~q\))) # (\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D4|curr_state.high1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D4|ALT_INV_curr_state.high1~q\,
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.high2~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(8),
	combout => \CP|MouseCoor|D4|Selector2~0_combout\);

-- Location: FF_X34_Y4_N46
\CP|MouseCoor|D4|curr_state.high2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.high2~q\);

-- Location: MLABCELL_X34_Y4_N42
\CP|MouseCoor|D4|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector3~0_combout\ = ( \CP|MouseCoor|D4|curr_state.high2~q\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & (\CP|MouseCoor|data_received\(8) & ((\CP|MouseCoor|D4|curr_state.high3~q\) # (\CP|MouseCoor|D5|WideAnd0~combout\)))) # 
-- (\CP|MouseCoor|D2|curr_state.one~q\ & (((\CP|MouseCoor|D4|curr_state.high3~q\)) # (\CP|MouseCoor|D5|WideAnd0~combout\))) ) ) # ( !\CP|MouseCoor|D4|curr_state.high2~q\ & ( (!\CP|MouseCoor|D5|WideAnd0~combout\ & (\CP|MouseCoor|D4|curr_state.high3~q\ & 
-- ((\CP|MouseCoor|data_received\(8)) # (\CP|MouseCoor|D2|curr_state.one~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001001100000000000100110000010011010111110001001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|ALT_INV_data_received\(8),
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.high3~q\,
	dataf => \CP|MouseCoor|D4|ALT_INV_curr_state.high2~q\,
	combout => \CP|MouseCoor|D4|Selector3~0_combout\);

-- Location: FF_X34_Y4_N44
\CP|MouseCoor|D4|curr_state.high3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.high3~q\);

-- Location: MLABCELL_X34_Y4_N0
\CP|MouseCoor|D4|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|D4|Selector4~1_combout\ = ( \CP|MouseCoor|D4|curr_state.one~q\ & ( \CP|MouseCoor|data_received\(8) ) ) # ( !\CP|MouseCoor|D4|curr_state.one~q\ & ( \CP|MouseCoor|data_received\(8) & ( (!\CP|MouseCoor|D4|Selector4~0_combout\) # 
-- ((\CP|MouseCoor|D5|WideAnd0~combout\ & \CP|MouseCoor|D4|curr_state.high3~q\)) ) ) ) # ( \CP|MouseCoor|D4|curr_state.one~q\ & ( !\CP|MouseCoor|data_received\(8) & ( ((!\CP|MouseCoor|D5|WideAnd0~combout\ & !\CP|MouseCoor|D4|Selector4~0_combout\)) # 
-- (\CP|MouseCoor|D2|curr_state.one~q\) ) ) ) # ( !\CP|MouseCoor|D4|curr_state.one~q\ & ( !\CP|MouseCoor|data_received\(8) & ( (\CP|MouseCoor|D2|curr_state.one~q\ & ((!\CP|MouseCoor|D4|Selector4~0_combout\) # ((\CP|MouseCoor|D5|WideAnd0~combout\ & 
-- \CP|MouseCoor|D4|curr_state.high3~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010001110101011101010111110000111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|D5|ALT_INV_WideAnd0~combout\,
	datac => \CP|MouseCoor|D4|ALT_INV_Selector4~0_combout\,
	datad => \CP|MouseCoor|D4|ALT_INV_curr_state.high3~q\,
	datae => \CP|MouseCoor|D4|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_data_received\(8),
	combout => \CP|MouseCoor|D4|Selector4~1_combout\);

-- Location: FF_X34_Y4_N2
\CP|MouseCoor|D4|curr_state.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|D4|Selector4~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|D4|curr_state.one~q\);

-- Location: LABCELL_X35_Y5_N0
\CP|MouseCoor|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~13_sumout\ = SUM(( \CP|MouseCoor|D4|curr_state.one~q\ ) + ( \CP|MouseCoor|Xcoords\(1) ) + ( !VCC ))
-- \CP|MouseCoor|Add1~14\ = CARRY(( \CP|MouseCoor|D4|curr_state.one~q\ ) + ( \CP|MouseCoor|Xcoords\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|D4|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|ALT_INV_Xcoords\(1),
	cin => GND,
	sumout => \CP|MouseCoor|Add1~13_sumout\,
	cout => \CP|MouseCoor|Add1~14\);

-- Location: LABCELL_X33_Y6_N15
\CP|MouseCoor|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always1~3_combout\ = ( !\CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ & ( (!\CP|MouseCoor|Xcoords\(2) & (\CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ & (!\CP|MouseCoor|Xcoords\(1) & !\CP|MouseCoor|Xcoords\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(2),
	datab => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(1),
	datad => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	dataf => \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\,
	combout => \CP|MouseCoor|always1~3_combout\);

-- Location: MLABCELL_X34_Y5_N12
\CP|MouseCoor|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~29_sumout\ = SUM(( \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~26\ ))
-- \CP|MouseCoor|Add2~30\ = CARRY(( \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add2~26\,
	sumout => \CP|MouseCoor|Add2~29_sumout\,
	cout => \CP|MouseCoor|Add2~30\);

-- Location: MLABCELL_X34_Y5_N15
\CP|MouseCoor|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~33_sumout\ = SUM(( !\CP|MouseCoor|Xcoords\(5) ) + ( VCC ) + ( \CP|MouseCoor|Add2~30\ ))
-- \CP|MouseCoor|Add2~34\ = CARRY(( !\CP|MouseCoor|Xcoords\(5) ) + ( VCC ) + ( \CP|MouseCoor|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	cin => \CP|MouseCoor|Add2~30\,
	sumout => \CP|MouseCoor|Add2~33_sumout\,
	cout => \CP|MouseCoor|Add2~34\);

-- Location: LABCELL_X35_Y5_N36
\CP|MouseCoor|Xcoords[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords[3]~7_combout\ = ( \CP|MouseCoor|Xcoords[3]~20_combout\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( ((!\CP|MouseCoor|Add0~1_sumout\ & ((!\CP|MouseCoor|Add0~5_sumout\) # (\CP|MouseCoor|Xcoords~6_combout\)))) # 
-- (\CP|MouseCoor|D2|curr_state.one~q\) ) ) ) # ( !\CP|MouseCoor|Xcoords[3]~20_combout\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ ) ) # ( !\CP|MouseCoor|Xcoords[3]~20_combout\ & ( !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add0~5_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords~6_combout\,
	datae => \CP|MouseCoor|ALT_INV_Xcoords[3]~20_combout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Xcoords[3]~7_combout\);

-- Location: FF_X35_Y5_N58
\CP|MouseCoor|Xcoords[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~18_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(4));

-- Location: LABCELL_X35_Y5_N6
\CP|MouseCoor|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~21_sumout\ = SUM(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~18\ ))
-- \CP|MouseCoor|Add1~22\ = CARRY(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add1~18\,
	sumout => \CP|MouseCoor|Add1~21_sumout\,
	cout => \CP|MouseCoor|Add1~22\);

-- Location: LABCELL_X35_Y5_N9
\CP|MouseCoor|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~25_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(4) ) + ( GND ) + ( \CP|MouseCoor|Add1~22\ ))
-- \CP|MouseCoor|Add1~26\ = CARRY(( \CP|MouseCoor|Xcoords\(4) ) + ( GND ) + ( \CP|MouseCoor|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(4),
	cin => \CP|MouseCoor|Add1~22\,
	sumout => \CP|MouseCoor|Add1~25_sumout\,
	cout => \CP|MouseCoor|Add1~26\);

-- Location: LABCELL_X35_Y5_N12
\CP|MouseCoor|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~29_sumout\ = SUM(( !\CP|MouseCoor|Xcoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add1~26\ ))
-- \CP|MouseCoor|Add1~30\ = CARRY(( !\CP|MouseCoor|Xcoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	cin => \CP|MouseCoor|Add1~26\,
	sumout => \CP|MouseCoor|Add1~29_sumout\,
	cout => \CP|MouseCoor|Add1~30\);

-- Location: LABCELL_X35_Y5_N33
\CP|MouseCoor|Xcoords~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~19_combout\ = ( \CP|MouseCoor|Add2~33_sumout\ & ( \CP|MouseCoor|Add1~29_sumout\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # ((!\CP|MouseCoor|D2|curr_state.one~q\ & ((\CP|MouseCoor|Add0~1_sumout\) # 
-- (\CP|MouseCoor|Xcoords~1_combout\)))) ) ) ) # ( !\CP|MouseCoor|Add2~33_sumout\ & ( \CP|MouseCoor|Add1~29_sumout\ & ( (((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (\CP|MouseCoor|Add0~1_sumout\)) # (\CP|MouseCoor|D2|curr_state.one~q\)) # 
-- (\CP|MouseCoor|Xcoords~1_combout\) ) ) ) # ( \CP|MouseCoor|Add2~33_sumout\ & ( !\CP|MouseCoor|Add1~29_sumout\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\) # (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) ) ) ) # ( !\CP|MouseCoor|Add2~33_sumout\ & ( 
-- !\CP|MouseCoor|Add1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111110011110111111111111111010011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add2~33_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add1~29_sumout\,
	combout => \CP|MouseCoor|Xcoords~19_combout\);

-- Location: FF_X35_Y5_N35
\CP|MouseCoor|Xcoords[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~19_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(5));

-- Location: MLABCELL_X34_Y5_N33
\CP|MouseCoor|Xcoords[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords[3]~20_combout\ = ( !\CP|MouseCoor|Xcoords\(5) & ( ((!\CP|MouseCoor|Xcoords[8]~DUPLICATE_q\) # ((!\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ & (!\CP|MouseCoor|Xcoords[6]~DUPLICATE_q\)) # (\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ & 
-- ((!\CP|MouseCoor|always1~2_combout\))))) ) ) # ( \CP|MouseCoor|Xcoords\(5) & ( (!\CP|MouseCoor|Xcoords[8]~DUPLICATE_q\) # ((!\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\) # ((!\CP|MouseCoor|always1~2_combout\ & ((!\CP|MouseCoor|always1~3_combout\) # 
-- (\CP|MouseCoor|Xcoords[4]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111110011111100111111111111111111111111110011001110111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_always1~3_combout\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\,
	datad => \CP|MouseCoor|ALT_INV_always1~2_combout\,
	datae => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	dataf => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	datag => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	combout => \CP|MouseCoor|Xcoords[3]~20_combout\);

-- Location: LABCELL_X33_Y7_N30
\CP|MouseCoor|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~33_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(0) ) + ( \CP|MouseCoor|Xcoords\(1) ) + ( !VCC ))
-- \CP|MouseCoor|Add0~34\ = CARRY(( \CP|MouseCoor|Xcoords\(0) ) + ( \CP|MouseCoor|Xcoords\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(1),
	datab => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	cin => GND,
	sumout => \CP|MouseCoor|Add0~33_sumout\,
	cout => \CP|MouseCoor|Add0~34\);

-- Location: LABCELL_X33_Y7_N33
\CP|MouseCoor|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~25_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add0~34\ ))
-- \CP|MouseCoor|Add0~26\ = CARRY(( \CP|MouseCoor|Xcoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(2),
	cin => \CP|MouseCoor|Add0~34\,
	sumout => \CP|MouseCoor|Add0~25_sumout\,
	cout => \CP|MouseCoor|Add0~26\);

-- Location: LABCELL_X33_Y7_N36
\CP|MouseCoor|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~29_sumout\ = SUM(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~26\ ))
-- \CP|MouseCoor|Add0~30\ = CARRY(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add0~26\,
	sumout => \CP|MouseCoor|Add0~29_sumout\,
	cout => \CP|MouseCoor|Add0~30\);

-- Location: LABCELL_X33_Y7_N39
\CP|MouseCoor|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~21_sumout\ = SUM(( \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~30\ ))
-- \CP|MouseCoor|Add0~22\ = CARRY(( \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add0~30\,
	sumout => \CP|MouseCoor|Add0~21_sumout\,
	cout => \CP|MouseCoor|Add0~22\);

-- Location: LABCELL_X33_Y7_N6
\CP|MouseCoor|Xcoords~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~9_combout\ = ( !\CP|MouseCoor|Add0~21_sumout\ & ( (!\CP|MouseCoor|Add0~25_sumout\ & (!\CP|MouseCoor|Add0~29_sumout\ & ((!\CP|MouseCoor|Add0~33_sumout\) # (\CP|MouseCoor|Xcoords\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000000000000110100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	datab => \CP|MouseCoor|ALT_INV_Add0~33_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add0~25_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~29_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add0~21_sumout\,
	combout => \CP|MouseCoor|Xcoords~9_combout\);

-- Location: LABCELL_X33_Y7_N42
\CP|MouseCoor|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~17_sumout\ = SUM(( !\CP|MouseCoor|Xcoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add0~22\ ))
-- \CP|MouseCoor|Add0~18\ = CARRY(( !\CP|MouseCoor|Xcoords\(5) ) + ( GND ) + ( \CP|MouseCoor|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	cin => \CP|MouseCoor|Add0~22\,
	sumout => \CP|MouseCoor|Add0~17_sumout\,
	cout => \CP|MouseCoor|Add0~18\);

-- Location: LABCELL_X33_Y7_N45
\CP|MouseCoor|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~9_sumout\ = SUM(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~18\ ))
-- \CP|MouseCoor|Add0~10\ = CARRY(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add0~18\,
	sumout => \CP|MouseCoor|Add0~9_sumout\,
	cout => \CP|MouseCoor|Add0~10\);

-- Location: LABCELL_X33_Y7_N24
\CP|MouseCoor|Xcoords~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~10_combout\ = ( !\CP|MouseCoor|Add0~1_sumout\ & ( \CP|MouseCoor|Add0~17_sumout\ & ( (!\CP|MouseCoor|Add0~5_sumout\) # ((\CP|MouseCoor|Xcoords~9_combout\ & (!\CP|MouseCoor|Add0~13_sumout\ & !\CP|MouseCoor|Add0~9_sumout\))) ) ) ) # ( 
-- !\CP|MouseCoor|Add0~1_sumout\ & ( !\CP|MouseCoor|Add0~17_sumout\ & ( (!\CP|MouseCoor|Add0~5_sumout\) # ((!\CP|MouseCoor|Add0~13_sumout\ & !\CP|MouseCoor|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101010000000000000000010111010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~5_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords~9_combout\,
	datac => \CP|MouseCoor|ALT_INV_Add0~13_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~9_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add0~17_sumout\,
	combout => \CP|MouseCoor|Xcoords~10_combout\);

-- Location: MLABCELL_X34_Y5_N0
\CP|MouseCoor|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~13_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(0) ) + ( VCC ) + ( !VCC ))
-- \CP|MouseCoor|Add2~14\ = CARRY(( \CP|MouseCoor|Xcoords\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	cin => GND,
	sumout => \CP|MouseCoor|Add2~13_sumout\,
	cout => \CP|MouseCoor|Add2~14\);

-- Location: MLABCELL_X34_Y7_N54
\CP|MouseCoor|Xcoords[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords[0]~11_combout\ = ( \CP|MouseCoor|Xcoords\(0) & ( \CP|MouseCoor|Add2~13_sumout\ & ( ((\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ((\CP|MouseCoor|Xcoords~10_combout\) # (\CP|MouseCoor|D2|curr_state.one~q\)))) # 
-- (\CP|MouseCoor|Xcoords[3]~20_combout\) ) ) ) # ( !\CP|MouseCoor|Xcoords\(0) & ( \CP|MouseCoor|Add2~13_sumout\ & ( (\CP|MouseCoor|D2|curr_state.one~q\ & \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) ) ) ) # ( \CP|MouseCoor|Xcoords\(0) & ( 
-- !\CP|MouseCoor|Add2~13_sumout\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (\CP|MouseCoor|Xcoords[3]~20_combout\)) # (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (!\CP|MouseCoor|D2|curr_state.one~q\ & 
-- ((\CP|MouseCoor|Xcoords~10_combout\) # (\CP|MouseCoor|Xcoords[3]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000101110000000011000000110101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[3]~20_combout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords~10_combout\,
	datae => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	dataf => \CP|MouseCoor|ALT_INV_Add2~13_sumout\,
	combout => \CP|MouseCoor|Xcoords[0]~11_combout\);

-- Location: FF_X36_Y7_N47
\CP|MouseCoor|Xcoords[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Xcoords[0]~11_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(0));

-- Location: MLABCELL_X34_Y5_N3
\CP|MouseCoor|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~17_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(1) ) + ( VCC ) + ( \CP|MouseCoor|Add2~14\ ))
-- \CP|MouseCoor|Add2~18\ = CARRY(( \CP|MouseCoor|Xcoords\(1) ) + ( VCC ) + ( \CP|MouseCoor|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(1),
	cin => \CP|MouseCoor|Add2~14\,
	sumout => \CP|MouseCoor|Add2~17_sumout\,
	cout => \CP|MouseCoor|Add2~18\);

-- Location: MLABCELL_X34_Y5_N6
\CP|MouseCoor|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~21_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(2) ) + ( VCC ) + ( \CP|MouseCoor|Add2~18\ ))
-- \CP|MouseCoor|Add2~22\ = CARRY(( \CP|MouseCoor|Xcoords\(2) ) + ( VCC ) + ( \CP|MouseCoor|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(2),
	cin => \CP|MouseCoor|Add2~18\,
	sumout => \CP|MouseCoor|Add2~21_sumout\,
	cout => \CP|MouseCoor|Add2~22\);

-- Location: MLABCELL_X34_Y5_N9
\CP|MouseCoor|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~25_sumout\ = SUM(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~22\ ))
-- \CP|MouseCoor|Add2~26\ = CARRY(( \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add2~22\,
	sumout => \CP|MouseCoor|Add2~25_sumout\,
	cout => \CP|MouseCoor|Add2~26\);

-- Location: LABCELL_X35_Y5_N57
\CP|MouseCoor|Xcoords~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~18_combout\ = ( \CP|MouseCoor|Add2~29_sumout\ & ( \CP|MouseCoor|Add1~25_sumout\ & ( ((!\CP|MouseCoor|Add0~1_sumout\ & ((!\CP|MouseCoor|Add0~5_sumout\) # (\CP|MouseCoor|Xcoords~6_combout\)))) # (\CP|MouseCoor|D2|curr_state.one~q\) ) ) 
-- ) # ( !\CP|MouseCoor|Add2~29_sumout\ & ( \CP|MouseCoor|Add1~25_sumout\ & ( (!\CP|MouseCoor|Add0~1_sumout\ & (!\CP|MouseCoor|D2|curr_state.one~q\ & ((!\CP|MouseCoor|Add0~5_sumout\) # (\CP|MouseCoor|Xcoords~6_combout\)))) ) ) ) # ( 
-- \CP|MouseCoor|Add2~29_sumout\ & ( !\CP|MouseCoor|Add1~25_sumout\ & ( \CP|MouseCoor|D2|curr_state.one~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001110001000000010001011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords~6_combout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~5_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add2~29_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add1~25_sumout\,
	combout => \CP|MouseCoor|Xcoords~18_combout\);

-- Location: FF_X35_Y5_N59
\CP|MouseCoor|Xcoords[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~18_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y5_N48
\CP|MouseCoor|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always1~2_combout\ = ( \CP|MouseCoor|Xcoords\(1) & ( !\CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ & ( ((!\CP|MouseCoor|Xcoords\(5)) # ((\CP|MouseCoor|Xcoords[3]~DUPLICATE_q\ & \CP|MouseCoor|Xcoords\(2)))) # (\CP|MouseCoor|Xcoords[4]~DUPLICATE_q\) 
-- ) ) ) # ( !\CP|MouseCoor|Xcoords\(1) & ( !\CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ & ( (!\CP|MouseCoor|Xcoords\(5)) # (\CP|MouseCoor|Xcoords[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords[3]~DUPLICATE_q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(2),
	datad => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	datae => \CP|MouseCoor|ALT_INV_Xcoords\(1),
	dataf => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	combout => \CP|MouseCoor|always1~2_combout\);

-- Location: MLABCELL_X34_Y4_N36
\CP|MouseCoor|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always1~1_combout\ = ( !\CP|MouseCoor|Xcoords[4]~DUPLICATE_q\ & ( \CP|MouseCoor|Xcoords\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	dataf => \CP|MouseCoor|ALT_INV_Xcoords[4]~DUPLICATE_q\,
	combout => \CP|MouseCoor|always1~1_combout\);

-- Location: MLABCELL_X34_Y4_N39
\CP|MouseCoor|always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always1~4_combout\ = ( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ & ( \CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	dataf => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	combout => \CP|MouseCoor|always1~4_combout\);

-- Location: MLABCELL_X34_Y7_N21
\CP|MouseCoor|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|always1~0_combout\ = ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( \CP|MouseCoor|D2|curr_state.one~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|always1~0_combout\);

-- Location: MLABCELL_X34_Y5_N36
\CP|MouseCoor|Xcoords~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~12_combout\ = ( \CP|MouseCoor|Add2~17_sumout\ & ( \CP|MouseCoor|always1~0_combout\ ) ) # ( \CP|MouseCoor|Add2~17_sumout\ & ( !\CP|MouseCoor|always1~0_combout\ & ( (\CP|MouseCoor|always1~4_combout\ & 
-- (((\CP|MouseCoor|always1~1_combout\ & \CP|MouseCoor|always1~3_combout\)) # (\CP|MouseCoor|always1~2_combout\))) ) ) ) # ( !\CP|MouseCoor|Add2~17_sumout\ & ( !\CP|MouseCoor|always1~0_combout\ & ( (\CP|MouseCoor|always1~4_combout\ & 
-- (((\CP|MouseCoor|always1~1_combout\ & \CP|MouseCoor|always1~3_combout\)) # (\CP|MouseCoor|always1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000000000101011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_always1~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_always1~1_combout\,
	datac => \CP|MouseCoor|ALT_INV_always1~3_combout\,
	datad => \CP|MouseCoor|ALT_INV_always1~4_combout\,
	datae => \CP|MouseCoor|ALT_INV_Add2~17_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_always1~0_combout\,
	combout => \CP|MouseCoor|Xcoords~12_combout\);

-- Location: LABCELL_X35_Y7_N0
\CP|MouseCoor|Xcoords~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~13_combout\ = ( \CP|MouseCoor|Add1~13_sumout\ & ( \CP|MouseCoor|Xcoords~12_combout\ ) ) # ( !\CP|MouseCoor|Add1~13_sumout\ & ( \CP|MouseCoor|Xcoords~12_combout\ & ( ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # 
-- ((\CP|MouseCoor|Add0~1_sumout\) # (\CP|MouseCoor|Xcoords~1_combout\))) # (\CP|MouseCoor|D2|curr_state.one~q\) ) ) ) # ( \CP|MouseCoor|Add1~13_sumout\ & ( !\CP|MouseCoor|Xcoords~12_combout\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (!\CP|MouseCoor|Xcoords~1_combout\ & !\CP|MouseCoor|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add1~13_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Xcoords~12_combout\,
	combout => \CP|MouseCoor|Xcoords~13_combout\);

-- Location: FF_X35_Y7_N2
\CP|MouseCoor|Xcoords[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~13_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(1));

-- Location: LABCELL_X35_Y5_N3
\CP|MouseCoor|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~17_sumout\ = SUM(( \CP|MouseCoor|Xcoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add1~14\ ))
-- \CP|MouseCoor|Add1~18\ = CARRY(( \CP|MouseCoor|Xcoords\(2) ) + ( GND ) + ( \CP|MouseCoor|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(2),
	cin => \CP|MouseCoor|Add1~14\,
	sumout => \CP|MouseCoor|Add1~17_sumout\,
	cout => \CP|MouseCoor|Add1~18\);

-- Location: MLABCELL_X34_Y5_N42
\CP|MouseCoor|Xcoords~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~14_combout\ = ( \CP|MouseCoor|always1~4_combout\ & ( \CP|MouseCoor|Add2~21_sumout\ & ( (((\CP|MouseCoor|always1~3_combout\ & \CP|MouseCoor|always1~1_combout\)) # (\CP|MouseCoor|always1~0_combout\)) # 
-- (\CP|MouseCoor|always1~2_combout\) ) ) ) # ( !\CP|MouseCoor|always1~4_combout\ & ( \CP|MouseCoor|Add2~21_sumout\ & ( \CP|MouseCoor|always1~0_combout\ ) ) ) # ( \CP|MouseCoor|always1~4_combout\ & ( !\CP|MouseCoor|Add2~21_sumout\ & ( 
-- (!\CP|MouseCoor|always1~0_combout\ & (((\CP|MouseCoor|always1~3_combout\ & \CP|MouseCoor|always1~1_combout\)) # (\CP|MouseCoor|always1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100110000110011001100110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_always1~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|ALT_INV_always1~3_combout\,
	datad => \CP|MouseCoor|ALT_INV_always1~1_combout\,
	datae => \CP|MouseCoor|ALT_INV_always1~4_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Add2~21_sumout\,
	combout => \CP|MouseCoor|Xcoords~14_combout\);

-- Location: LABCELL_X35_Y7_N3
\CP|MouseCoor|Xcoords~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~15_combout\ = ( \CP|MouseCoor|Add1~17_sumout\ & ( \CP|MouseCoor|Xcoords~14_combout\ ) ) # ( !\CP|MouseCoor|Add1~17_sumout\ & ( \CP|MouseCoor|Xcoords~14_combout\ & ( ((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # 
-- ((\CP|MouseCoor|Xcoords~1_combout\) # (\CP|MouseCoor|Add0~1_sumout\))) # (\CP|MouseCoor|D2|curr_state.one~q\) ) ) ) # ( \CP|MouseCoor|Add1~17_sumout\ & ( !\CP|MouseCoor|Xcoords~14_combout\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\ & 
-- (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & (!\CP|MouseCoor|Add0~1_sumout\ & !\CP|MouseCoor|Xcoords~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datab => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datac => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datae => \CP|MouseCoor|ALT_INV_Add1~17_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Xcoords~14_combout\,
	combout => \CP|MouseCoor|Xcoords~15_combout\);

-- Location: FF_X35_Y7_N5
\CP|MouseCoor|Xcoords[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~15_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(2));

-- Location: MLABCELL_X34_Y5_N45
\CP|MouseCoor|Xcoords~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~16_combout\ = ( \CP|MouseCoor|always1~4_combout\ & ( \CP|MouseCoor|Add2~25_sumout\ & ( (((\CP|MouseCoor|always1~1_combout\ & \CP|MouseCoor|always1~3_combout\)) # (\CP|MouseCoor|always1~0_combout\)) # 
-- (\CP|MouseCoor|always1~2_combout\) ) ) ) # ( !\CP|MouseCoor|always1~4_combout\ & ( \CP|MouseCoor|Add2~25_sumout\ & ( \CP|MouseCoor|always1~0_combout\ ) ) ) # ( \CP|MouseCoor|always1~4_combout\ & ( !\CP|MouseCoor|Add2~25_sumout\ & ( 
-- (!\CP|MouseCoor|always1~0_combout\ & (((\CP|MouseCoor|always1~1_combout\ & \CP|MouseCoor|always1~3_combout\)) # (\CP|MouseCoor|always1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100110000110011001100110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_always1~2_combout\,
	datab => \CP|MouseCoor|ALT_INV_always1~0_combout\,
	datac => \CP|MouseCoor|ALT_INV_always1~1_combout\,
	datad => \CP|MouseCoor|ALT_INV_always1~3_combout\,
	datae => \CP|MouseCoor|ALT_INV_always1~4_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Add2~25_sumout\,
	combout => \CP|MouseCoor|Xcoords~16_combout\);

-- Location: MLABCELL_X34_Y7_N36
\CP|MouseCoor|Xcoords~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~17_combout\ = ( \CP|MouseCoor|Add1~21_sumout\ & ( \CP|MouseCoor|Xcoords~16_combout\ ) ) # ( !\CP|MouseCoor|Add1~21_sumout\ & ( \CP|MouseCoor|Xcoords~16_combout\ & ( (((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # 
-- (\CP|MouseCoor|D2|curr_state.one~q\)) # (\CP|MouseCoor|Xcoords~1_combout\)) # (\CP|MouseCoor|Add0~1_sumout\) ) ) ) # ( \CP|MouseCoor|Add1~21_sumout\ & ( !\CP|MouseCoor|Xcoords~16_combout\ & ( (!\CP|MouseCoor|Add0~1_sumout\ & 
-- (!\CP|MouseCoor|Xcoords~1_combout\ & (\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & !\CP|MouseCoor|D2|curr_state.one~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000011110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datac => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datad => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datae => \CP|MouseCoor|ALT_INV_Add1~21_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Xcoords~16_combout\,
	combout => \CP|MouseCoor|Xcoords~17_combout\);

-- Location: FF_X34_Y7_N37
\CP|MouseCoor|Xcoords[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~17_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords[3]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y7_N0
\CP|MouseCoor|Xcoords~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~5_combout\ = ( \CP|MouseCoor|Add0~33_sumout\ & ( (!\CP|MouseCoor|Add0~25_sumout\ & \CP|MouseCoor|Xcoords\(0)) ) ) # ( !\CP|MouseCoor|Add0~33_sumout\ & ( !\CP|MouseCoor|Add0~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Add0~25_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	dataf => \CP|MouseCoor|ALT_INV_Add0~33_sumout\,
	combout => \CP|MouseCoor|Xcoords~5_combout\);

-- Location: LABCELL_X33_Y7_N18
\CP|MouseCoor|Xcoords~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~6_combout\ = ( \CP|MouseCoor|Xcoords~5_combout\ & ( \CP|MouseCoor|Add0~17_sumout\ & ( (!\CP|MouseCoor|Add0~29_sumout\ & (!\CP|MouseCoor|Add0~9_sumout\ & (!\CP|MouseCoor|Add0~13_sumout\ & !\CP|MouseCoor|Add0~21_sumout\))) ) ) ) # ( 
-- \CP|MouseCoor|Xcoords~5_combout\ & ( !\CP|MouseCoor|Add0~17_sumout\ & ( (!\CP|MouseCoor|Add0~9_sumout\ & !\CP|MouseCoor|Add0~13_sumout\) ) ) ) # ( !\CP|MouseCoor|Xcoords~5_combout\ & ( !\CP|MouseCoor|Add0~17_sumout\ & ( (!\CP|MouseCoor|Add0~9_sumout\ & 
-- !\CP|MouseCoor|Add0~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~29_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Add0~9_sumout\,
	datac => \CP|MouseCoor|ALT_INV_Add0~13_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~21_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Xcoords~5_combout\,
	dataf => \CP|MouseCoor|ALT_INV_Add0~17_sumout\,
	combout => \CP|MouseCoor|Xcoords~6_combout\);

-- Location: MLABCELL_X34_Y5_N18
\CP|MouseCoor|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~9_sumout\ = SUM(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~34\ ))
-- \CP|MouseCoor|Add2~10\ = CARRY(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add2~34\,
	sumout => \CP|MouseCoor|Add2~9_sumout\,
	cout => \CP|MouseCoor|Add2~10\);

-- Location: LABCELL_X35_Y5_N15
\CP|MouseCoor|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~9_sumout\ = SUM(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~30\ ))
-- \CP|MouseCoor|Add1~10\ = CARRY(( \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add1~30\,
	sumout => \CP|MouseCoor|Add1~9_sumout\,
	cout => \CP|MouseCoor|Add1~10\);

-- Location: LABCELL_X35_Y5_N54
\CP|MouseCoor|Xcoords~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~8_combout\ = ( \CP|MouseCoor|Add2~9_sumout\ & ( \CP|MouseCoor|Add1~9_sumout\ & ( ((!\CP|MouseCoor|Add0~1_sumout\ & ((!\CP|MouseCoor|Add0~5_sumout\) # (\CP|MouseCoor|Xcoords~6_combout\)))) # (\CP|MouseCoor|D2|curr_state.one~q\) ) ) ) 
-- # ( !\CP|MouseCoor|Add2~9_sumout\ & ( \CP|MouseCoor|Add1~9_sumout\ & ( (!\CP|MouseCoor|Add0~1_sumout\ & (!\CP|MouseCoor|D2|curr_state.one~q\ & ((!\CP|MouseCoor|Add0~5_sumout\) # (\CP|MouseCoor|Xcoords~6_combout\)))) ) ) ) # ( \CP|MouseCoor|Add2~9_sumout\ 
-- & ( !\CP|MouseCoor|Add1~9_sumout\ & ( \CP|MouseCoor|D2|curr_state.one~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001110000000100010001011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add0~5_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords~6_combout\,
	datae => \CP|MouseCoor|ALT_INV_Add2~9_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add1~9_sumout\,
	combout => \CP|MouseCoor|Xcoords~8_combout\);

-- Location: FF_X35_Y5_N55
\CP|MouseCoor|Xcoords[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~8_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords[6]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y7_N48
\CP|MouseCoor|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~13_sumout\ = SUM(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~10\ ))
-- \CP|MouseCoor|Add0~14\ = CARRY(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add0~10\,
	sumout => \CP|MouseCoor|Add0~13_sumout\,
	cout => \CP|MouseCoor|Add0~14\);

-- Location: LABCELL_X33_Y7_N54
\CP|MouseCoor|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \CP|MouseCoor|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|MouseCoor|Add0~6\,
	sumout => \CP|MouseCoor|Add0~1_sumout\);

-- Location: MLABCELL_X34_Y5_N21
\CP|MouseCoor|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~5_sumout\ = SUM(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~10\ ))
-- \CP|MouseCoor|Add2~6\ = CARRY(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add2~10\,
	sumout => \CP|MouseCoor|Add2~5_sumout\,
	cout => \CP|MouseCoor|Add2~6\);

-- Location: LABCELL_X35_Y5_N18
\CP|MouseCoor|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~5_sumout\ = SUM(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~10\ ))
-- \CP|MouseCoor|Add1~6\ = CARRY(( !\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add1~10\,
	sumout => \CP|MouseCoor|Add1~5_sumout\,
	cout => \CP|MouseCoor|Add1~6\);

-- Location: LABCELL_X35_Y5_N30
\CP|MouseCoor|Xcoords~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~4_combout\ = ( \CP|MouseCoor|Add2~5_sumout\ & ( \CP|MouseCoor|Add1~5_sumout\ & ( (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # ((!\CP|MouseCoor|D2|curr_state.one~q\ & ((\CP|MouseCoor|Add0~1_sumout\) # 
-- (\CP|MouseCoor|Xcoords~1_combout\)))) ) ) ) # ( !\CP|MouseCoor|Add2~5_sumout\ & ( \CP|MouseCoor|Add1~5_sumout\ & ( (((!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) # (\CP|MouseCoor|Add0~1_sumout\)) # (\CP|MouseCoor|D2|curr_state.one~q\)) # 
-- (\CP|MouseCoor|Xcoords~1_combout\) ) ) ) # ( \CP|MouseCoor|Add2~5_sumout\ & ( !\CP|MouseCoor|Add1~5_sumout\ & ( (!\CP|MouseCoor|D2|curr_state.one~q\) # (!\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\) ) ) ) # ( !\CP|MouseCoor|Add2~5_sumout\ & ( 
-- !\CP|MouseCoor|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111100110011111111011111111111111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datad => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	datae => \CP|MouseCoor|ALT_INV_Add2~5_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add1~5_sumout\,
	combout => \CP|MouseCoor|Xcoords~4_combout\);

-- Location: FF_X35_Y5_N31
\CP|MouseCoor|Xcoords[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords[7]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y7_N9
\CP|MouseCoor|Xcoords~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~0_combout\ = ( !\CP|MouseCoor|Add0~25_sumout\ & ( (!\CP|MouseCoor|Add0~29_sumout\ & ((!\CP|MouseCoor|Add0~33_sumout\) # (\CP|MouseCoor|Xcoords\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000111101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords\(0),
	datac => \CP|MouseCoor|ALT_INV_Add0~33_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~29_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add0~25_sumout\,
	combout => \CP|MouseCoor|Xcoords~0_combout\);

-- Location: LABCELL_X33_Y7_N12
\CP|MouseCoor|Xcoords~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords~1_combout\ = ( \CP|MouseCoor|Add0~9_sumout\ & ( \CP|MouseCoor|Add0~21_sumout\ & ( \CP|MouseCoor|Add0~5_sumout\ ) ) ) # ( !\CP|MouseCoor|Add0~9_sumout\ & ( \CP|MouseCoor|Add0~21_sumout\ & ( (\CP|MouseCoor|Add0~5_sumout\ & 
-- ((\CP|MouseCoor|Add0~17_sumout\) # (\CP|MouseCoor|Add0~13_sumout\))) ) ) ) # ( \CP|MouseCoor|Add0~9_sumout\ & ( !\CP|MouseCoor|Add0~21_sumout\ & ( \CP|MouseCoor|Add0~5_sumout\ ) ) ) # ( !\CP|MouseCoor|Add0~9_sumout\ & ( !\CP|MouseCoor|Add0~21_sumout\ & ( 
-- (\CP|MouseCoor|Add0~5_sumout\ & (((!\CP|MouseCoor|Xcoords~0_combout\ & \CP|MouseCoor|Add0~17_sumout\)) # (\CP|MouseCoor|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001101000011110000111100000101000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add0~13_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords~0_combout\,
	datac => \CP|MouseCoor|ALT_INV_Add0~5_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Add0~17_sumout\,
	datae => \CP|MouseCoor|ALT_INV_Add0~9_sumout\,
	dataf => \CP|MouseCoor|ALT_INV_Add0~21_sumout\,
	combout => \CP|MouseCoor|Xcoords~1_combout\);

-- Location: MLABCELL_X34_Y5_N24
\CP|MouseCoor|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add2~1_sumout\ = SUM(( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ ) + ( VCC ) + ( \CP|MouseCoor|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add2~6\,
	sumout => \CP|MouseCoor|Add2~1_sumout\);

-- Location: MLABCELL_X34_Y5_N54
\CP|MouseCoor|Xcoords[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords[8]~2_combout\ = ( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ & ( \CP|MouseCoor|always1~0_combout\ & ( \CP|MouseCoor|Add2~1_sumout\ ) ) ) # ( !\CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ & ( \CP|MouseCoor|always1~0_combout\ & ( 
-- \CP|MouseCoor|Add2~1_sumout\ ) ) ) # ( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ & ( !\CP|MouseCoor|always1~0_combout\ & ( (!\CP|MouseCoor|Xcoords[6]~DUPLICATE_q\) # ((\CP|MouseCoor|Xcoords[7]~DUPLICATE_q\) # (\CP|MouseCoor|Xcoords\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Add2~1_sumout\,
	datab => \CP|MouseCoor|ALT_INV_Xcoords[6]~DUPLICATE_q\,
	datac => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	datad => \CP|MouseCoor|ALT_INV_Xcoords[7]~DUPLICATE_q\,
	datae => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	dataf => \CP|MouseCoor|ALT_INV_always1~0_combout\,
	combout => \CP|MouseCoor|Xcoords[8]~2_combout\);

-- Location: LABCELL_X35_Y5_N21
\CP|MouseCoor|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Add1~1_sumout\ = SUM(( \CP|MouseCoor|Xcoords[8]~DUPLICATE_q\ ) + ( GND ) + ( \CP|MouseCoor|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|MouseCoor|ALT_INV_Xcoords[8]~DUPLICATE_q\,
	cin => \CP|MouseCoor|Add1~6\,
	sumout => \CP|MouseCoor|Add1~1_sumout\);

-- Location: LABCELL_X36_Y5_N0
\CP|MouseCoor|Xcoords[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|MouseCoor|Xcoords[8]~3_combout\ = ( \CP|MouseCoor|Add1~1_sumout\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( ((!\CP|MouseCoor|Xcoords~1_combout\ & (!\CP|MouseCoor|D2|curr_state.one~q\ & !\CP|MouseCoor|Add0~1_sumout\))) # 
-- (\CP|MouseCoor|Xcoords[8]~2_combout\) ) ) ) # ( !\CP|MouseCoor|Add1~1_sumout\ & ( \CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( (\CP|MouseCoor|Xcoords[8]~2_combout\ & (((\CP|MouseCoor|Add0~1_sumout\) # (\CP|MouseCoor|D2|curr_state.one~q\)) # 
-- (\CP|MouseCoor|Xcoords~1_combout\))) ) ) ) # ( \CP|MouseCoor|Add1~1_sumout\ & ( !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( \CP|MouseCoor|Xcoords[8]~2_combout\ ) ) ) # ( !\CP|MouseCoor|Add1~1_sumout\ & ( 
-- !\CP|MouseCoor|Mouse|PS2_Data_In|received_data_en~q\ & ( \CP|MouseCoor|Xcoords[8]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000011111111000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|MouseCoor|ALT_INV_Xcoords~1_combout\,
	datab => \CP|MouseCoor|D2|ALT_INV_curr_state.one~q\,
	datac => \CP|MouseCoor|ALT_INV_Add0~1_sumout\,
	datad => \CP|MouseCoor|ALT_INV_Xcoords[8]~2_combout\,
	datae => \CP|MouseCoor|ALT_INV_Add1~1_sumout\,
	dataf => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	combout => \CP|MouseCoor|Xcoords[8]~3_combout\);

-- Location: FF_X34_Y7_N59
\CP|MouseCoor|Xcoords[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|MouseCoor|Xcoords[8]~3_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(8));

-- Location: FF_X34_Y7_N26
\CP|coor_LS[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(16));

-- Location: FF_X35_Y5_N32
\CP|MouseCoor|Xcoords[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(7));

-- Location: LABCELL_X35_Y5_N42
\CP|coor_LS[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[15]~4_combout\ = ( !\CP|MouseCoor|Xcoords\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Xcoords\(7),
	combout => \CP|coor_LS[15]~4_combout\);

-- Location: FF_X35_Y5_N44
\CP|coor_LS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(15));

-- Location: FF_X35_Y5_N56
\CP|MouseCoor|Xcoords[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~8_combout\,
	clrn => \KEY[0]~input_o\,
	sclr => \CP|MouseCoor|Mouse|PS2_Data_In|ALT_INV_received_data_en~q\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(6));

-- Location: FF_X35_Y5_N38
\CP|coor_LS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(14));

-- Location: LABCELL_X35_Y5_N48
\CP|coor_LS[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|coor_LS[13]~5_combout\ = ( !\CP|MouseCoor|Xcoords\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|MouseCoor|ALT_INV_Xcoords\(5),
	combout => \CP|coor_LS[13]~5_combout\);

-- Location: FF_X35_Y5_N50
\CP|coor_LS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	d => \CP|coor_LS[13]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(13));

-- Location: FF_X35_Y5_N29
\CP|coor_LS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords[4]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(12));

-- Location: FF_X34_Y7_N38
\CP|MouseCoor|Xcoords[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|MouseCoor|Xcoords~17_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \CP|MouseCoor|Xcoords[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|MouseCoor|Xcoords\(3));

-- Location: FF_X34_Y7_N20
\CP|coor_LS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(11));

-- Location: FF_X35_Y7_N8
\CP|coor_LS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(10));

-- Location: FF_X35_Y7_N17
\CP|coor_LS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(9));

-- Location: FF_X36_Y7_N56
\CP|coor_LS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|LScounter|mimic60HzClock4LS~q\,
	asdata => \CP|MouseCoor|Xcoords\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|coor_LS\(8));

-- Location: LABCELL_X37_Y5_N24
\CP|Add35~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~33_sumout\ = SUM(( \CP|coor_LS\(8) ) + ( VCC ) + ( \CP|Add35~38\ ))
-- \CP|Add35~34\ = CARRY(( \CP|coor_LS\(8) ) + ( VCC ) + ( \CP|Add35~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(8),
	cin => \CP|Add35~38\,
	sumout => \CP|Add35~33_sumout\,
	cout => \CP|Add35~34\);

-- Location: LABCELL_X37_Y5_N27
\CP|Add35~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~29_sumout\ = SUM(( \CP|coor_LS\(9) ) + ( VCC ) + ( \CP|Add35~34\ ))
-- \CP|Add35~30\ = CARRY(( \CP|coor_LS\(9) ) + ( VCC ) + ( \CP|Add35~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor_LS\(9),
	cin => \CP|Add35~34\,
	sumout => \CP|Add35~29_sumout\,
	cout => \CP|Add35~30\);

-- Location: LABCELL_X37_Y5_N30
\CP|Add35~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~25_sumout\ = SUM(( \CP|coor_LS\(10) ) + ( VCC ) + ( \CP|Add35~30\ ))
-- \CP|Add35~26\ = CARRY(( \CP|coor_LS\(10) ) + ( VCC ) + ( \CP|Add35~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor_LS\(10),
	cin => \CP|Add35~30\,
	sumout => \CP|Add35~25_sumout\,
	cout => \CP|Add35~26\);

-- Location: LABCELL_X37_Y5_N33
\CP|Add35~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~21_sumout\ = SUM(( \CP|coor_LS\(11) ) + ( VCC ) + ( \CP|Add35~26\ ))
-- \CP|Add35~22\ = CARRY(( \CP|coor_LS\(11) ) + ( VCC ) + ( \CP|Add35~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(11),
	cin => \CP|Add35~26\,
	sumout => \CP|Add35~21_sumout\,
	cout => \CP|Add35~22\);

-- Location: LABCELL_X37_Y5_N36
\CP|Add35~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~17_sumout\ = SUM(( \CP|coor_LS\(12) ) + ( GND ) + ( \CP|Add35~22\ ))
-- \CP|Add35~18\ = CARRY(( \CP|coor_LS\(12) ) + ( GND ) + ( \CP|Add35~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor_LS\(12),
	cin => \CP|Add35~22\,
	sumout => \CP|Add35~17_sumout\,
	cout => \CP|Add35~18\);

-- Location: LABCELL_X37_Y5_N39
\CP|Add35~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~13_sumout\ = SUM(( \CP|coor_LS\(13) ) + ( GND ) + ( \CP|Add35~18\ ))
-- \CP|Add35~14\ = CARRY(( \CP|coor_LS\(13) ) + ( GND ) + ( \CP|Add35~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(13),
	cin => \CP|Add35~18\,
	sumout => \CP|Add35~13_sumout\,
	cout => \CP|Add35~14\);

-- Location: LABCELL_X37_Y5_N42
\CP|Add35~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~9_sumout\ = SUM(( \CP|coor_LS\(14) ) + ( GND ) + ( \CP|Add35~14\ ))
-- \CP|Add35~10\ = CARRY(( \CP|coor_LS\(14) ) + ( GND ) + ( \CP|Add35~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor_LS\(14),
	cin => \CP|Add35~14\,
	sumout => \CP|Add35~9_sumout\,
	cout => \CP|Add35~10\);

-- Location: LABCELL_X37_Y5_N45
\CP|Add35~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~5_sumout\ = SUM(( \CP|coor_LS\(15) ) + ( GND ) + ( \CP|Add35~10\ ))
-- \CP|Add35~6\ = CARRY(( \CP|coor_LS\(15) ) + ( GND ) + ( \CP|Add35~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor_LS\(15),
	cin => \CP|Add35~10\,
	sumout => \CP|Add35~5_sumout\,
	cout => \CP|Add35~6\);

-- Location: LABCELL_X37_Y5_N48
\CP|Add35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add35~1_sumout\ = SUM(( \CP|coor_LS\(16) ) + ( GND ) + ( \CP|Add35~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(16),
	cin => \CP|Add35~6\,
	sumout => \CP|Add35~1_sumout\);

-- Location: LABCELL_X40_Y5_N9
\CP|collisionD|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan0~0_combout\ = ( !\CP|Add35~13_sumout\ & ( \CP|collisionD|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|collisionD|ALT_INV_Add0~13_sumout\,
	dataf => \CP|ALT_INV_Add35~13_sumout\,
	combout => \CP|collisionD|LessThan0~0_combout\);

-- Location: LABCELL_X40_Y5_N42
\CP|collisionD|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan0~2_combout\ = ( \CP|collisionD|Add0~29_sumout\ & ( \CP|Add35~25_sumout\ & ( (\CP|collisionD|Add0~25_sumout\ & ((!\CP|Add35~29_sumout\) # ((\CP|collisionD|Add0~33_sumout\ & !\CP|Add35~33_sumout\)))) ) ) ) # ( 
-- !\CP|collisionD|Add0~29_sumout\ & ( \CP|Add35~25_sumout\ & ( (\CP|collisionD|Add0~33_sumout\ & (\CP|collisionD|Add0~25_sumout\ & (!\CP|Add35~33_sumout\ & !\CP|Add35~29_sumout\))) ) ) ) # ( \CP|collisionD|Add0~29_sumout\ & ( !\CP|Add35~25_sumout\ & ( 
-- ((!\CP|Add35~29_sumout\) # ((\CP|collisionD|Add0~33_sumout\ & !\CP|Add35~33_sumout\))) # (\CP|collisionD|Add0~25_sumout\) ) ) ) # ( !\CP|collisionD|Add0~29_sumout\ & ( !\CP|Add35~25_sumout\ & ( ((\CP|collisionD|Add0~33_sumout\ & (!\CP|Add35~33_sumout\ & 
-- !\CP|Add35~29_sumout\))) # (\CP|collisionD|Add0~25_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001100110011111111110111001100010000000000000011001100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add0~33_sumout\,
	datab => \CP|collisionD|ALT_INV_Add0~25_sumout\,
	datac => \CP|ALT_INV_Add35~33_sumout\,
	datad => \CP|ALT_INV_Add35~29_sumout\,
	datae => \CP|collisionD|ALT_INV_Add0~29_sumout\,
	dataf => \CP|ALT_INV_Add35~25_sumout\,
	combout => \CP|collisionD|LessThan0~2_combout\);

-- Location: LABCELL_X40_Y5_N6
\CP|collisionD|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan0~1_combout\ = ( \CP|Add35~13_sumout\ & ( !\CP|collisionD|Add0~13_sumout\ ) ) # ( !\CP|Add35~13_sumout\ & ( \CP|collisionD|Add0~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|collisionD|ALT_INV_Add0~13_sumout\,
	dataf => \CP|ALT_INV_Add35~13_sumout\,
	combout => \CP|collisionD|LessThan0~1_combout\);

-- Location: LABCELL_X40_Y5_N24
\CP|collisionD|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan0~3_combout\ = ( \CP|collisionD|Add0~17_sumout\ & ( !\CP|collisionD|LessThan0~1_combout\ & ( (!\CP|Add35~17_sumout\) # ((!\CP|Add35~21_sumout\ & ((\CP|collisionD|LessThan0~2_combout\) # (\CP|collisionD|Add0~21_sumout\))) # 
-- (\CP|Add35~21_sumout\ & (\CP|collisionD|Add0~21_sumout\ & \CP|collisionD|LessThan0~2_combout\))) ) ) ) # ( !\CP|collisionD|Add0~17_sumout\ & ( !\CP|collisionD|LessThan0~1_combout\ & ( (!\CP|Add35~17_sumout\ & ((!\CP|Add35~21_sumout\ & 
-- ((\CP|collisionD|LessThan0~2_combout\) # (\CP|collisionD|Add0~21_sumout\))) # (\CP|Add35~21_sumout\ & (\CP|collisionD|Add0~21_sumout\ & \CP|collisionD|LessThan0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001010101011101110111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~17_sumout\,
	datab => \CP|ALT_INV_Add35~21_sumout\,
	datac => \CP|collisionD|ALT_INV_Add0~21_sumout\,
	datad => \CP|collisionD|ALT_INV_LessThan0~2_combout\,
	datae => \CP|collisionD|ALT_INV_Add0~17_sumout\,
	dataf => \CP|collisionD|ALT_INV_LessThan0~1_combout\,
	combout => \CP|collisionD|LessThan0~3_combout\);

-- Location: LABCELL_X40_Y5_N54
\CP|collisionD|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan0~4_combout\ = ( \CP|Add35~9_sumout\ & ( \CP|collisionD|LessThan0~3_combout\ & ( (!\CP|collisionD|Add0~5_sumout\ & ((!\CP|collisionD|Add0~9_sumout\) # (\CP|Add35~5_sumout\))) # (\CP|collisionD|Add0~5_sumout\ & (\CP|Add35~5_sumout\ & 
-- !\CP|collisionD|Add0~9_sumout\)) ) ) ) # ( !\CP|Add35~9_sumout\ & ( \CP|collisionD|LessThan0~3_combout\ & ( (!\CP|collisionD|Add0~5_sumout\ & \CP|Add35~5_sumout\) ) ) ) # ( \CP|Add35~9_sumout\ & ( !\CP|collisionD|LessThan0~3_combout\ & ( 
-- (!\CP|collisionD|Add0~5_sumout\ & (((!\CP|collisionD|Add0~9_sumout\) # (!\CP|collisionD|LessThan0~0_combout\)) # (\CP|Add35~5_sumout\))) # (\CP|collisionD|Add0~5_sumout\ & (\CP|Add35~5_sumout\ & ((!\CP|collisionD|Add0~9_sumout\) # 
-- (!\CP|collisionD|LessThan0~0_combout\)))) ) ) ) # ( !\CP|Add35~9_sumout\ & ( !\CP|collisionD|LessThan0~3_combout\ & ( (!\CP|collisionD|Add0~5_sumout\ & (((!\CP|collisionD|Add0~9_sumout\ & !\CP|collisionD|LessThan0~0_combout\)) # (\CP|Add35~5_sumout\))) # 
-- (\CP|collisionD|Add0~5_sumout\ & (\CP|Add35~5_sumout\ & (!\CP|collisionD|Add0~9_sumout\ & !\CP|collisionD|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000100010101110111011001000100010001000101011001010110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add0~5_sumout\,
	datab => \CP|ALT_INV_Add35~5_sumout\,
	datac => \CP|collisionD|ALT_INV_Add0~9_sumout\,
	datad => \CP|collisionD|ALT_INV_LessThan0~0_combout\,
	datae => \CP|ALT_INV_Add35~9_sumout\,
	dataf => \CP|collisionD|ALT_INV_LessThan0~3_combout\,
	combout => \CP|collisionD|LessThan0~4_combout\);

-- Location: LABCELL_X40_Y5_N36
\CP|collisionD|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan1~0_combout\ = ( \CP|Add35~13_sumout\ & ( !\CP|collisionD|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|collisionD|ALT_INV_Add1~13_sumout\,
	dataf => \CP|ALT_INV_Add35~13_sumout\,
	combout => \CP|collisionD|LessThan1~0_combout\);

-- Location: LABCELL_X40_Y5_N0
\CP|collisionD|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan1~2_combout\ = ( \CP|Add35~29_sumout\ & ( \CP|Add35~25_sumout\ & ( (!\CP|collisionD|Add1~25_sumout\) # ((!\CP|collisionD|Add1~29_sumout\) # ((!\CP|collisionD|Add1~33_sumout\ & \CP|Add35~33_sumout\))) ) ) ) # ( !\CP|Add35~29_sumout\ 
-- & ( \CP|Add35~25_sumout\ & ( (!\CP|collisionD|Add1~25_sumout\) # ((!\CP|collisionD|Add1~33_sumout\ & (\CP|Add35~33_sumout\ & !\CP|collisionD|Add1~29_sumout\))) ) ) ) # ( \CP|Add35~29_sumout\ & ( !\CP|Add35~25_sumout\ & ( (!\CP|collisionD|Add1~25_sumout\ & 
-- ((!\CP|collisionD|Add1~29_sumout\) # ((!\CP|collisionD|Add1~33_sumout\ & \CP|Add35~33_sumout\)))) ) ) ) # ( !\CP|Add35~29_sumout\ & ( !\CP|Add35~25_sumout\ & ( (!\CP|collisionD|Add1~33_sumout\ & (!\CP|collisionD|Add1~25_sumout\ & (\CP|Add35~33_sumout\ & 
-- !\CP|collisionD|Add1~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000110011000000100011001110110011001111111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add1~33_sumout\,
	datab => \CP|collisionD|ALT_INV_Add1~25_sumout\,
	datac => \CP|ALT_INV_Add35~33_sumout\,
	datad => \CP|collisionD|ALT_INV_Add1~29_sumout\,
	datae => \CP|ALT_INV_Add35~29_sumout\,
	dataf => \CP|ALT_INV_Add35~25_sumout\,
	combout => \CP|collisionD|LessThan1~2_combout\);

-- Location: LABCELL_X40_Y5_N39
\CP|collisionD|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan1~1_combout\ = ( \CP|Add35~13_sumout\ & ( !\CP|collisionD|Add1~13_sumout\ ) ) # ( !\CP|Add35~13_sumout\ & ( \CP|collisionD|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add1~13_sumout\,
	dataf => \CP|ALT_INV_Add35~13_sumout\,
	combout => \CP|collisionD|LessThan1~1_combout\);

-- Location: LABCELL_X40_Y5_N12
\CP|collisionD|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan1~3_combout\ = ( \CP|collisionD|LessThan1~2_combout\ & ( !\CP|collisionD|LessThan1~1_combout\ & ( (!\CP|Add35~17_sumout\ & (!\CP|collisionD|Add1~17_sumout\ & ((!\CP|collisionD|Add1~21_sumout\) # (\CP|Add35~21_sumout\)))) # 
-- (\CP|Add35~17_sumout\ & (((!\CP|collisionD|Add1~17_sumout\) # (!\CP|collisionD|Add1~21_sumout\)) # (\CP|Add35~21_sumout\))) ) ) ) # ( !\CP|collisionD|LessThan1~2_combout\ & ( !\CP|collisionD|LessThan1~1_combout\ & ( (!\CP|Add35~17_sumout\ & 
-- (\CP|Add35~21_sumout\ & (!\CP|collisionD|Add1~17_sumout\ & !\CP|collisionD|Add1~21_sumout\))) # (\CP|Add35~17_sumout\ & ((!\CP|collisionD|Add1~17_sumout\) # ((\CP|Add35~21_sumout\ & !\CP|collisionD|Add1~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000111101010111000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add35~17_sumout\,
	datab => \CP|ALT_INV_Add35~21_sumout\,
	datac => \CP|collisionD|ALT_INV_Add1~17_sumout\,
	datad => \CP|collisionD|ALT_INV_Add1~21_sumout\,
	datae => \CP|collisionD|ALT_INV_LessThan1~2_combout\,
	dataf => \CP|collisionD|ALT_INV_LessThan1~1_combout\,
	combout => \CP|collisionD|LessThan1~3_combout\);

-- Location: LABCELL_X40_Y5_N30
\CP|collisionD|LessThan1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|LessThan1~4_combout\ = ( \CP|Add35~9_sumout\ & ( \CP|collisionD|LessThan1~3_combout\ & ( (\CP|collisionD|Add1~5_sumout\ & !\CP|Add35~5_sumout\) ) ) ) # ( !\CP|Add35~9_sumout\ & ( \CP|collisionD|LessThan1~3_combout\ & ( 
-- (!\CP|collisionD|Add1~5_sumout\ & (!\CP|Add35~5_sumout\ & \CP|collisionD|Add1~9_sumout\)) # (\CP|collisionD|Add1~5_sumout\ & ((!\CP|Add35~5_sumout\) # (\CP|collisionD|Add1~9_sumout\))) ) ) ) # ( \CP|Add35~9_sumout\ & ( !\CP|collisionD|LessThan1~3_combout\ 
-- & ( (!\CP|collisionD|Add1~5_sumout\ & (!\CP|Add35~5_sumout\ & (!\CP|collisionD|LessThan1~0_combout\ & \CP|collisionD|Add1~9_sumout\))) # (\CP|collisionD|Add1~5_sumout\ & ((!\CP|Add35~5_sumout\) # ((!\CP|collisionD|LessThan1~0_combout\ & 
-- \CP|collisionD|Add1~9_sumout\)))) ) ) ) # ( !\CP|Add35~9_sumout\ & ( !\CP|collisionD|LessThan1~3_combout\ & ( (!\CP|collisionD|Add1~5_sumout\ & (!\CP|Add35~5_sumout\ & ((!\CP|collisionD|LessThan1~0_combout\) # (\CP|collisionD|Add1~9_sumout\)))) # 
-- (\CP|collisionD|Add1~5_sumout\ & ((!\CP|Add35~5_sumout\) # ((!\CP|collisionD|LessThan1~0_combout\) # (\CP|collisionD|Add1~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010011011101010001001101010001000100110111010100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add1~5_sumout\,
	datab => \CP|ALT_INV_Add35~5_sumout\,
	datac => \CP|collisionD|ALT_INV_LessThan1~0_combout\,
	datad => \CP|collisionD|ALT_INV_Add1~9_sumout\,
	datae => \CP|ALT_INV_Add35~9_sumout\,
	dataf => \CP|collisionD|ALT_INV_LessThan1~3_combout\,
	combout => \CP|collisionD|LessThan1~4_combout\);

-- Location: LABCELL_X40_Y5_N18
\CP|collisionD|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|collisionD|out~1_combout\ = ( !\CP|collisionD|LessThan0~4_combout\ & ( \CP|collisionD|LessThan1~4_combout\ & ( (\CP|collisionD|Add0~1_sumout\ & (!\CP|collisionD|Add1~1_sumout\ & (\CP|collisionD|out~0_combout\ & \CP|Add35~1_sumout\))) ) ) ) # ( 
-- \CP|collisionD|LessThan0~4_combout\ & ( !\CP|collisionD|LessThan1~4_combout\ & ( (\CP|collisionD|Add0~1_sumout\ & (!\CP|collisionD|Add1~1_sumout\ & (\CP|collisionD|out~0_combout\ & !\CP|Add35~1_sumout\))) ) ) ) # ( !\CP|collisionD|LessThan0~4_combout\ & ( 
-- !\CP|collisionD|LessThan1~4_combout\ & ( (\CP|collisionD|out~0_combout\ & ((!\CP|Add35~1_sumout\ & ((!\CP|collisionD|Add1~1_sumout\))) # (\CP|Add35~1_sumout\ & (\CP|collisionD|Add0~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000101000001000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_Add0~1_sumout\,
	datab => \CP|collisionD|ALT_INV_Add1~1_sumout\,
	datac => \CP|collisionD|ALT_INV_out~0_combout\,
	datad => \CP|ALT_INV_Add35~1_sumout\,
	datae => \CP|collisionD|ALT_INV_LessThan0~4_combout\,
	dataf => \CP|collisionD|ALT_INV_LessThan1~4_combout\,
	combout => \CP|collisionD|out~1_combout\);

-- Location: FF_X40_Y5_N20
\CP|collisionD|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|collisionD|out~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|collisionD|out~q\);

-- Location: LABCELL_X46_Y7_N36
\CP|NP3|already_cut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP3|already_cut~1_combout\ = ( \CP|NP3|always1~0_combout\ & ( (!\CP|collisionD|out~q\ & (((!\CP|NP3|mimichalfHzclock~0_combout\ & \CP|NP3|already_cut~q\)))) # (\CP|collisionD|out~q\ & (((!\CP|NP3|mimichalfHzclock~0_combout\ & \CP|NP3|already_cut~q\)) 
-- # (\CP|NP3|already_cut~0_combout\))) ) ) # ( !\CP|NP3|always1~0_combout\ & ( ((\CP|collisionD|out~q\ & \CP|NP3|already_cut~0_combout\)) # (\CP|NP3|already_cut~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010001111100010001000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|collisionD|ALT_INV_out~q\,
	datab => \CP|NP3|ALT_INV_already_cut~0_combout\,
	datac => \CP|NP3|ALT_INV_mimichalfHzclock~0_combout\,
	datad => \CP|NP3|ALT_INV_already_cut~q\,
	dataf => \CP|NP3|ALT_INV_always1~0_combout\,
	combout => \CP|NP3|already_cut~1_combout\);

-- Location: FF_X46_Y7_N38
\CP|NP3|already_cut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP3|already_cut~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|already_cut~q\);

-- Location: FF_X45_Y6_N22
\CP|NP3|colorIsNotObj\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP3|already_cut~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP3|colorIsNotObj~q\);

-- Location: MLABCELL_X52_Y8_N57
\CP|NP1|already_cut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|already_cut~0_combout\ = ( \CP|NP1|always1~0_combout\ & ( \CP|collisionD|out~q\ ) ) # ( !\CP|NP1|always1~0_combout\ & ( (\CP|collisionD|out~q\ & (((\CP|NP1|always1~3_combout\) # (\CP|NP1|always1~1_combout\)) # (\CP|NP1|always1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~2_combout\,
	datab => \CP|NP1|ALT_INV_always1~1_combout\,
	datac => \CP|NP1|ALT_INV_always1~3_combout\,
	datad => \CP|collisionD|ALT_INV_out~q\,
	datae => \CP|NP1|ALT_INV_always1~0_combout\,
	combout => \CP|NP1|already_cut~0_combout\);

-- Location: LABCELL_X50_Y8_N15
\CP|NP1|already_cut~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|already_cut~1_combout\ = ( \CP|NP1|already_cut~0_combout\ & ( (!\CP|NP1|LessThan10~2_combout\ & ((!\CP|NP1|always1~5_combout\) # (\CP|collisionD|out~q\))) ) ) # ( !\CP|NP1|already_cut~0_combout\ & ( (\CP|NP1|always1~5_combout\ & 
-- (!\CP|NP1|LessThan10~2_combout\ & \CP|collisionD|out~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100010001100110000000000010001001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_always1~5_combout\,
	datab => \CP|NP1|ALT_INV_LessThan10~2_combout\,
	datad => \CP|collisionD|ALT_INV_out~q\,
	datae => \CP|NP1|ALT_INV_already_cut~0_combout\,
	combout => \CP|NP1|already_cut~1_combout\);

-- Location: LABCELL_X50_Y8_N24
\CP|NP1|already_cut~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|already_cut~4_combout\ = ( !\CP|NP1|always1~4_combout\ & ( (!\CP|NP1|p|out~q\ & (\CP|NP1|Equal0~1_combout\ & (((\CP|collisionD|out~q\)) # (\CP|NP1|already_cut~q\)))) # (\CP|NP1|p|out~q\ & ((((\CP|NP1|already_cut~1_combout\)) # 
-- (\CP|NP1|already_cut~q\)))) ) ) # ( \CP|NP1|always1~4_combout\ & ( (!\CP|NP1|p|out~q\ & (\CP|NP1|Equal0~1_combout\ & (((\CP|NP1|already_cut~0_combout\)) # (\CP|NP1|already_cut~q\)))) # (\CP|NP1|p|out~q\ & ((((\CP|NP1|already_cut~1_combout\)) # 
-- (\CP|NP1|already_cut~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001010100010101000101010001010100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|NP1|ALT_INV_Equal0~1_combout\,
	datab => \CP|NP1|ALT_INV_already_cut~q\,
	datac => \CP|NP1|ALT_INV_already_cut~0_combout\,
	datad => \CP|NP1|ALT_INV_already_cut~1_combout\,
	datae => \CP|NP1|ALT_INV_always1~4_combout\,
	dataf => \CP|NP1|p|ALT_INV_out~q\,
	datag => \CP|collisionD|ALT_INV_out~q\,
	combout => \CP|NP1|already_cut~4_combout\);

-- Location: MLABCELL_X47_Y8_N51
\CP|NP1|already_cut~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP1|already_cut~2_combout\ = ( \CP|NPenable1~combout\ & ( (!\KEY[0]~input_o\) # (\CP|RC|mimic60HzClock~q\) ) ) # ( !\CP|NPenable1~combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_NPenable1~combout\,
	combout => \CP|NP1|already_cut~2_combout\);

-- Location: FF_X47_Y8_N53
\CP|NP1|already_cut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP1|already_cut~4_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \CP|NP1|already_cut~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|already_cut~q\);

-- Location: FF_X50_Y8_N35
\CP|NP1|colorIsNotObj\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP1|already_cut~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP1|colorIsNotObj~q\);

-- Location: LABCELL_X50_Y7_N51
\CP|NP2|already_cut~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|NP2|already_cut~0_combout\ = ( \CP|NP2|already_cut~q\ & ( \CP|NP2|out~0_combout\ & ( (!\CP|NPenable2~combout\) # ((!\CP|RC|mimic60HzClock~q\) # ((\CP|collisionD|out~q\ & !\CP|NP2|out~1_combout\))) ) ) ) # ( !\CP|NP2|already_cut~q\ & ( 
-- \CP|NP2|out~0_combout\ & ( (\CP|NPenable2~combout\ & (\CP|collisionD|out~q\ & (\CP|RC|mimic60HzClock~q\ & !\CP|NP2|out~1_combout\))) ) ) ) # ( \CP|NP2|already_cut~q\ & ( !\CP|NP2|out~0_combout\ ) ) # ( !\CP|NP2|already_cut~q\ & ( !\CP|NP2|out~0_combout\ & 
-- ( (\CP|NPenable2~combout\ & (\CP|collisionD|out~q\ & (\CP|RC|mimic60HzClock~q\ & !\CP|NP2|out~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111100000001000000001111101111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_NPenable2~combout\,
	datab => \CP|collisionD|ALT_INV_out~q\,
	datac => \CP|RC|ALT_INV_mimic60HzClock~q\,
	datad => \CP|NP2|ALT_INV_out~1_combout\,
	datae => \CP|NP2|ALT_INV_already_cut~q\,
	dataf => \CP|NP2|ALT_INV_out~0_combout\,
	combout => \CP|NP2|already_cut~0_combout\);

-- Location: FF_X50_Y7_N52
\CP|NP2|already_cut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|NP2|already_cut~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|already_cut~q\);

-- Location: FF_X45_Y6_N50
\CP|NP2|colorIsNotObj\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|NP2|already_cut~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|NP2|colorIsNotObj~q\);

-- Location: LABCELL_X45_Y6_N48
\CP|colorIsNotObj~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|colorIsNotObj~0_combout\ = ( \CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & ((\CP|NP2|colorIsNotObj~q\))) # 
-- (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP3|colorIsNotObj~q\)) ) ) # ( !\CP|Mod0|auto_generated|divider|divider|StageOut[21]~0_combout\ & ( (!\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & 
-- ((\CP|NP1|colorIsNotObj~q\))) # (\CP|Mod0|auto_generated|divider|divider|StageOut[22]~2_combout\ & (\CP|NP3|colorIsNotObj~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~2_combout\,
	datab => \CP|NP3|ALT_INV_colorIsNotObj~q\,
	datac => \CP|NP1|ALT_INV_colorIsNotObj~q\,
	datad => \CP|NP2|ALT_INV_colorIsNotObj~q\,
	dataf => \CP|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~0_combout\,
	combout => \CP|colorIsNotObj~0_combout\);

-- Location: LABCELL_X45_Y6_N51
\CP|colorIsNotObj\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|colorIsNotObj~combout\ = ( \CP|colorIsNotObj~0_combout\ & ( (\CP|coor[16]~0_combout\) # (\CP|colorIsNotObj~combout\) ) ) # ( !\CP|colorIsNotObj~0_combout\ & ( (\CP|colorIsNotObj~combout\ & !\CP|coor[16]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_colorIsNotObj~combout\,
	datad => \CP|ALT_INV_coor[16]~0_combout\,
	dataf => \CP|ALT_INV_colorIsNotObj~0_combout\,
	combout => \CP|colorIsNotObj~combout\);

-- Location: LABCELL_X62_Y7_N15
\CP|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add0~0_combout\ = ( \CP|Add0~0_combout\ & ( !\CP|mimichalfHzclock~combout\ ) ) # ( !\CP|Add0~0_combout\ & ( \CP|mimichalfHzclock~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_mimichalfHzclock~combout\,
	dataf => \CP|ALT_INV_Add0~0_combout\,
	combout => \CP|Add0~0_combout\);

-- Location: LABCELL_X40_Y7_N48
\CP|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr3~combout\ = ( \CP|currentState.display_AfterReset_872~combout\ ) # ( !\CP|currentState.display_AfterReset_872~combout\ & ( (((\CP|LSCenable~combout\) # (\CP|currentState.resetState_1088~combout\)) # 
-- (\CP|currentState.drawBG_AfterReset_920~combout\)) # (\CP|currentState.gameOverState_1040~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datab => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datac => \CP|ALT_INV_currentState.resetState_1088~combout\,
	datad => \CP|ALT_INV_LSCenable~combout\,
	datae => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	combout => \CP|WideOr3~combout\);

-- Location: LABCELL_X36_Y9_N39
\CP|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr2~combout\ = ( \CP|currentState.writeBG2Buffer_992~combout\ ) # ( !\CP|currentState.writeBG2Buffer_992~combout\ & ( (!\CP|WideOr2~0_combout\) # (\CP|Dgameover~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr2~0_combout\,
	datac => \CP|ALT_INV_Dgameover~combout\,
	dataf => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	combout => \CP|WideOr2~combout\);

-- Location: LABCELL_X43_Y6_N45
\CP|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr1~combout\ = ( \CP|currentState.displayState_944~combout\ ) # ( !\CP|currentState.displayState_944~combout\ & ( (\CP|LSCenable~combout\) # (\CP|currentState.writeBG2Buffer_992~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_currentState.displayState_944~combout\,
	combout => \CP|WideOr1~combout\);

-- Location: LABCELL_X40_Y7_N9
\CP|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr0~combout\ = ( \CP|currentState.display_AfterReset_872~combout\ & ( \CP|currentState.drawBG_AfterReset_920~combout\ ) ) # ( !\CP|currentState.display_AfterReset_872~combout\ & ( \CP|currentState.drawBG_AfterReset_920~combout\ ) ) # ( 
-- \CP|currentState.display_AfterReset_872~combout\ & ( !\CP|currentState.drawBG_AfterReset_920~combout\ ) ) # ( !\CP|currentState.display_AfterReset_872~combout\ & ( !\CP|currentState.drawBG_AfterReset_920~combout\ & ( \CP|BCenable~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_BCenable~combout\,
	datae => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	dataf => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	combout => \CP|WideOr0~combout\);

-- Location: LABCELL_X85_Y6_N39
\CP|score[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|score[0]~0_combout\ = ( !\CP|score\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|ALT_INV_score\(0),
	combout => \CP|score[0]~0_combout\);

-- Location: FF_X88_Y6_N56
\CP|score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|score[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(0));

-- Location: LABCELL_X88_Y6_N0
\CP|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~9_sumout\ = SUM(( \CP|score\(1) ) + ( \CP|score\(0) ) + ( !VCC ))
-- \CP|Add1~10\ = CARRY(( \CP|score\(1) ) + ( \CP|score\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_score\(0),
	datad => \CP|ALT_INV_score\(1),
	cin => GND,
	sumout => \CP|Add1~9_sumout\,
	cout => \CP|Add1~10\);

-- Location: FF_X88_Y6_N38
\CP|score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(1));

-- Location: LABCELL_X88_Y6_N3
\CP|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~1_sumout\ = SUM(( \CP|score\(2) ) + ( GND ) + ( \CP|Add1~10\ ))
-- \CP|Add1~2\ = CARRY(( \CP|score\(2) ) + ( GND ) + ( \CP|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_score\(2),
	cin => \CP|Add1~10\,
	sumout => \CP|Add1~1_sumout\,
	cout => \CP|Add1~2\);

-- Location: FF_X88_Y6_N47
\CP|score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(2));

-- Location: LABCELL_X88_Y6_N6
\CP|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~5_sumout\ = SUM(( \CP|score\(3) ) + ( GND ) + ( \CP|Add1~2\ ))
-- \CP|Add1~6\ = CARRY(( \CP|score\(3) ) + ( GND ) + ( \CP|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_score\(3),
	cin => \CP|Add1~2\,
	sumout => \CP|Add1~5_sumout\,
	cout => \CP|Add1~6\);

-- Location: FF_X88_Y6_N26
\CP|score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(3));

-- Location: LABCELL_X88_Y6_N24
\CP|hex0|HEX0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~0_combout\ = ( \CP|score\(1) & ( (\CP|score\(0) & (!\CP|score\(2) & \CP|score\(3))) ) ) # ( !\CP|score\(1) & ( (!\CP|score\(0) & (\CP|score\(2) & !\CP|score\(3))) # (\CP|score\(0) & (!\CP|score\(2) $ (\CP|score\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000000011001111000000001100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(0),
	datac => \CP|ALT_INV_score\(2),
	datad => \CP|ALT_INV_score\(3),
	dataf => \CP|ALT_INV_score\(1),
	combout => \CP|hex0|HEX0~0_combout\);

-- Location: LABCELL_X88_Y6_N51
\CP|hex0|HEX0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~1_combout\ = ( \CP|score\(1) & ( (!\CP|score\(0) & (!\CP|score\(2))) # (\CP|score\(0) & ((!\CP|score\(3)))) ) ) # ( !\CP|score\(1) & ( (!\CP|score\(2)) # (!\CP|score\(0) $ (\CP|score\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111101011111010111110101110111000101110001011100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(2),
	datab => \CP|ALT_INV_score\(0),
	datac => \CP|ALT_INV_score\(3),
	dataf => \CP|ALT_INV_score\(1),
	combout => \CP|hex0|HEX0~1_combout\);

-- Location: LABCELL_X88_Y7_N39
\CP|hex0|HEX0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~2_combout\ = ( \CP|score\(1) & ( (!\CP|score\(2) & ((\CP|score\(3)) # (\CP|score\(0)))) # (\CP|score\(2) & ((!\CP|score\(3)))) ) ) # ( !\CP|score\(1) & ( ((!\CP|score\(2)) # (!\CP|score\(3))) # (\CP|score\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111101111111011111110101111100011111000111110001111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(0),
	datab => \CP|ALT_INV_score\(2),
	datac => \CP|ALT_INV_score\(3),
	dataf => \CP|ALT_INV_score\(1),
	combout => \CP|hex0|HEX0~2_combout\);

-- Location: LABCELL_X88_Y7_N54
\CP|hex0|HEX0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~3_combout\ = ( \CP|score\(0) & ( \CP|score\(1) & ( !\CP|score\(2) ) ) ) # ( !\CP|score\(0) & ( \CP|score\(1) & ( (!\CP|score\(3)) # (\CP|score\(2)) ) ) ) # ( \CP|score\(0) & ( !\CP|score\(1) & ( (\CP|score\(2)) # (\CP|score\(3)) ) ) ) # ( 
-- !\CP|score\(0) & ( !\CP|score\(1) & ( (!\CP|score\(2)) # (\CP|score\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011001100111111111111001100111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(3),
	datad => \CP|ALT_INV_score\(2),
	datae => \CP|ALT_INV_score\(0),
	dataf => \CP|ALT_INV_score\(1),
	combout => \CP|hex0|HEX0~3_combout\);

-- Location: LABCELL_X88_Y6_N45
\CP|hex0|HEX0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~4_combout\ = ( \CP|score\(0) & ( (\CP|score\(3) & ((\CP|score\(2)) # (\CP|score\(1)))) ) ) # ( !\CP|score\(0) & ( ((!\CP|score\(2)) # (\CP|score\(3))) # (\CP|score\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(1),
	datac => \CP|ALT_INV_score\(3),
	datad => \CP|ALT_INV_score\(2),
	dataf => \CP|ALT_INV_score\(0),
	combout => \CP|hex0|HEX0~4_combout\);

-- Location: LABCELL_X88_Y6_N54
\CP|hex0|HEX0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~5_combout\ = ( \CP|score\(1) & ( ((\CP|score\(2) & !\CP|score\(0))) # (\CP|score\(3)) ) ) # ( !\CP|score\(1) & ( (!\CP|score\(0)) # (!\CP|score\(3) $ (!\CP|score\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111100111111110011110000111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(3),
	datac => \CP|ALT_INV_score\(2),
	datad => \CP|ALT_INV_score\(0),
	dataf => \CP|ALT_INV_score\(1),
	combout => \CP|hex0|HEX0~5_combout\);

-- Location: LABCELL_X88_Y6_N48
\CP|hex0|HEX0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex0|HEX0~6_combout\ = (!\CP|score\(0) & ((!\CP|score\(2) $ (!\CP|score\(3))) # (\CP|score\(1)))) # (\CP|score\(0) & ((!\CP|score\(2) $ (!\CP|score\(1))) # (\CP|score\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111010111111010111101011111101011110101111110101111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(2),
	datab => \CP|ALT_INV_score\(0),
	datac => \CP|ALT_INV_score\(1),
	datad => \CP|ALT_INV_score\(3),
	combout => \CP|hex0|HEX0~6_combout\);

-- Location: LABCELL_X88_Y6_N9
\CP|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~21_sumout\ = SUM(( \CP|score\(4) ) + ( GND ) + ( \CP|Add1~6\ ))
-- \CP|Add1~22\ = CARRY(( \CP|score\(4) ) + ( GND ) + ( \CP|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(4),
	cin => \CP|Add1~6\,
	sumout => \CP|Add1~21_sumout\,
	cout => \CP|Add1~22\);

-- Location: FF_X88_Y6_N35
\CP|score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~21_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(4));

-- Location: LABCELL_X88_Y6_N12
\CP|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~25_sumout\ = SUM(( \CP|score\(5) ) + ( GND ) + ( \CP|Add1~22\ ))
-- \CP|Add1~26\ = CARRY(( \CP|score\(5) ) + ( GND ) + ( \CP|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(5),
	cin => \CP|Add1~22\,
	sumout => \CP|Add1~25_sumout\,
	cout => \CP|Add1~26\);

-- Location: FF_X88_Y6_N53
\CP|score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~25_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(5));

-- Location: LABCELL_X88_Y6_N15
\CP|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~13_sumout\ = SUM(( \CP|score\(6) ) + ( GND ) + ( \CP|Add1~26\ ))
-- \CP|Add1~14\ = CARRY(( \CP|score\(6) ) + ( GND ) + ( \CP|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(6),
	cin => \CP|Add1~26\,
	sumout => \CP|Add1~13_sumout\,
	cout => \CP|Add1~14\);

-- Location: FF_X88_Y6_N44
\CP|score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(6));

-- Location: LABCELL_X88_Y6_N18
\CP|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add1~17_sumout\ = SUM(( \CP|score\(7) ) + ( GND ) + ( \CP|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(7),
	cin => \CP|Add1~14\,
	sumout => \CP|Add1~17_sumout\);

-- Location: FF_X88_Y6_N32
\CP|score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CP|colorIsNotObj~combout\,
	asdata => \CP|Add1~17_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|score\(7));

-- Location: LABCELL_X88_Y6_N33
\CP|hex1|HEX0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~0_combout\ = (!\CP|score\(6) & (\CP|score\(4) & (!\CP|score\(5) $ (\CP|score\(7))))) # (\CP|score\(6) & (!\CP|score\(5) & (!\CP|score\(7) $ (\CP|score\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000110001000001000011000100000100001100010000010000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(5),
	datab => \CP|ALT_INV_score\(6),
	datac => \CP|ALT_INV_score\(7),
	datad => \CP|ALT_INV_score\(4),
	combout => \CP|hex1|HEX0~0_combout\);

-- Location: LABCELL_X88_Y6_N36
\CP|hex1|HEX0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~1_combout\ = ( \CP|score\(6) & ( (!\CP|score\(4) & (!\CP|score\(5) & !\CP|score\(7))) # (\CP|score\(4) & (!\CP|score\(5) $ (!\CP|score\(7)))) ) ) # ( !\CP|score\(6) & ( (!\CP|score\(4)) # ((!\CP|score\(5)) # (!\CP|score\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111010011001010001001001100101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(4),
	datab => \CP|ALT_INV_score\(5),
	datad => \CP|ALT_INV_score\(7),
	dataf => \CP|ALT_INV_score\(6),
	combout => \CP|hex1|HEX0~1_combout\);

-- Location: LABCELL_X88_Y6_N39
\CP|hex1|HEX0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~2_combout\ = (!\CP|score\(6) & (((!\CP|score\(5)) # (\CP|score\(7))) # (\CP|score\(4)))) # (\CP|score\(6) & ((!\CP|score\(7)) # ((\CP|score\(4) & !\CP|score\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111110100110111111111010011011111111101001101111111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(4),
	datab => \CP|ALT_INV_score\(5),
	datac => \CP|ALT_INV_score\(6),
	datad => \CP|ALT_INV_score\(7),
	combout => \CP|hex1|HEX0~2_combout\);

-- Location: LABCELL_X88_Y6_N57
\CP|hex1|HEX0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~3_combout\ = ( \CP|score\(6) & ( (!\CP|score\(5) & ((\CP|score\(4)) # (\CP|score\(7)))) # (\CP|score\(5) & ((!\CP|score\(4)))) ) ) # ( !\CP|score\(6) & ( (!\CP|score\(7) & ((!\CP|score\(4)) # (\CP|score\(5)))) # (\CP|score\(7) & 
-- ((!\CP|score\(5)) # (\CP|score\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001011111111110100101111101011111111100000101111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(7),
	datac => \CP|ALT_INV_score\(5),
	datad => \CP|ALT_INV_score\(4),
	dataf => \CP|ALT_INV_score\(6),
	combout => \CP|hex1|HEX0~3_combout\);

-- Location: LABCELL_X88_Y6_N42
\CP|hex1|HEX0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~4_combout\ = ( \CP|score\(7) & ( ((!\CP|score\(4)) # (\CP|score\(6))) # (\CP|score\(5)) ) ) # ( !\CP|score\(7) & ( (!\CP|score\(4) & ((!\CP|score\(6)) # (\CP|score\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100000011000011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(5),
	datac => \CP|ALT_INV_score\(4),
	datad => \CP|ALT_INV_score\(6),
	dataf => \CP|ALT_INV_score\(7),
	combout => \CP|hex1|HEX0~4_combout\);

-- Location: LABCELL_X88_Y6_N27
\CP|hex1|HEX0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~5_combout\ = ( \CP|score\(6) & ( (!\CP|score\(4)) # (!\CP|score\(7) $ (\CP|score\(5))) ) ) # ( !\CP|score\(6) & ( ((!\CP|score\(4) & !\CP|score\(5))) # (\CP|score\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100001111101011110000111111111010101011111111101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_score\(4),
	datac => \CP|ALT_INV_score\(7),
	datad => \CP|ALT_INV_score\(5),
	dataf => \CP|ALT_INV_score\(6),
	combout => \CP|hex1|HEX0~5_combout\);

-- Location: LABCELL_X88_Y6_N30
\CP|hex1|HEX0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|hex1|HEX0~6_combout\ = ( \CP|score\(5) & ( (!\CP|score\(6)) # ((!\CP|score\(4)) # (\CP|score\(7))) ) ) # ( !\CP|score\(5) & ( (!\CP|score\(6) & ((\CP|score\(7)))) # (\CP|score\(6) & ((!\CP|score\(7)) # (\CP|score\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001111001100111100111111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_score\(6),
	datac => \CP|ALT_INV_score\(4),
	datad => \CP|ALT_INV_score\(7),
	dataf => \CP|ALT_INV_score\(5),
	combout => \CP|hex1|HEX0~6_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: LABCELL_X30_Y11_N0
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X30_Y11_N26
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: LABCELL_X30_Y11_N9
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: LABCELL_X30_Y11_N12
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X30_Y11_N14
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: LABCELL_X30_Y11_N15
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: FF_X30_Y11_N16
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: LABCELL_X30_Y11_N18
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~22\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~21_sumout\,
	cout => \VGA|controller|Add0~22\);

-- Location: FF_X30_Y11_N19
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: LABCELL_X30_Y11_N21
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~22\ ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~22\,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: FF_X30_Y11_N23
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: LABCELL_X30_Y11_N24
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X30_Y11_N25
\VGA|controller|xCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[8]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y11_N39
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( \VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(5) & ( (\VGA|controller|xCounter\(1) & !\VGA|controller|xCounter\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(1),
	datac => \VGA|controller|ALT_INV_xCounter\(6),
	datae => \VGA|controller|ALT_INV_xCounter\(0),
	dataf => \VGA|controller|ALT_INV_xCounter\(5),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: LABCELL_X30_Y11_N27
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\);

-- Location: FF_X30_Y11_N28
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: LABCELL_X30_Y11_N54
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) & ( (!\VGA|controller|xCounter\(7) & (\VGA|controller|xCounter\(2) & \VGA|controller|xCounter\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(7),
	datab => \VGA|controller|ALT_INV_xCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(9),
	datae => \VGA|controller|ALT_INV_xCounter\(3),
	dataf => \VGA|controller|ALT_INV_xCounter\(4),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: MLABCELL_X28_Y11_N21
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|Equal0~0_combout\ & ( (\VGA|controller|xCounter[8]~DUPLICATE_q\ & \VGA|controller|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datad => \VGA|controller|ALT_INV_Equal0~1_combout\,
	dataf => \VGA|controller|ALT_INV_Equal0~0_combout\,
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X30_Y11_N2
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: LABCELL_X30_Y11_N3
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X30_Y11_N5
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: LABCELL_X30_Y11_N6
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X30_Y11_N8
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: FF_X30_Y11_N10
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: LABCELL_X30_Y11_N48
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(4) ) ) ) # ( 
-- \VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(2) & ( (\VGA|controller|xCounter\(4) & ((\VGA|controller|xCounter\(1)) # (\VGA|controller|xCounter\(3)))) ) ) ) # ( !\VGA|controller|xCounter\(0) & ( !\VGA|controller|xCounter\(2) & ( 
-- (\VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100110001001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(3),
	datab => \VGA|controller|ALT_INV_xCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter\(1),
	datae => \VGA|controller|ALT_INV_xCounter\(0),
	dataf => \VGA|controller|ALT_INV_xCounter\(2),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: FF_X30_Y11_N17
\VGA|controller|xCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[5]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y11_N42
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) & ( ((!\VGA|controller|VGA_HS1~0_combout\ & (!\VGA|controller|xCounter\(6) & !\VGA|controller|xCounter[5]~DUPLICATE_q\)) # 
-- (\VGA|controller|VGA_HS1~0_combout\ & (\VGA|controller|xCounter\(6) & \VGA|controller|xCounter[5]~DUPLICATE_q\))) # (\VGA|controller|xCounter\(8)) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) ) ) # ( 
-- \VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) ) # ( !\VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	datab => \VGA|controller|ALT_INV_xCounter\(6),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_xCounter[5]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X30_Y11_N43
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: FF_X34_Y45_N13
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_HS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: MLABCELL_X28_Y11_N30
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: MLABCELL_X28_Y11_N33
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~2\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~1_sumout\,
	cout => \VGA|controller|Add1~2\);

-- Location: MLABCELL_X28_Y11_N36
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~2\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~2\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X28_Y11_N38
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: MLABCELL_X28_Y11_N39
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X28_Y11_N41
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: MLABCELL_X28_Y11_N42
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X28_Y11_N44
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: MLABCELL_X28_Y11_N6
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(1) & (!\VGA|controller|yCounter\(0) & (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(1),
	datab => \VGA|controller|ALT_INV_yCounter\(0),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~2_combout\);

-- Location: MLABCELL_X28_Y11_N45
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X28_Y11_N47
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: MLABCELL_X28_Y11_N48
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X28_Y11_N50
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: MLABCELL_X28_Y11_N51
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X28_Y11_N53
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: MLABCELL_X28_Y11_N54
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X28_Y11_N56
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: MLABCELL_X28_Y11_N57
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~5_sumout\);

-- Location: FF_X28_Y11_N59
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: MLABCELL_X28_Y11_N18
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(7) & ( (!\VGA|controller|yCounter\(8) & (\VGA|controller|yCounter\(9) & (!\VGA|controller|yCounter\(6) & !\VGA|controller|yCounter\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(8),
	datab => \VGA|controller|ALT_INV_yCounter\(9),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	dataf => \VGA|controller|ALT_INV_yCounter\(7),
	combout => \VGA|controller|always1~1_combout\);

-- Location: MLABCELL_X28_Y11_N12
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|xCounter[8]~DUPLICATE_q\ & ( \VGA|controller|Equal0~0_combout\ & ( (\VGA|controller|Equal0~1_combout\ & (\VGA|controller|always1~2_combout\ & \VGA|controller|always1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datab => \VGA|controller|ALT_INV_always1~2_combout\,
	datac => \VGA|controller|ALT_INV_always1~1_combout\,
	datae => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	dataf => \VGA|controller|ALT_INV_Equal0~0_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X28_Y11_N32
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: FF_X28_Y11_N35
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: MLABCELL_X28_Y11_N27
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(3) & ( (\VGA|controller|yCounter\(2) & !\VGA|controller|yCounter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(2),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~0_combout\);

-- Location: FF_X28_Y11_N52
\VGA|controller|yCounter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y11_N24
\VGA|controller|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|LessThan5~0_combout\ = ( \VGA|controller|yCounter\(6) & ( (\VGA|controller|yCounter[7]~DUPLICATE_q\ & (\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	dataf => \VGA|controller|ALT_INV_yCounter\(6),
	combout => \VGA|controller|LessThan5~0_combout\);

-- Location: MLABCELL_X28_Y11_N9
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|LessThan5~0_combout\ & ( ((!\VGA|controller|always1~0_combout\) # (!\VGA|controller|yCounter\(1) $ (\VGA|controller|yCounter\(0)))) # (\VGA|controller|yCounter\(9)) ) ) # ( 
-- !\VGA|controller|LessThan5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111100111111111111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(1),
	datab => \VGA|controller|ALT_INV_yCounter\(0),
	datac => \VGA|controller|ALT_INV_yCounter\(9),
	datad => \VGA|controller|ALT_INV_always1~0_combout\,
	dataf => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: FF_X28_Y11_N10
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: LABCELL_X33_Y23_N15
\VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS~feeder_combout\ = ( \VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X33_Y23_N16
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: FF_X30_Y11_N22
\VGA|controller|xCounter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y11_N0
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( !\VGA|controller|yCounter\(9) & ( \VGA|controller|xCounter[7]~DUPLICATE_q\ & ( (!\VGA|controller|LessThan5~0_combout\ & !\VGA|controller|xCounter\(9)) ) ) ) # ( !\VGA|controller|yCounter\(9) & ( 
-- !\VGA|controller|xCounter[7]~DUPLICATE_q\ & ( (!\VGA|controller|LessThan5~0_combout\ & ((!\VGA|controller|xCounter[8]~DUPLICATE_q\) # (!\VGA|controller|xCounter\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000000000000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	datae => \VGA|controller|ALT_INV_yCounter\(9),
	dataf => \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\,
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X28_Y11_N2
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: FF_X28_Y11_N4
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_BLANK1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: LABCELL_X27_Y11_N0
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|xCounter[7]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(1)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|xCounter[7]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(1)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((\VGA|controller|xCounter[7]~DUPLICATE_q\ & \VGA|controller|yCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter[7]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(1),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X27_Y11_N3
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter[8]~DUPLICATE_q\) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|xCounter[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X27_Y11_N6
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(1) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( 
-- \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(1) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( 
-- \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((!\VGA|controller|yCounter\(3) & (\VGA|controller|yCounter\(1) & \VGA|controller|xCounter\(9))) # (\VGA|controller|yCounter\(3) & ((\VGA|controller|xCounter\(9)) # (\VGA|controller|yCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_yCounter\(1),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X27_Y11_N9
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|yCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(2),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X27_Y11_N12
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(5) & \VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X27_Y11_N15
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE((\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X27_Y11_N18
\VGA|controller|controller_translator|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~41_sumout\ = SUM(( !\VGA|controller|yCounter[7]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~42\ = CARRY(( !\VGA|controller|yCounter[7]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~43\ = SHARE((\VGA|controller|yCounter[7]~DUPLICATE_q\ & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~41_sumout\,
	cout => \VGA|controller|controller_translator|Add1~42\,
	shareout => \VGA|controller|controller_translator|Add1~43\);

-- Location: LABCELL_X27_Y11_N21
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~43\ ) + ( \VGA|controller|controller_translator|Add1~42\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~43\ ) + ( \VGA|controller|controller_translator|Add1~42\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE((\VGA|controller|yCounter\(6) & \VGA|controller|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~42\,
	sharein => \VGA|controller|controller_translator|Add1~43\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: LABCELL_X27_Y11_N24
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( \VGA|controller|yCounter[7]~DUPLICATE_q\ ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter[7]~DUPLICATE_q\,
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X27_Y11_N48
\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout\ = ( \VGA|controller|controller_translator|Add1~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	combout => \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X27_Y11_N50
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: LABCELL_X27_Y11_N51
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\ = \VGA|VideoMemory|auto_generated|address_reg_b\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\);

-- Location: FF_X27_Y11_N52
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: FF_X27_Y8_N4
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X21_Y7_N26
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X43_Y7_N12
\DP|Y|out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(7) = ( \CP|coor\(7) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(7)))) ) ) # ( !\CP|coor\(7) & ( (\DP|Y|out\(7) & (\KEY[0]~input_o\ & !\CP|RCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y|ALT_INV_out\(7),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(7),
	combout => \DP|Y|out\(7));

-- Location: LABCELL_X51_Y6_N18
\DP|Y|out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(6) = ( \CP|coor\(6) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(6)))) ) ) # ( !\CP|coor\(6) & ( (\KEY[0]~input_o\ & (\DP|Y|out\(6) & !\CP|RCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|Y|ALT_INV_out\(6),
	datad => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(6),
	combout => \DP|Y|out\(6));

-- Location: LABCELL_X50_Y6_N9
\DP|Y|out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(5) = ( \CP|coor\(5) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(5)))) ) ) # ( !\CP|coor\(5) & ( (\KEY[0]~input_o\ & (\DP|Y|out\(5) & !\CP|RCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|Y|ALT_INV_out\(5),
	datad => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(5),
	combout => \DP|Y|out\(5));

-- Location: LABCELL_X50_Y6_N24
\DP|Y|out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(4) = ( \CP|coor\(4) & ( (\KEY[0]~input_o\ & ((\DP|Y|out\(4)) # (\CP|RCenable~combout\))) ) ) # ( !\CP|coor\(4) & ( (!\CP|RCenable~combout\ & (\DP|Y|out\(4) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datac => \DP|Y|ALT_INV_out\(4),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor\(4),
	combout => \DP|Y|out\(4));

-- Location: LABCELL_X35_Y6_N54
\DP|Y|out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(3) = ( \CP|coor\(3) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(3)))) ) ) # ( !\CP|coor\(3) & ( (\DP|Y|out\(3) & (\KEY[0]~input_o\ & !\CP|RCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y|ALT_INV_out\(3),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(3),
	combout => \DP|Y|out\(3));

-- Location: LABCELL_X35_Y6_N33
\DP|Y|out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(2) = ( \CP|coor\(2) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(2)))) ) ) # ( !\CP|coor\(2) & ( (\DP|Y|out\(2) & (!\CP|RCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|Y|ALT_INV_out\(2),
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor\(2),
	combout => \DP|Y|out\(2));

-- Location: LABCELL_X50_Y6_N42
\DP|Y|out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(1) = ( \CP|coor\(1) & ( (\KEY[0]~input_o\ & ((\CP|RCenable~combout\) # (\DP|Y|out\(1)))) ) ) # ( !\CP|coor\(1) & ( (\DP|Y|out\(1) & (!\CP|RCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y|ALT_INV_out\(1),
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor\(1),
	combout => \DP|Y|out\(1));

-- Location: LABCELL_X51_Y6_N33
\DP|Y|out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y|out\(0) = ( \CP|RCenable~combout\ & ( \CP|coor\(0) & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|RCenable~combout\ & ( \CP|coor\(0) & ( (\KEY[0]~input_o\ & \DP|Y|out\(0)) ) ) ) # ( !\CP|RCenable~combout\ & ( !\CP|coor\(0) & ( (\KEY[0]~input_o\ & 
-- \DP|Y|out\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000000000000000000010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \DP|Y|ALT_INV_out\(0),
	datae => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(0),
	combout => \DP|Y|out\(0));

-- Location: LABCELL_X35_Y6_N0
\DP|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~21_sumout\ = SUM(( \CP|RC|out\(0) ) + ( \DP|Y|out\(0) ) + ( !VCC ))
-- \DP|Add3~22\ = CARRY(( \CP|RC|out\(0) ) + ( \DP|Y|out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|Y|ALT_INV_out\(0),
	datad => \CP|RC|ALT_INV_out\(0),
	cin => GND,
	sumout => \DP|Add3~21_sumout\,
	cout => \DP|Add3~22\);

-- Location: LABCELL_X35_Y6_N3
\DP|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~25_sumout\ = SUM(( \CP|RC|out\(1) ) + ( \DP|Y|out\(1) ) + ( \DP|Add3~22\ ))
-- \DP|Add3~26\ = CARRY(( \CP|RC|out\(1) ) + ( \DP|Y|out\(1) ) + ( \DP|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(1),
	datac => \DP|Y|ALT_INV_out\(1),
	cin => \DP|Add3~22\,
	sumout => \DP|Add3~25_sumout\,
	cout => \DP|Add3~26\);

-- Location: LABCELL_X35_Y6_N6
\DP|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~29_sumout\ = SUM(( \CP|RC|out\(2) ) + ( \DP|Y|out\(2) ) + ( \DP|Add3~26\ ))
-- \DP|Add3~30\ = CARRY(( \CP|RC|out\(2) ) + ( \DP|Y|out\(2) ) + ( \DP|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(2),
	datac => \DP|Y|ALT_INV_out\(2),
	cin => \DP|Add3~26\,
	sumout => \DP|Add3~29_sumout\,
	cout => \DP|Add3~30\);

-- Location: LABCELL_X35_Y6_N9
\DP|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~17_sumout\ = SUM(( \DP|Y|out\(3) ) + ( \CP|RC|out\(3) ) + ( \DP|Add3~30\ ))
-- \DP|Add3~18\ = CARRY(( \DP|Y|out\(3) ) + ( \CP|RC|out\(3) ) + ( \DP|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(3),
	datad => \DP|Y|ALT_INV_out\(3),
	cin => \DP|Add3~30\,
	sumout => \DP|Add3~17_sumout\,
	cout => \DP|Add3~18\);

-- Location: LABCELL_X35_Y6_N12
\DP|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~9_sumout\ = SUM(( \CP|RC|out\(4) ) + ( \DP|Y|out\(4) ) + ( \DP|Add3~18\ ))
-- \DP|Add3~10\ = CARRY(( \CP|RC|out\(4) ) + ( \DP|Y|out\(4) ) + ( \DP|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|Y|ALT_INV_out\(4),
	datad => \CP|RC|ALT_INV_out\(4),
	cin => \DP|Add3~18\,
	sumout => \DP|Add3~9_sumout\,
	cout => \DP|Add3~10\);

-- Location: LABCELL_X35_Y6_N15
\DP|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~1_sumout\ = SUM(( \DP|Y|out\(5) ) + ( GND ) + ( \DP|Add3~10\ ))
-- \DP|Add3~2\ = CARRY(( \DP|Y|out\(5) ) + ( GND ) + ( \DP|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \DP|Y|ALT_INV_out\(5),
	cin => \DP|Add3~10\,
	sumout => \DP|Add3~1_sumout\,
	cout => \DP|Add3~2\);

-- Location: LABCELL_X35_Y6_N18
\DP|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~13_sumout\ = SUM(( \DP|Y|out\(6) ) + ( GND ) + ( \DP|Add3~2\ ))
-- \DP|Add3~14\ = CARRY(( \DP|Y|out\(6) ) + ( GND ) + ( \DP|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \DP|Y|ALT_INV_out\(6),
	cin => \DP|Add3~2\,
	sumout => \DP|Add3~13_sumout\,
	cout => \DP|Add3~14\);

-- Location: LABCELL_X35_Y6_N21
\DP|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add3~5_sumout\ = SUM(( \DP|Y|out\(7) ) + ( GND ) + ( \DP|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|Y|ALT_INV_out\(7),
	cin => \DP|Add3~14\,
	sumout => \DP|Add3~5_sumout\);

-- Location: LABCELL_X29_Y8_N21
\DP|y_out[7]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~18_combout\ = ( \DP|Add3~5_sumout\ & ( (!\DP|x_out[8]~0_combout\) # (\CP|BufferCounter|out\(7)) ) ) # ( !\DP|Add3~5_sumout\ & ( (\DP|x_out[8]~0_combout\ & \CP|BufferCounter|out\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_x_out[8]~0_combout\,
	datad => \CP|BufferCounter|ALT_INV_out\(7),
	dataf => \DP|ALT_INV_Add3~5_sumout\,
	combout => \DP|y_out[7]~18_combout\);

-- Location: LABCELL_X29_Y8_N48
\DP|y_out[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~0_combout\ = ( !\CP|RCenable~combout\ & ( \CP|LSCenable~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \DP|y_out[7]~0_combout\);

-- Location: LABCELL_X36_Y8_N42
\DP|Y_LS|out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(7) = ( \CP|coor_LS\(7) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|Y_LS|out\(7)))) ) ) # ( !\CP|coor_LS\(7) & ( (\DP|Y_LS|out\(7) & (!\CP|LSCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y_LS|ALT_INV_out\(7),
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor_LS\(7),
	combout => \DP|Y_LS|out\(7));

-- Location: LABCELL_X36_Y5_N15
\DP|Y_LS|out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(6) = ( \CP|coor_LS\(6) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|Y_LS|out\(6)))) ) ) # ( !\CP|coor_LS\(6) & ( (\KEY[0]~input_o\ & (\DP|Y_LS|out\(6) & !\CP|LSCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|Y_LS|ALT_INV_out\(6),
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_coor_LS\(6),
	combout => \DP|Y_LS|out\(6));

-- Location: LABCELL_X37_Y4_N0
\DP|Y_LS|out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(5) = ( \CP|coor_LS\(5) & ( (\KEY[0]~input_o\ & ((\DP|Y_LS|out\(5)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(5) & ( (\KEY[0]~input_o\ & (!\CP|LSCenable~combout\ & \DP|Y_LS|out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \DP|Y_LS|ALT_INV_out\(5),
	dataf => \CP|ALT_INV_coor_LS\(5),
	combout => \DP|Y_LS|out\(5));

-- Location: LABCELL_X36_Y5_N30
\DP|Y_LS|out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(4) = ( \CP|coor_LS\(4) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|Y_LS|out\(4)))) ) ) # ( !\CP|coor_LS\(4) & ( (\DP|Y_LS|out\(4) & (!\CP|LSCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y_LS|ALT_INV_out\(4),
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor_LS\(4),
	combout => \DP|Y_LS|out\(4));

-- Location: LABCELL_X36_Y5_N54
\DP|Y_LS|out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(3) = ( \CP|coor_LS\(3) & ( (\KEY[0]~input_o\ & ((\DP|Y_LS|out\(3)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(3) & ( (\KEY[0]~input_o\ & (!\CP|LSCenable~combout\ & \DP|Y_LS|out\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \DP|Y_LS|ALT_INV_out\(3),
	dataf => \CP|ALT_INV_coor_LS\(3),
	combout => \DP|Y_LS|out\(3));

-- Location: LABCELL_X36_Y6_N39
\DP|Y_LS|out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(2) = ( \DP|Y_LS|out\(2) & ( (\KEY[0]~input_o\ & ((!\CP|LSCenable~combout\) # (\CP|coor_LS\(2)))) ) ) # ( !\DP|Y_LS|out\(2) & ( (\CP|LSCenable~combout\ & (\KEY[0]~input_o\ & \CP|coor_LS\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|ALT_INV_coor_LS\(2),
	dataf => \DP|Y_LS|ALT_INV_out\(2),
	combout => \DP|Y_LS|out\(2));

-- Location: LABCELL_X36_Y6_N45
\DP|Y_LS|out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(1) = ( \KEY[0]~input_o\ & ( (!\CP|LSCenable~combout\ & (\DP|Y_LS|out\(1))) # (\CP|LSCenable~combout\ & ((\CP|coor_LS\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|Y_LS|ALT_INV_out\(1),
	datad => \CP|ALT_INV_coor_LS\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|Y_LS|out\(1));

-- Location: LABCELL_X37_Y6_N15
\DP|Y_LS|out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Y_LS|out\(0) = ( \CP|coor_LS\(0) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|Y_LS|out\(0)))) ) ) # ( !\CP|coor_LS\(0) & ( (\KEY[0]~input_o\ & (\DP|Y_LS|out\(0) & !\CP|LSCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|Y_LS|ALT_INV_out\(0),
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_coor_LS\(0),
	combout => \DP|Y_LS|out\(0));

-- Location: LABCELL_X36_Y6_N0
\DP|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~21_sumout\ = SUM(( \CP|LScounter|out\(0) ) + ( \DP|Y_LS|out\(0) ) + ( !VCC ))
-- \DP|Add5~22\ = CARRY(( \CP|LScounter|out\(0) ) + ( \DP|Y_LS|out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y_LS|ALT_INV_out\(0),
	datac => \CP|LScounter|ALT_INV_out\(0),
	cin => GND,
	sumout => \DP|Add5~21_sumout\,
	cout => \DP|Add5~22\);

-- Location: LABCELL_X36_Y6_N3
\DP|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~25_sumout\ = SUM(( \DP|Y_LS|out\(1) ) + ( \CP|LScounter|out\(1) ) + ( \DP|Add5~22\ ))
-- \DP|Add5~26\ = CARRY(( \DP|Y_LS|out\(1) ) + ( \CP|LScounter|out\(1) ) + ( \DP|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(1),
	datad => \DP|Y_LS|ALT_INV_out\(1),
	cin => \DP|Add5~22\,
	sumout => \DP|Add5~25_sumout\,
	cout => \DP|Add5~26\);

-- Location: LABCELL_X36_Y6_N6
\DP|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~29_sumout\ = SUM(( \CP|LScounter|out\(2) ) + ( \DP|Y_LS|out\(2) ) + ( \DP|Add5~26\ ))
-- \DP|Add5~30\ = CARRY(( \CP|LScounter|out\(2) ) + ( \DP|Y_LS|out\(2) ) + ( \DP|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y_LS|ALT_INV_out\(2),
	datad => \CP|LScounter|ALT_INV_out\(2),
	cin => \DP|Add5~26\,
	sumout => \DP|Add5~29_sumout\,
	cout => \DP|Add5~30\);

-- Location: LABCELL_X36_Y6_N9
\DP|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~17_sumout\ = SUM(( \CP|LScounter|out\(3) ) + ( \DP|Y_LS|out\(3) ) + ( \DP|Add5~30\ ))
-- \DP|Add5~18\ = CARRY(( \CP|LScounter|out\(3) ) + ( \DP|Y_LS|out\(3) ) + ( \DP|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|Y_LS|ALT_INV_out\(3),
	datac => \CP|LScounter|ALT_INV_out\(3),
	cin => \DP|Add5~30\,
	sumout => \DP|Add5~17_sumout\,
	cout => \DP|Add5~18\);

-- Location: LABCELL_X36_Y6_N12
\DP|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~9_sumout\ = SUM(( \CP|LScounter|out\(4) ) + ( \DP|Y_LS|out\(4) ) + ( \DP|Add5~18\ ))
-- \DP|Add5~10\ = CARRY(( \CP|LScounter|out\(4) ) + ( \DP|Y_LS|out\(4) ) + ( \DP|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y_LS|ALT_INV_out\(4),
	datad => \CP|LScounter|ALT_INV_out\(4),
	cin => \DP|Add5~18\,
	sumout => \DP|Add5~9_sumout\,
	cout => \DP|Add5~10\);

-- Location: LABCELL_X36_Y6_N15
\DP|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~1_sumout\ = SUM(( \DP|Y_LS|out\(5) ) + ( GND ) + ( \DP|Add5~10\ ))
-- \DP|Add5~2\ = CARRY(( \DP|Y_LS|out\(5) ) + ( GND ) + ( \DP|Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \DP|Y_LS|ALT_INV_out\(5),
	cin => \DP|Add5~10\,
	sumout => \DP|Add5~1_sumout\,
	cout => \DP|Add5~2\);

-- Location: LABCELL_X36_Y6_N18
\DP|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~13_sumout\ = SUM(( \DP|Y_LS|out\(6) ) + ( GND ) + ( \DP|Add5~2\ ))
-- \DP|Add5~14\ = CARRY(( \DP|Y_LS|out\(6) ) + ( GND ) + ( \DP|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|Y_LS|ALT_INV_out\(6),
	cin => \DP|Add5~2\,
	sumout => \DP|Add5~13_sumout\,
	cout => \DP|Add5~14\);

-- Location: LABCELL_X36_Y6_N21
\DP|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add5~5_sumout\ = SUM(( \DP|Y_LS|out\(7) ) + ( GND ) + ( \DP|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|Y_LS|ALT_INV_out\(7),
	cin => \DP|Add5~14\,
	sumout => \DP|Add5~5_sumout\);

-- Location: LABCELL_X29_Y8_N24
\DP|y_out[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~1_combout\ = ( \CP|LSCenable~combout\ & ( \CP|WideOr13~combout\ & ( !\CP|RCenable~combout\ ) ) ) # ( !\CP|LSCenable~combout\ & ( \CP|WideOr13~combout\ & ( (!\CP|currentState.displayState_944~combout\ & 
-- (!\CP|currentState.gameOverState_1040~combout\ & (!\CP|currentState.display_AfterReset_872~combout\ & !\CP|RCenable~combout\))) ) ) ) # ( \CP|LSCenable~combout\ & ( !\CP|WideOr13~combout\ & ( !\CP|RCenable~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000010000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datab => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datad => \CP|ALT_INV_RCenable~combout\,
	datae => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \DP|y_out[7]~1_combout\);

-- Location: LABCELL_X29_Y8_N42
\DP|y_out[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~7_combout\ = ( \CP|WideOr13~combout\ & ( \DP|y_out[7]~1_combout\ & ( (!\DP|y_out[7]~0_combout\) # (\DP|Add5~5_sumout\) ) ) ) # ( !\CP|WideOr13~combout\ & ( \DP|y_out[7]~1_combout\ & ( \CP|BGC|out\(7) ) ) ) # ( \CP|WideOr13~combout\ & ( 
-- !\DP|y_out[7]~1_combout\ & ( (!\DP|y_out[7]~0_combout\ & (\DP|y_out[7]~18_combout\)) # (\DP|y_out[7]~0_combout\ & ((\DP|Add5~5_sumout\))) ) ) ) # ( !\CP|WideOr13~combout\ & ( !\DP|y_out[7]~1_combout\ & ( \CP|BGC|out\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100000011111101010101010101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(7),
	datab => \DP|ALT_INV_y_out[7]~18_combout\,
	datac => \DP|ALT_INV_y_out[7]~0_combout\,
	datad => \DP|ALT_INV_Add5~5_sumout\,
	datae => \CP|ALT_INV_WideOr13~combout\,
	dataf => \DP|ALT_INV_y_out[7]~1_combout\,
	combout => \DP|y_out[7]~7_combout\);

-- Location: LABCELL_X35_Y6_N45
\DP|y_out[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~4_combout\ = ( \DP|Y|out\(2) & ( \DP|Y|out\(4) ) ) # ( !\DP|Y|out\(2) & ( (\DP|Y|out\(4) & ((\DP|Y|out\(3)) # (\DP|Y|out\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y|ALT_INV_out\(1),
	datac => \DP|Y|ALT_INV_out\(3),
	datad => \DP|Y|ALT_INV_out\(4),
	dataf => \DP|Y|ALT_INV_out\(2),
	combout => \DP|y_out[7]~4_combout\);

-- Location: LABCELL_X35_Y6_N30
\DP|y_out[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~5_combout\ = ( \DP|Y|out\(7) & ( (\DP|Y|out\(6) & ((\DP|y_out[7]~4_combout\) # (\DP|Y|out\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|Y|ALT_INV_out\(6),
	datac => \DP|Y|ALT_INV_out\(5),
	datad => \DP|ALT_INV_y_out[7]~4_combout\,
	dataf => \DP|Y|ALT_INV_out\(7),
	combout => \DP|y_out[7]~5_combout\);

-- Location: LABCELL_X36_Y6_N33
\DP|y_out[7]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~19_combout\ = ( \DP|Y_LS|out\(4) & ( \DP|Y_LS|out\(3) & ( \DP|Y_LS|out\(6) ) ) ) # ( !\DP|Y_LS|out\(4) & ( \DP|Y_LS|out\(3) & ( (\DP|Y_LS|out\(5) & \DP|Y_LS|out\(6)) ) ) ) # ( \DP|Y_LS|out\(4) & ( !\DP|Y_LS|out\(3) & ( (\DP|Y_LS|out\(6) & 
-- (((\DP|Y_LS|out\(1)) # (\DP|Y_LS|out\(2))) # (\DP|Y_LS|out\(5)))) ) ) ) # ( !\DP|Y_LS|out\(4) & ( !\DP|Y_LS|out\(3) & ( (\DP|Y_LS|out\(5) & \DP|Y_LS|out\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000111111100000000010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|Y_LS|ALT_INV_out\(5),
	datab => \DP|Y_LS|ALT_INV_out\(2),
	datac => \DP|Y_LS|ALT_INV_out\(1),
	datad => \DP|Y_LS|ALT_INV_out\(6),
	datae => \DP|Y_LS|ALT_INV_out\(4),
	dataf => \DP|Y_LS|ALT_INV_out\(3),
	combout => \DP|y_out[7]~19_combout\);

-- Location: LABCELL_X36_Y8_N36
\DP|y_out[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~20_combout\ = ( \DP|y_out[7]~19_combout\ & ( \DP|Y_LS|out\(7) & ( ((!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|currentState.displayState_944~combout\ & !\CP|BCenable~combout\))) # (\CP|LSCenable~combout\) ) ) ) # ( 
-- !\DP|y_out[7]~19_combout\ & ( \DP|Y_LS|out\(7) & ( (!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|LSCenable~combout\ & (!\CP|currentState.displayState_944~combout\ & !\CP|BCenable~combout\))) ) ) ) # ( \DP|y_out[7]~19_combout\ & ( 
-- !\DP|Y_LS|out\(7) & ( (!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|LSCenable~combout\ & (!\CP|currentState.displayState_944~combout\ & !\CP|BCenable~combout\))) ) ) ) # ( !\DP|y_out[7]~19_combout\ & ( !\DP|Y_LS|out\(7) & ( 
-- (!\CP|currentState.display_AfterReset_872~combout\ & (!\CP|LSCenable~combout\ & (!\CP|currentState.displayState_944~combout\ & !\CP|BCenable~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ALT_INV_currentState.displayState_944~combout\,
	datad => \CP|ALT_INV_BCenable~combout\,
	datae => \DP|ALT_INV_y_out[7]~19_combout\,
	dataf => \DP|Y_LS|ALT_INV_out\(7),
	combout => \DP|y_out[7]~20_combout\);

-- Location: LABCELL_X30_Y8_N48
\DP|y_out[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[7]~6_combout\ = ( \CP|RCenable~combout\ & ( \DP|y_out[7]~20_combout\ & ( (!\CP|WideOr13~combout\) # (!\DP|y_out[7]~5_combout\) ) ) ) # ( !\CP|RCenable~combout\ & ( \DP|y_out[7]~20_combout\ & ( (!\CP|WideOr13~combout\) # ((!\CP|LSCenable~combout\ 
-- & \CP|currentState.gameOverState_1040~combout\)) ) ) ) # ( \CP|RCenable~combout\ & ( !\DP|y_out[7]~20_combout\ & ( (!\CP|WideOr13~combout\) # (!\DP|y_out[7]~5_combout\) ) ) ) # ( !\CP|RCenable~combout\ & ( !\DP|y_out[7]~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111000011110010111100101111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datab => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \DP|ALT_INV_y_out[7]~5_combout\,
	datae => \CP|ALT_INV_RCenable~combout\,
	dataf => \DP|ALT_INV_y_out[7]~20_combout\,
	combout => \DP|y_out[7]~6_combout\);

-- Location: LABCELL_X29_Y8_N15
\DP|y_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(7) = ( \DP|y_out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( \DP|y_out[7]~7_combout\ ) ) ) # ( !\DP|y_out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( \DP|y_out\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[7]~7_combout\,
	datac => \DP|ALT_INV_y_out\(7),
	datae => \DP|ALT_INV_y_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(7));

-- Location: LABCELL_X35_Y6_N48
\DP|y_out[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[6]~11_combout\ = ( \CP|BufferCounter|out\(6) & ( \DP|Add5~13_sumout\ & ( (!\CP|RCenable~combout\) # (\DP|Add3~13_sumout\) ) ) ) # ( !\CP|BufferCounter|out\(6) & ( \DP|Add5~13_sumout\ & ( (!\CP|RCenable~combout\ & (\CP|LSCenable~combout\)) # 
-- (\CP|RCenable~combout\ & ((\DP|Add3~13_sumout\))) ) ) ) # ( \CP|BufferCounter|out\(6) & ( !\DP|Add5~13_sumout\ & ( (!\CP|RCenable~combout\ & (!\CP|LSCenable~combout\)) # (\CP|RCenable~combout\ & ((\DP|Add3~13_sumout\))) ) ) ) # ( 
-- !\CP|BufferCounter|out\(6) & ( !\DP|Add5~13_sumout\ & ( (\CP|RCenable~combout\ & \DP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010111000101101000111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \DP|ALT_INV_Add3~13_sumout\,
	datae => \CP|BufferCounter|ALT_INV_out\(6),
	dataf => \DP|ALT_INV_Add5~13_sumout\,
	combout => \DP|y_out[6]~11_combout\);

-- Location: LABCELL_X37_Y8_N3
\DP|x_out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[0]~4_combout\ = ( !\CP|currentState.display_AfterReset_872~combout\ & ( (!\CP|currentState.displayState_944~combout\ & (\DP|x_out[8]~0_combout\ & !\CP|currentState.gameOverState_1040~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_currentState.displayState_944~combout\,
	datac => \DP|ALT_INV_x_out[8]~0_combout\,
	datad => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	dataf => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	combout => \DP|x_out[0]~4_combout\);

-- Location: LABCELL_X31_Y8_N21
\DP|y_out[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[6]~10_combout\ = ( \CP|bcounter|out\(3) & ( !\CP|bcounter|out\(5) & ( (!\CP|bcounter|out\(2) & !\CP|bcounter|out\(4)) ) ) ) # ( !\CP|bcounter|out\(3) & ( !\CP|bcounter|out\(5) & ( !\CP|bcounter|out\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(2),
	datad => \CP|bcounter|ALT_INV_out\(4),
	datae => \CP|bcounter|ALT_INV_out\(3),
	dataf => \CP|bcounter|ALT_INV_out\(5),
	combout => \DP|y_out[6]~10_combout\);

-- Location: LABCELL_X30_Y8_N57
\DP|y_out[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[6]~12_combout\ = ( \DP|y_out[6]~10_combout\ & ( \CP|WideOr13~combout\ & ( (\DP|y_out[6]~11_combout\ & !\DP|x_out[0]~4_combout\) ) ) ) # ( !\DP|y_out[6]~10_combout\ & ( \CP|WideOr13~combout\ & ( (\DP|x_out[0]~4_combout\) # 
-- (\DP|y_out[6]~11_combout\) ) ) ) # ( \DP|y_out[6]~10_combout\ & ( !\CP|WideOr13~combout\ & ( \CP|BGC|out\(6) ) ) ) # ( !\DP|y_out[6]~10_combout\ & ( !\CP|WideOr13~combout\ & ( \CP|BGC|out\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out[6]~11_combout\,
	datac => \CP|BGC|ALT_INV_out\(6),
	datad => \DP|ALT_INV_x_out[0]~4_combout\,
	datae => \DP|ALT_INV_y_out[6]~10_combout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \DP|y_out[6]~12_combout\);

-- Location: LABCELL_X30_Y8_N39
\DP|y_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(6) = ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\ & ((\DP|y_out\(6)))) # (\DP|y_out[7]~6_combout\ & (\DP|y_out[6]~12_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out[6]~12_combout\,
	datac => \DP|ALT_INV_y_out\(6),
	datad => \DP|ALT_INV_y_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(6));

-- Location: LABCELL_X36_Y6_N51
\DP|y_out[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[5]~2_combout\ = ( \DP|Add3~1_sumout\ & ( ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(5)))) # (\CP|LSCenable~combout\ & (\DP|Add5~1_sumout\))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add3~1_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(5)))) # (\CP|LSCenable~combout\ & (\DP|Add5~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|ALT_INV_Add5~1_sumout\,
	datad => \CP|BufferCounter|ALT_INV_out\(5),
	dataf => \DP|ALT_INV_Add3~1_sumout\,
	combout => \DP|y_out[5]~2_combout\);

-- Location: LABCELL_X31_Y8_N48
\DP|Add7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add7~0_combout\ = ( \CP|bcounter|out\(5) & ( (!\CP|bcounter|out\(4) & ((!\CP|bcounter|out\(2)) # (!\CP|bcounter|out\(3)))) ) ) # ( !\CP|bcounter|out\(5) & ( ((\CP|bcounter|out\(2) & \CP|bcounter|out\(3))) # (\CP|bcounter|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111110101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(4),
	datac => \CP|bcounter|ALT_INV_out\(2),
	datad => \CP|bcounter|ALT_INV_out\(3),
	dataf => \CP|bcounter|ALT_INV_out\(5),
	combout => \DP|Add7~0_combout\);

-- Location: LABCELL_X31_Y8_N9
\DP|y_out[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[5]~3_combout\ = ( \DP|Add7~0_combout\ & ( (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(5))))) # (\CP|WideOr13~combout\ & (!\DP|x_out[0]~4_combout\ & (\DP|y_out[5]~2_combout\))) ) ) # ( !\DP|Add7~0_combout\ & ( (!\CP|WideOr13~combout\ & 
-- (((\CP|BGC|out\(5))))) # (\CP|WideOr13~combout\ & (((\DP|y_out[5]~2_combout\)) # (\DP|x_out[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111011111000100111101111100000010110011100000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[0]~4_combout\,
	datab => \CP|ALT_INV_WideOr13~combout\,
	datac => \DP|ALT_INV_y_out[5]~2_combout\,
	datad => \CP|BGC|ALT_INV_out\(5),
	dataf => \DP|ALT_INV_Add7~0_combout\,
	combout => \DP|y_out[5]~3_combout\);

-- Location: LABCELL_X31_Y8_N39
\DP|y_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(5) = ( \DP|y_out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( \DP|y_out[5]~3_combout\ ) ) ) # ( !\DP|y_out[7]~6_combout\ & ( \KEY[0]~input_o\ & ( \DP|y_out\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[5]~3_combout\,
	datac => \DP|ALT_INV_y_out\(5),
	datae => \DP|ALT_INV_y_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(5));

-- Location: LABCELL_X35_Y6_N27
\DP|y_out[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[4]~8_combout\ = ( \CP|BufferCounter|out\(4) & ( \DP|Add5~9_sumout\ & ( (!\CP|RCenable~combout\) # (\DP|Add3~9_sumout\) ) ) ) # ( !\CP|BufferCounter|out\(4) & ( \DP|Add5~9_sumout\ & ( (!\CP|RCenable~combout\ & (\CP|LSCenable~combout\)) # 
-- (\CP|RCenable~combout\ & ((\DP|Add3~9_sumout\))) ) ) ) # ( \CP|BufferCounter|out\(4) & ( !\DP|Add5~9_sumout\ & ( (!\CP|RCenable~combout\ & (!\CP|LSCenable~combout\)) # (\CP|RCenable~combout\ & ((\DP|Add3~9_sumout\))) ) ) ) # ( !\CP|BufferCounter|out\(4) & 
-- ( !\DP|Add5~9_sumout\ & ( (\CP|RCenable~combout\ & \DP|Add3~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010111000101101000111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \DP|ALT_INV_Add3~9_sumout\,
	datae => \CP|BufferCounter|ALT_INV_out\(4),
	dataf => \DP|ALT_INV_Add5~9_sumout\,
	combout => \DP|y_out[4]~8_combout\);

-- Location: LABCELL_X31_Y8_N57
\DP|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add7~1_combout\ = ( \CP|bcounter|out\(3) & ( !\CP|bcounter|out\(4) $ (!\CP|bcounter|out\(2)) ) ) # ( !\CP|bcounter|out\(3) & ( \CP|bcounter|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(4),
	datad => \CP|bcounter|ALT_INV_out\(2),
	dataf => \CP|bcounter|ALT_INV_out\(3),
	combout => \DP|Add7~1_combout\);

-- Location: LABCELL_X31_Y8_N6
\DP|y_out[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[4]~9_combout\ = ( \CP|BGC|out\(4) & ( (!\CP|WideOr13~combout\) # ((!\DP|x_out[0]~4_combout\ & (\DP|y_out[4]~8_combout\)) # (\DP|x_out[0]~4_combout\ & ((!\DP|Add7~1_combout\)))) ) ) # ( !\CP|BGC|out\(4) & ( (\CP|WideOr13~combout\ & 
-- ((!\DP|x_out[0]~4_combout\ & (\DP|y_out[4]~8_combout\)) # (\DP|x_out[0]~4_combout\ & ((!\DP|Add7~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001011011111110011101101111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[0]~4_combout\,
	datab => \CP|ALT_INV_WideOr13~combout\,
	datac => \DP|ALT_INV_y_out[4]~8_combout\,
	datad => \DP|ALT_INV_Add7~1_combout\,
	dataf => \CP|BGC|ALT_INV_out\(4),
	combout => \DP|y_out[4]~9_combout\);

-- Location: LABCELL_X31_Y8_N54
\DP|y_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(4) = ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\ & ((\DP|y_out\(4)))) # (\DP|y_out[7]~6_combout\ & (\DP|y_out[4]~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[4]~9_combout\,
	datac => \DP|ALT_INV_y_out\(4),
	datad => \DP|ALT_INV_y_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(4));

-- Location: LABCELL_X36_Y6_N48
\DP|y_out[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[3]~16_combout\ = ( \DP|Add3~17_sumout\ & ( ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(3))) # (\CP|LSCenable~combout\ & ((\DP|Add5~17_sumout\)))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add3~17_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(3))) # (\CP|LSCenable~combout\ & ((\DP|Add5~17_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|BufferCounter|ALT_INV_out\(3),
	datad => \DP|ALT_INV_Add5~17_sumout\,
	dataf => \DP|ALT_INV_Add3~17_sumout\,
	combout => \DP|y_out[3]~16_combout\);

-- Location: LABCELL_X31_Y8_N27
\DP|y_out[3]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[3]~17_combout\ = ( \CP|bcounter|out\(2) & ( \CP|WideOr13~combout\ & ( (!\DP|x_out[0]~4_combout\ & (\DP|y_out[3]~16_combout\)) # (\DP|x_out[0]~4_combout\ & ((!\CP|bcounter|out\(3)))) ) ) ) # ( !\CP|bcounter|out\(2) & ( \CP|WideOr13~combout\ & ( 
-- (!\DP|x_out[0]~4_combout\ & (\DP|y_out[3]~16_combout\)) # (\DP|x_out[0]~4_combout\ & ((\CP|bcounter|out\(3)))) ) ) ) # ( \CP|bcounter|out\(2) & ( !\CP|WideOr13~combout\ & ( \CP|BGC|out\(3) ) ) ) # ( !\CP|bcounter|out\(2) & ( !\CP|WideOr13~combout\ & ( 
-- \CP|BGC|out\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011000011110011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(3),
	datab => \DP|ALT_INV_y_out[3]~16_combout\,
	datac => \CP|bcounter|ALT_INV_out\(3),
	datad => \DP|ALT_INV_x_out[0]~4_combout\,
	datae => \CP|bcounter|ALT_INV_out\(2),
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \DP|y_out[3]~17_combout\);

-- Location: LABCELL_X31_Y8_N3
\DP|y_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(3) = ( \DP|y_out\(3) & ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\) # (\DP|y_out[3]~17_combout\) ) ) ) # ( !\DP|y_out\(3) & ( \KEY[0]~input_o\ & ( (\DP|y_out[3]~17_combout\ & \DP|y_out[7]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[3]~17_combout\,
	datac => \DP|ALT_INV_y_out[7]~6_combout\,
	datae => \DP|ALT_INV_y_out\(3),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(3));

-- Location: LABCELL_X36_Y6_N42
\DP|y_out[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[2]~25_combout\ = ( \DP|Add3~29_sumout\ & ( ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(2)))) # (\CP|LSCenable~combout\ & (\DP|Add5~29_sumout\))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add3~29_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(2)))) # (\CP|LSCenable~combout\ & (\DP|Add5~29_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datab => \DP|ALT_INV_Add5~29_sumout\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \CP|BufferCounter|ALT_INV_out\(2),
	dataf => \DP|ALT_INV_Add3~29_sumout\,
	combout => \DP|y_out[2]~25_combout\);

-- Location: LABCELL_X36_Y8_N6
\DP|y_out[2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[2]~26_combout\ = ( \DP|y_out[2]~25_combout\ & ( (!\DP|x_out[8]~0_combout\) # ((!\CP|bcounter|out\(2)) # (\CP|currentState.displayState_944~combout\)) ) ) # ( !\DP|y_out[2]~25_combout\ & ( (\DP|x_out[8]~0_combout\ & 
-- (!\CP|currentState.displayState_944~combout\ & !\CP|bcounter|out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_x_out[8]~0_combout\,
	datac => \CP|ALT_INV_currentState.displayState_944~combout\,
	datad => \CP|bcounter|ALT_INV_out\(2),
	dataf => \DP|ALT_INV_y_out[2]~25_combout\,
	combout => \DP|y_out[2]~26_combout\);

-- Location: LABCELL_X36_Y8_N54
\DP|y_out[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[2]~15_combout\ = ( \CP|WideOr13~combout\ & ( \CP|currentState.gameOverState_1040~combout\ & ( \DP|y_out[2]~25_combout\ ) ) ) # ( !\CP|WideOr13~combout\ & ( \CP|currentState.gameOverState_1040~combout\ & ( \CP|BGC|out\(2) ) ) ) # ( 
-- \CP|WideOr13~combout\ & ( !\CP|currentState.gameOverState_1040~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & (\DP|y_out[2]~26_combout\)) # (\CP|currentState.display_AfterReset_872~combout\ & ((\DP|y_out[2]~25_combout\))) ) ) ) # ( 
-- !\CP|WideOr13~combout\ & ( !\CP|currentState.gameOverState_1040~combout\ & ( \CP|BGC|out\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001000100111011100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datab => \DP|ALT_INV_y_out[2]~26_combout\,
	datac => \CP|BGC|ALT_INV_out\(2),
	datad => \DP|ALT_INV_y_out[2]~25_combout\,
	datae => \CP|ALT_INV_WideOr13~combout\,
	dataf => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	combout => \DP|y_out[2]~15_combout\);

-- Location: LABCELL_X30_Y8_N45
\DP|y_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(2) = ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\ & ((\DP|y_out\(2)))) # (\DP|y_out[7]~6_combout\ & (\DP|y_out[2]~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out[2]~15_combout\,
	datac => \DP|ALT_INV_y_out[7]~6_combout\,
	datad => \DP|ALT_INV_y_out\(2),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(2));

-- Location: LABCELL_X36_Y6_N36
\DP|y_out[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[1]~23_combout\ = ( \DP|Add3~25_sumout\ & ( ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(1))) # (\CP|LSCenable~combout\ & ((\DP|Add5~25_sumout\)))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add3~25_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(1))) # (\CP|LSCenable~combout\ & ((\DP|Add5~25_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(1),
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|ALT_INV_Add5~25_sumout\,
	dataf => \DP|ALT_INV_Add3~25_sumout\,
	combout => \DP|y_out[1]~23_combout\);

-- Location: LABCELL_X36_Y8_N30
\DP|y_out[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[1]~24_combout\ = ( \CP|bcounter|out\(1) & ( \DP|y_out[1]~23_combout\ ) ) # ( !\CP|bcounter|out\(1) & ( \DP|y_out[1]~23_combout\ & ( (!\DP|x_out[8]~0_combout\) # (\CP|currentState.displayState_944~combout\) ) ) ) # ( \CP|bcounter|out\(1) & ( 
-- !\DP|y_out[1]~23_combout\ & ( (!\CP|currentState.displayState_944~combout\ & \DP|x_out[8]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101011111111010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datad => \DP|ALT_INV_x_out[8]~0_combout\,
	datae => \CP|bcounter|ALT_INV_out\(1),
	dataf => \DP|ALT_INV_y_out[1]~23_combout\,
	combout => \DP|y_out[1]~24_combout\);

-- Location: LABCELL_X36_Y8_N12
\DP|y_out[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[1]~14_combout\ = ( \CP|WideOr13~combout\ & ( \CP|BGC|out\(1) & ( (!\CP|currentState.gameOverState_1040~combout\ & ((!\CP|currentState.display_AfterReset_872~combout\ & (\DP|y_out[1]~24_combout\)) # 
-- (\CP|currentState.display_AfterReset_872~combout\ & ((\DP|y_out[1]~23_combout\))))) # (\CP|currentState.gameOverState_1040~combout\ & (((\DP|y_out[1]~23_combout\)))) ) ) ) # ( !\CP|WideOr13~combout\ & ( \CP|BGC|out\(1) ) ) # ( \CP|WideOr13~combout\ & ( 
-- !\CP|BGC|out\(1) & ( (!\CP|currentState.gameOverState_1040~combout\ & ((!\CP|currentState.display_AfterReset_872~combout\ & (\DP|y_out[1]~24_combout\)) # (\CP|currentState.display_AfterReset_872~combout\ & ((\DP|y_out[1]~23_combout\))))) # 
-- (\CP|currentState.gameOverState_1040~combout\ & (((\DP|y_out[1]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001001110000111111111111111111110010011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datab => \DP|ALT_INV_y_out[1]~24_combout\,
	datac => \DP|ALT_INV_y_out[1]~23_combout\,
	datad => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datae => \CP|ALT_INV_WideOr13~combout\,
	dataf => \CP|BGC|ALT_INV_out\(1),
	combout => \DP|y_out[1]~14_combout\);

-- Location: LABCELL_X30_Y8_N42
\DP|y_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(1) = ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\ & ((\DP|y_out\(1)))) # (\DP|y_out[7]~6_combout\ & (\DP|y_out[1]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[1]~14_combout\,
	datac => \DP|ALT_INV_y_out[7]~6_combout\,
	datad => \DP|ALT_INV_y_out\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(1));

-- Location: LABCELL_X29_Y8_N18
\DP|y_out[0]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[0]~21_combout\ = ( \DP|Add3~21_sumout\ & ( ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(0))) # (\CP|LSCenable~combout\ & ((\DP|Add5~21_sumout\)))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add3~21_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & (\CP|BufferCounter|out\(0))) # (\CP|LSCenable~combout\ & ((\DP|Add5~21_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000000111000001001111011111110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(0),
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|ALT_INV_Add5~21_sumout\,
	dataf => \DP|ALT_INV_Add3~21_sumout\,
	combout => \DP|y_out[0]~21_combout\);

-- Location: LABCELL_X29_Y8_N6
\DP|y_out[0]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[0]~22_combout\ = ( \DP|y_out[0]~21_combout\ & ( ((!\DP|x_out[8]~0_combout\) # (\CP|bcounter|out\(0))) # (\CP|currentState.displayState_944~combout\) ) ) # ( !\DP|y_out[0]~21_combout\ & ( (!\CP|currentState.displayState_944~combout\ & 
-- (\DP|x_out[8]~0_combout\ & \CP|bcounter|out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.displayState_944~combout\,
	datac => \DP|ALT_INV_x_out[8]~0_combout\,
	datad => \CP|bcounter|ALT_INV_out\(0),
	dataf => \DP|ALT_INV_y_out[0]~21_combout\,
	combout => \DP|y_out[0]~22_combout\);

-- Location: LABCELL_X29_Y8_N30
\DP|y_out[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out[0]~13_combout\ = ( \CP|BGC|out\(0) & ( \CP|WideOr13~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & ((!\CP|currentState.gameOverState_1040~combout\ & (\DP|y_out[0]~22_combout\)) # (\CP|currentState.gameOverState_1040~combout\ & 
-- ((\DP|y_out[0]~21_combout\))))) # (\CP|currentState.display_AfterReset_872~combout\ & (((\DP|y_out[0]~21_combout\)))) ) ) ) # ( !\CP|BGC|out\(0) & ( \CP|WideOr13~combout\ & ( (!\CP|currentState.display_AfterReset_872~combout\ & 
-- ((!\CP|currentState.gameOverState_1040~combout\ & (\DP|y_out[0]~22_combout\)) # (\CP|currentState.gameOverState_1040~combout\ & ((\DP|y_out[0]~21_combout\))))) # (\CP|currentState.display_AfterReset_872~combout\ & (((\DP|y_out[0]~21_combout\)))) ) ) ) # ( 
-- \CP|BGC|out\(0) & ( !\CP|WideOr13~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010011001100110101001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out[0]~22_combout\,
	datab => \DP|ALT_INV_y_out[0]~21_combout\,
	datac => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datad => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datae => \CP|BGC|ALT_INV_out\(0),
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \DP|y_out[0]~13_combout\);

-- Location: LABCELL_X29_Y8_N9
\DP|y_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|y_out\(0) = ( \KEY[0]~input_o\ & ( (!\DP|y_out[7]~6_combout\ & ((\DP|y_out\(0)))) # (\DP|y_out[7]~6_combout\ & (\DP|y_out[0]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out[0]~13_combout\,
	datac => \DP|ALT_INV_y_out\(0),
	datad => \DP|ALT_INV_y_out[7]~6_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|y_out\(0));

-- Location: LABCELL_X43_Y6_N6
\DP|X|out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(8) = ( \DP|X|out\(8) & ( (\KEY[0]~input_o\ & ((!\CP|RCenable~combout\) # (\CP|coor\(16)))) ) ) # ( !\DP|X|out\(8) & ( (\CP|coor\(16) & (\CP|RCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(16),
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \DP|X|ALT_INV_out\(8),
	combout => \DP|X|out\(8));

-- Location: LABCELL_X43_Y6_N21
\DP|X|out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(7) = ( \KEY[0]~input_o\ & ( (!\CP|RCenable~combout\ & ((\DP|X|out\(7)))) # (\CP|RCenable~combout\ & (\CP|coor\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(15),
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|X|ALT_INV_out\(7),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|X|out\(7));

-- Location: LABCELL_X43_Y7_N18
\DP|X|out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(6) = ( \DP|X|out\(6) & ( (\KEY[0]~input_o\ & ((!\CP|RCenable~combout\) # (\CP|coor\(14)))) ) ) # ( !\DP|X|out\(6) & ( (\CP|coor\(14) & (\KEY[0]~input_o\ & \CP|RCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(14),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|ALT_INV_RCenable~combout\,
	dataf => \DP|X|ALT_INV_out\(6),
	combout => \DP|X|out\(6));

-- Location: LABCELL_X43_Y6_N0
\DP|X|out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(5) = ( \CP|coor\(13) & ( (\KEY[0]~input_o\ & ((\DP|X|out\(5)) # (\CP|RCenable~combout\))) ) ) # ( !\CP|coor\(13) & ( (\KEY[0]~input_o\ & (!\CP|RCenable~combout\ & \DP|X|out\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|X|ALT_INV_out\(5),
	dataf => \CP|ALT_INV_coor\(13),
	combout => \DP|X|out\(5));

-- Location: LABCELL_X43_Y6_N18
\DP|X|out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(4) = ( \CP|RCenable~combout\ & ( (\CP|coor\(12) & \KEY[0]~input_o\) ) ) # ( !\CP|RCenable~combout\ & ( (\DP|X|out\(4) & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(12),
	datac => \DP|X|ALT_INV_out\(4),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \DP|X|out\(4));

-- Location: LABCELL_X42_Y7_N15
\DP|X|out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(3) = ( \CP|coor\(11) & ( (\KEY[0]~input_o\ & ((\DP|X|out\(3)) # (\CP|RCenable~combout\))) ) ) # ( !\CP|coor\(11) & ( (!\CP|RCenable~combout\ & (\DP|X|out\(3) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datac => \DP|X|ALT_INV_out\(3),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor\(11),
	combout => \DP|X|out\(3));

-- Location: LABCELL_X43_Y6_N3
\DP|X|out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(2) = ( \CP|coor\(10) & ( (\KEY[0]~input_o\ & ((\DP|X|out\(2)) # (\CP|RCenable~combout\))) ) ) # ( !\CP|coor\(10) & ( (\KEY[0]~input_o\ & (!\CP|RCenable~combout\ & \DP|X|out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|X|ALT_INV_out\(2),
	dataf => \CP|ALT_INV_coor\(10),
	combout => \DP|X|out\(2));

-- Location: LABCELL_X43_Y7_N21
\DP|X|out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(1) = ( \CP|coor\(9) & ( (\KEY[0]~input_o\ & ((\DP|X|out\(1)) # (\CP|RCenable~combout\))) ) ) # ( !\CP|coor\(9) & ( (\KEY[0]~input_o\ & (!\CP|RCenable~combout\ & \DP|X|out\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|X|ALT_INV_out\(1),
	dataf => \CP|ALT_INV_coor\(9),
	combout => \DP|X|out\(1));

-- Location: LABCELL_X42_Y7_N9
\DP|X|out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X|out\(0) = ( \CP|RCenable~combout\ & ( \CP|coor\(8) & ( \KEY[0]~input_o\ ) ) ) # ( !\CP|RCenable~combout\ & ( \CP|coor\(8) & ( (\KEY[0]~input_o\ & \DP|X|out\(0)) ) ) ) # ( !\CP|RCenable~combout\ & ( !\CP|coor\(8) & ( (\KEY[0]~input_o\ & 
-- \DP|X|out\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|X|ALT_INV_out\(0),
	datae => \CP|ALT_INV_RCenable~combout\,
	dataf => \CP|ALT_INV_coor\(8),
	combout => \DP|X|out\(0));

-- Location: LABCELL_X42_Y7_N30
\DP|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~13_sumout\ = SUM(( \CP|RC|out\(5) ) + ( \DP|X|out\(0) ) + ( !VCC ))
-- \DP|Add2~14\ = CARRY(( \CP|RC|out\(5) ) + ( \DP|X|out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|X|ALT_INV_out\(0),
	datad => \CP|RC|ALT_INV_out\(5),
	cin => GND,
	sumout => \DP|Add2~13_sumout\,
	cout => \DP|Add2~14\);

-- Location: LABCELL_X42_Y7_N33
\DP|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~17_sumout\ = SUM(( \DP|X|out\(1) ) + ( \CP|RC|out\(6) ) + ( \DP|Add2~14\ ))
-- \DP|Add2~18\ = CARRY(( \DP|X|out\(1) ) + ( \CP|RC|out\(6) ) + ( \DP|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(6),
	datad => \DP|X|ALT_INV_out\(1),
	cin => \DP|Add2~14\,
	sumout => \DP|Add2~17_sumout\,
	cout => \DP|Add2~18\);

-- Location: LABCELL_X42_Y7_N36
\DP|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~21_sumout\ = SUM(( \DP|X|out\(2) ) + ( \CP|RC|out\(7) ) + ( \DP|Add2~18\ ))
-- \DP|Add2~22\ = CARRY(( \DP|X|out\(2) ) + ( \CP|RC|out\(7) ) + ( \DP|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(7),
	datad => \DP|X|ALT_INV_out\(2),
	cin => \DP|Add2~18\,
	sumout => \DP|Add2~21_sumout\,
	cout => \DP|Add2~22\);

-- Location: LABCELL_X42_Y7_N39
\DP|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~25_sumout\ = SUM(( \CP|RC|out\(8) ) + ( \DP|X|out\(3) ) + ( \DP|Add2~22\ ))
-- \DP|Add2~26\ = CARRY(( \CP|RC|out\(8) ) + ( \DP|X|out\(3) ) + ( \DP|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X|ALT_INV_out\(3),
	datad => \CP|RC|ALT_INV_out\(8),
	cin => \DP|Add2~22\,
	sumout => \DP|Add2~25_sumout\,
	cout => \DP|Add2~26\);

-- Location: LABCELL_X42_Y7_N42
\DP|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~29_sumout\ = SUM(( \CP|RC|out\(9) ) + ( \DP|X|out\(4) ) + ( \DP|Add2~26\ ))
-- \DP|Add2~30\ = CARRY(( \CP|RC|out\(9) ) + ( \DP|X|out\(4) ) + ( \DP|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X|ALT_INV_out\(4),
	datad => \CP|RC|ALT_INV_out\(9),
	cin => \DP|Add2~26\,
	sumout => \DP|Add2~29_sumout\,
	cout => \DP|Add2~30\);

-- Location: LABCELL_X42_Y7_N45
\DP|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~33_sumout\ = SUM(( \DP|X|out\(5) ) + ( GND ) + ( \DP|Add2~30\ ))
-- \DP|Add2~34\ = CARRY(( \DP|X|out\(5) ) + ( GND ) + ( \DP|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \DP|X|ALT_INV_out\(5),
	cin => \DP|Add2~30\,
	sumout => \DP|Add2~33_sumout\,
	cout => \DP|Add2~34\);

-- Location: LABCELL_X42_Y7_N48
\DP|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~9_sumout\ = SUM(( \DP|X|out\(6) ) + ( GND ) + ( \DP|Add2~34\ ))
-- \DP|Add2~10\ = CARRY(( \DP|X|out\(6) ) + ( GND ) + ( \DP|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X|ALT_INV_out\(6),
	cin => \DP|Add2~34\,
	sumout => \DP|Add2~9_sumout\,
	cout => \DP|Add2~10\);

-- Location: LABCELL_X42_Y7_N51
\DP|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~5_sumout\ = SUM(( \DP|X|out\(7) ) + ( GND ) + ( \DP|Add2~10\ ))
-- \DP|Add2~6\ = CARRY(( \DP|X|out\(7) ) + ( GND ) + ( \DP|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X|ALT_INV_out\(7),
	cin => \DP|Add2~10\,
	sumout => \DP|Add2~5_sumout\,
	cout => \DP|Add2~6\);

-- Location: LABCELL_X42_Y7_N54
\DP|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add2~1_sumout\ = SUM(( \DP|X|out\(8) ) + ( GND ) + ( \DP|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|X|ALT_INV_out\(8),
	cin => \DP|Add2~6\,
	sumout => \DP|Add2~1_sumout\);

-- Location: LABCELL_X29_Y7_N0
\DP|x_out[8]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[8]~19_combout\ = ( \DP|Add2~1_sumout\ & ( \CP|LSCenable~combout\ & ( \CP|RCenable~combout\ ) ) ) # ( \DP|Add2~1_sumout\ & ( !\CP|LSCenable~combout\ & ( (\CP|BufferCounter|out\(16)) # (\CP|RCenable~combout\) ) ) ) # ( !\DP|Add2~1_sumout\ & ( 
-- !\CP|LSCenable~combout\ & ( (!\CP|RCenable~combout\ & \CP|BufferCounter|out\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|BufferCounter|ALT_INV_out\(16),
	datae => \DP|ALT_INV_Add2~1_sumout\,
	dataf => \CP|ALT_INV_LSCenable~combout\,
	combout => \DP|x_out[8]~19_combout\);

-- Location: MLABCELL_X34_Y7_N6
\DP|X_LS|out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(8) = ( \DP|X_LS|out\(8) & ( (\KEY[0]~input_o\ & ((!\CP|LSCenable~combout\) # (\CP|coor_LS\(16)))) ) ) # ( !\DP|X_LS|out\(8) & ( (\CP|coor_LS\(16) & (\CP|LSCenable~combout\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor_LS\(16),
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \DP|X_LS|ALT_INV_out\(8),
	combout => \DP|X_LS|out\(8));

-- Location: LABCELL_X35_Y5_N27
\DP|X_LS|out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(7) = ( \CP|coor_LS\(15) & ( (\KEY[0]~input_o\ & ((\DP|X_LS|out\(7)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(15) & ( (!\CP|LSCenable~combout\ & (\KEY[0]~input_o\ & \DP|X_LS|out\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|X_LS|ALT_INV_out\(7),
	dataf => \CP|ALT_INV_coor_LS\(15),
	combout => \DP|X_LS|out\(7));

-- Location: LABCELL_X35_Y5_N24
\DP|X_LS|out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(6) = ( \CP|coor_LS\(14) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|X_LS|out\(6)))) ) ) # ( !\CP|coor_LS\(14) & ( (\KEY[0]~input_o\ & (\DP|X_LS|out\(6) & !\CP|LSCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|X_LS|ALT_INV_out\(6),
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_coor_LS\(14),
	combout => \DP|X_LS|out\(6));

-- Location: LABCELL_X35_Y5_N51
\DP|X_LS|out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(5) = ( \DP|X_LS|out\(5) & ( (\KEY[0]~input_o\ & ((!\CP|LSCenable~combout\) # (\CP|coor_LS\(13)))) ) ) # ( !\DP|X_LS|out\(5) & ( (\CP|coor_LS\(13) & (\KEY[0]~input_o\ & \CP|LSCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor_LS\(13),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \DP|X_LS|ALT_INV_out\(5),
	combout => \DP|X_LS|out\(5));

-- Location: LABCELL_X35_Y5_N45
\DP|X_LS|out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(4) = ( \CP|coor_LS\(12) & ( (\KEY[0]~input_o\ & ((\DP|X_LS|out\(4)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(12) & ( (!\CP|LSCenable~combout\ & (\DP|X_LS|out\(4) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|X_LS|ALT_INV_out\(4),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor_LS\(12),
	combout => \DP|X_LS|out\(4));

-- Location: MLABCELL_X34_Y7_N15
\DP|X_LS|out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(3) = ( \CP|coor_LS\(11) & ( (\KEY[0]~input_o\ & ((\DP|X_LS|out\(3)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(11) & ( (!\CP|LSCenable~combout\ & (\DP|X_LS|out\(3) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|X_LS|ALT_INV_out\(3),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor_LS\(11),
	combout => \DP|X_LS|out\(3));

-- Location: LABCELL_X35_Y7_N12
\DP|X_LS|out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(2) = ( \CP|coor_LS\(10) & ( (\KEY[0]~input_o\ & ((\CP|LSCenable~combout\) # (\DP|X_LS|out\(2)))) ) ) # ( !\CP|coor_LS\(10) & ( (\KEY[0]~input_o\ & (\DP|X_LS|out\(2) & !\CP|LSCenable~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|X_LS|ALT_INV_out\(2),
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ALT_INV_coor_LS\(10),
	combout => \DP|X_LS|out\(2));

-- Location: LABCELL_X35_Y7_N18
\DP|X_LS|out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(1) = ( \KEY[0]~input_o\ & ( (!\CP|LSCenable~combout\ & ((\DP|X_LS|out\(1)))) # (\CP|LSCenable~combout\ & (\CP|coor_LS\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor_LS\(9),
	datac => \DP|X_LS|ALT_INV_out\(1),
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \DP|X_LS|out\(1));

-- Location: LABCELL_X36_Y7_N51
\DP|X_LS|out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|X_LS|out\(0) = ( \CP|coor_LS\(8) & ( (\KEY[0]~input_o\ & ((\DP|X_LS|out\(0)) # (\CP|LSCenable~combout\))) ) ) # ( !\CP|coor_LS\(8) & ( (!\CP|LSCenable~combout\ & (\DP|X_LS|out\(0) & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|X_LS|ALT_INV_out\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \CP|ALT_INV_coor_LS\(8),
	combout => \DP|X_LS|out\(0));

-- Location: LABCELL_X35_Y7_N30
\DP|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~13_sumout\ = SUM(( \DP|X_LS|out\(0) ) + ( \CP|LScounter|out\(5) ) + ( !VCC ))
-- \DP|Add4~14\ = CARRY(( \DP|X_LS|out\(0) ) + ( \CP|LScounter|out\(5) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(5),
	datad => \DP|X_LS|ALT_INV_out\(0),
	cin => GND,
	sumout => \DP|Add4~13_sumout\,
	cout => \DP|Add4~14\);

-- Location: LABCELL_X35_Y7_N33
\DP|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~17_sumout\ = SUM(( \CP|LScounter|out\(6) ) + ( \DP|X_LS|out\(1) ) + ( \DP|Add4~14\ ))
-- \DP|Add4~18\ = CARRY(( \CP|LScounter|out\(6) ) + ( \DP|X_LS|out\(1) ) + ( \DP|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|X_LS|ALT_INV_out\(1),
	datac => \CP|LScounter|ALT_INV_out\(6),
	cin => \DP|Add4~14\,
	sumout => \DP|Add4~17_sumout\,
	cout => \DP|Add4~18\);

-- Location: LABCELL_X35_Y7_N36
\DP|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~21_sumout\ = SUM(( \DP|X_LS|out\(2) ) + ( \CP|LScounter|out\(7) ) + ( \DP|Add4~18\ ))
-- \DP|Add4~22\ = CARRY(( \DP|X_LS|out\(2) ) + ( \CP|LScounter|out\(7) ) + ( \DP|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|X_LS|ALT_INV_out\(2),
	dataf => \CP|LScounter|ALT_INV_out\(7),
	cin => \DP|Add4~18\,
	sumout => \DP|Add4~21_sumout\,
	cout => \DP|Add4~22\);

-- Location: LABCELL_X35_Y7_N39
\DP|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~25_sumout\ = SUM(( \CP|LScounter|out\(8) ) + ( \DP|X_LS|out\(3) ) + ( \DP|Add4~22\ ))
-- \DP|Add4~26\ = CARRY(( \CP|LScounter|out\(8) ) + ( \DP|X_LS|out\(3) ) + ( \DP|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(8),
	datac => \DP|X_LS|ALT_INV_out\(3),
	cin => \DP|Add4~22\,
	sumout => \DP|Add4~25_sumout\,
	cout => \DP|Add4~26\);

-- Location: LABCELL_X35_Y7_N42
\DP|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~29_sumout\ = SUM(( \DP|X_LS|out\(4) ) + ( \CP|LScounter|out\(9) ) + ( \DP|Add4~26\ ))
-- \DP|Add4~30\ = CARRY(( \DP|X_LS|out\(4) ) + ( \CP|LScounter|out\(9) ) + ( \DP|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(9),
	datad => \DP|X_LS|ALT_INV_out\(4),
	cin => \DP|Add4~26\,
	sumout => \DP|Add4~29_sumout\,
	cout => \DP|Add4~30\);

-- Location: LABCELL_X35_Y7_N45
\DP|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~33_sumout\ = SUM(( \DP|X_LS|out\(5) ) + ( GND ) + ( \DP|Add4~30\ ))
-- \DP|Add4~34\ = CARRY(( \DP|X_LS|out\(5) ) + ( GND ) + ( \DP|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X_LS|ALT_INV_out\(5),
	cin => \DP|Add4~30\,
	sumout => \DP|Add4~33_sumout\,
	cout => \DP|Add4~34\);

-- Location: LABCELL_X35_Y7_N48
\DP|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~9_sumout\ = SUM(( \DP|X_LS|out\(6) ) + ( GND ) + ( \DP|Add4~34\ ))
-- \DP|Add4~10\ = CARRY(( \DP|X_LS|out\(6) ) + ( GND ) + ( \DP|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X_LS|ALT_INV_out\(6),
	cin => \DP|Add4~34\,
	sumout => \DP|Add4~9_sumout\,
	cout => \DP|Add4~10\);

-- Location: LABCELL_X35_Y7_N51
\DP|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~5_sumout\ = SUM(( \DP|X_LS|out\(7) ) + ( GND ) + ( \DP|Add4~10\ ))
-- \DP|Add4~6\ = CARRY(( \DP|X_LS|out\(7) ) + ( GND ) + ( \DP|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X_LS|ALT_INV_out\(7),
	cin => \DP|Add4~10\,
	sumout => \DP|Add4~5_sumout\,
	cout => \DP|Add4~6\);

-- Location: LABCELL_X35_Y7_N54
\DP|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add4~1_sumout\ = SUM(( \DP|X_LS|out\(8) ) + ( GND ) + ( \DP|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|X_LS|ALT_INV_out\(8),
	cin => \DP|Add4~6\,
	sumout => \DP|Add4~1_sumout\);

-- Location: LABCELL_X29_Y8_N0
\DP|x_out[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[8]~1_combout\ = ( \CP|BGC|out\(16) & ( \DP|y_out[7]~0_combout\ & ( ((!\CP|WideOr13~combout\) # ((\DP|x_out[8]~19_combout\ & !\DP|y_out[7]~1_combout\))) # (\DP|Add4~1_sumout\) ) ) ) # ( !\CP|BGC|out\(16) & ( \DP|y_out[7]~0_combout\ & ( 
-- (\CP|WideOr13~combout\ & (((\DP|x_out[8]~19_combout\ & !\DP|y_out[7]~1_combout\)) # (\DP|Add4~1_sumout\))) ) ) ) # ( \CP|BGC|out\(16) & ( !\DP|y_out[7]~0_combout\ & ( (!\CP|WideOr13~combout\) # ((\DP|x_out[8]~19_combout\ & !\DP|y_out[7]~1_combout\)) ) ) ) 
-- # ( !\CP|BGC|out\(16) & ( !\DP|y_out[7]~0_combout\ & ( (\DP|x_out[8]~19_combout\ & (!\DP|y_out[7]~1_combout\ & \CP|WideOr13~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100111111110100010000000000010011111111111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[8]~19_combout\,
	datab => \DP|ALT_INV_y_out[7]~1_combout\,
	datac => \DP|ALT_INV_Add4~1_sumout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	datae => \CP|BGC|ALT_INV_out\(16),
	dataf => \DP|ALT_INV_y_out[7]~0_combout\,
	combout => \DP|x_out[8]~1_combout\);

-- Location: LABCELL_X36_Y7_N42
\DP|x_out[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[8]~2_combout\ = ( \CP|BCenable~combout\ & ( \CP|currentState.displayState_944~combout\ ) ) # ( !\CP|BCenable~combout\ & ( \CP|currentState.displayState_944~combout\ ) ) # ( \CP|BCenable~combout\ & ( !\CP|currentState.displayState_944~combout\ ) 
-- ) # ( !\CP|BCenable~combout\ & ( !\CP|currentState.displayState_944~combout\ & ( (!\CP|WideOr13~combout\) # (((!\DP|x_out[8]~0_combout\) # (\CP|currentState.gameOverState_1040~combout\)) # (\CP|currentState.display_AfterReset_872~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \DP|ALT_INV_x_out[8]~0_combout\,
	datad => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	datae => \CP|ALT_INV_BCenable~combout\,
	dataf => \CP|ALT_INV_currentState.displayState_944~combout\,
	combout => \DP|x_out[8]~2_combout\);

-- Location: LABCELL_X29_Y8_N54
\DP|x_out[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(8) = ( \DP|x_out\(8) & ( \DP|x_out[8]~2_combout\ & ( (\DP|x_out[8]~1_combout\ & \KEY[0]~input_o\) ) ) ) # ( !\DP|x_out\(8) & ( \DP|x_out[8]~2_combout\ & ( (\DP|x_out[8]~1_combout\ & \KEY[0]~input_o\) ) ) ) # ( \DP|x_out\(8) & ( 
-- !\DP|x_out[8]~2_combout\ & ( \KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_x_out[8]~1_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \DP|ALT_INV_x_out\(8),
	dataf => \DP|ALT_INV_x_out[8]~2_combout\,
	combout => \DP|x_out\(8));

-- Location: LABCELL_X33_Y8_N42
\DP|x_out[7]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[7]~20_combout\ = ( \DP|Add2~5_sumout\ & ( (!\DP|x_out[8]~0_combout\) # (\CP|BufferCounter|out\(15)) ) ) # ( !\DP|Add2~5_sumout\ & ( (\DP|x_out[8]~0_combout\ & \CP|BufferCounter|out\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[8]~0_combout\,
	datab => \CP|BufferCounter|ALT_INV_out\(15),
	datae => \DP|ALT_INV_Add2~5_sumout\,
	combout => \DP|x_out[7]~20_combout\);

-- Location: LABCELL_X29_Y8_N36
\DP|x_out[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[7]~3_combout\ = ( \DP|Add4~5_sumout\ & ( \DP|y_out[7]~0_combout\ & ( (\CP|BGC|out\(15)) # (\CP|WideOr13~combout\) ) ) ) # ( !\DP|Add4~5_sumout\ & ( \DP|y_out[7]~0_combout\ & ( (!\CP|WideOr13~combout\ & \CP|BGC|out\(15)) ) ) ) # ( 
-- \DP|Add4~5_sumout\ & ( !\DP|y_out[7]~0_combout\ & ( (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(15))))) # (\CP|WideOr13~combout\ & (((\DP|y_out[7]~1_combout\)) # (\DP|x_out[7]~20_combout\))) ) ) ) # ( !\DP|Add4~5_sumout\ & ( !\DP|y_out[7]~0_combout\ & ( 
-- (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(15))))) # (\CP|WideOr13~combout\ & (((\DP|y_out[7]~1_combout\)) # (\DP|x_out[7]~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111110111000001111111011100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[7]~20_combout\,
	datab => \DP|ALT_INV_y_out[7]~1_combout\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|BGC|ALT_INV_out\(15),
	datae => \DP|ALT_INV_Add4~5_sumout\,
	dataf => \DP|ALT_INV_y_out[7]~0_combout\,
	combout => \DP|x_out[7]~3_combout\);

-- Location: LABCELL_X29_Y8_N51
\DP|x_out[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(7) = ( \DP|x_out[8]~2_combout\ & ( (\DP|x_out[7]~3_combout\ & \KEY[0]~input_o\) ) ) # ( !\DP|x_out[8]~2_combout\ & ( (\DP|x_out\(7) & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out\(7),
	datab => \DP|ALT_INV_x_out[7]~3_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \DP|ALT_INV_x_out[8]~2_combout\,
	combout => \DP|x_out\(7));

-- Location: MLABCELL_X34_Y7_N3
\DP|x_out[6]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[6]~21_combout\ = ( \DP|Add4~9_sumout\ & ( \DP|Add2~9_sumout\ & ( ((\CP|BufferCounter|out\(14)) # (\CP|LSCenable~combout\)) # (\CP|RCenable~combout\) ) ) ) # ( !\DP|Add4~9_sumout\ & ( \DP|Add2~9_sumout\ & ( ((!\CP|LSCenable~combout\ & 
-- \CP|BufferCounter|out\(14))) # (\CP|RCenable~combout\) ) ) ) # ( \DP|Add4~9_sumout\ & ( !\DP|Add2~9_sumout\ & ( (!\CP|RCenable~combout\ & ((\CP|BufferCounter|out\(14)) # (\CP|LSCenable~combout\))) ) ) ) # ( !\DP|Add4~9_sumout\ & ( !\DP|Add2~9_sumout\ & ( 
-- (!\CP|RCenable~combout\ & (!\CP|LSCenable~combout\ & \CP|BufferCounter|out\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000011001100110000110011111100110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \CP|BufferCounter|ALT_INV_out\(14),
	datae => \DP|ALT_INV_Add4~9_sumout\,
	dataf => \DP|ALT_INV_Add2~9_sumout\,
	combout => \DP|x_out[6]~21_combout\);

-- Location: LABCELL_X35_Y9_N39
\DP|x_out[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[6]~5_combout\ = ( \CP|bcounter|out\(11) & ( (\CP|bcounter|out\(7) & (\CP|bcounter|out\(9) & (\CP|bcounter|out\(8) & \CP|bcounter|out\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(7),
	datab => \CP|bcounter|ALT_INV_out\(9),
	datac => \CP|bcounter|ALT_INV_out\(8),
	datad => \CP|bcounter|ALT_INV_out\(10),
	dataf => \CP|bcounter|ALT_INV_out\(11),
	combout => \DP|x_out[6]~5_combout\);

-- Location: LABCELL_X36_Y7_N57
\DP|x_out[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[6]~22_combout\ = ( \DP|x_out[6]~21_combout\ & ( ((!\DP|x_out[8]~0_combout\) # (\CP|currentState.displayState_944~combout\)) # (\DP|x_out[6]~5_combout\) ) ) # ( !\DP|x_out[6]~21_combout\ & ( (\DP|x_out[6]~5_combout\ & (\DP|x_out[8]~0_combout\ & 
-- !\CP|currentState.displayState_944~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101011111111100000101000000001111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[6]~5_combout\,
	datac => \DP|ALT_INV_x_out[8]~0_combout\,
	datad => \CP|ALT_INV_currentState.displayState_944~combout\,
	datae => \DP|ALT_INV_x_out[6]~21_combout\,
	combout => \DP|x_out[6]~22_combout\);

-- Location: LABCELL_X36_Y7_N18
\DP|x_out[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[6]~6_combout\ = ( \CP|BGC|out\(14) & ( \CP|currentState.gameOverState_1040~combout\ & ( (!\CP|WideOr13~combout\) # (\DP|x_out[6]~21_combout\) ) ) ) # ( !\CP|BGC|out\(14) & ( \CP|currentState.gameOverState_1040~combout\ & ( (\CP|WideOr13~combout\ 
-- & \DP|x_out[6]~21_combout\) ) ) ) # ( \CP|BGC|out\(14) & ( !\CP|currentState.gameOverState_1040~combout\ & ( (!\CP|WideOr13~combout\) # ((!\CP|currentState.display_AfterReset_872~combout\ & ((\DP|x_out[6]~22_combout\))) # 
-- (\CP|currentState.display_AfterReset_872~combout\ & (\DP|x_out[6]~21_combout\))) ) ) ) # ( !\CP|BGC|out\(14) & ( !\CP|currentState.gameOverState_1040~combout\ & ( (\CP|WideOr13~combout\ & ((!\CP|currentState.display_AfterReset_872~combout\ & 
-- ((\DP|x_out[6]~22_combout\))) # (\CP|currentState.display_AfterReset_872~combout\ & (\DP|x_out[6]~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101101010111110111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \CP|ALT_INV_currentState.display_AfterReset_872~combout\,
	datac => \DP|ALT_INV_x_out[6]~21_combout\,
	datad => \DP|ALT_INV_x_out[6]~22_combout\,
	datae => \CP|BGC|ALT_INV_out\(14),
	dataf => \CP|ALT_INV_currentState.gameOverState_1040~combout\,
	combout => \DP|x_out[6]~6_combout\);

-- Location: LABCELL_X36_Y7_N27
\DP|x_out[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(6) = ( \DP|x_out[8]~2_combout\ & ( (\KEY[0]~input_o\ & \DP|x_out[6]~6_combout\) ) ) # ( !\DP|x_out[8]~2_combout\ & ( (\KEY[0]~input_o\ & \DP|x_out\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|ALT_INV_x_out[6]~6_combout\,
	datad => \DP|ALT_INV_x_out\(6),
	dataf => \DP|ALT_INV_x_out[8]~2_combout\,
	combout => \DP|x_out\(6));

-- Location: MLABCELL_X28_Y8_N0
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( !\DP|y_out\(0) $ (!\DP|x_out\(6)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( !\DP|y_out\(0) $ (!\DP|x_out\(6)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~19\ = SHARE((\DP|y_out\(0) & \DP|x_out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_y_out\(0),
	datad => \DP|ALT_INV_x_out\(6),
	cin => GND,
	sharein => GND,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\,
	shareout => \VGA|user_input_translator|Add1~19\);

-- Location: MLABCELL_X28_Y8_N3
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( !\DP|y_out\(1) $ (!\DP|x_out\(7)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~22\ = CARRY(( !\DP|y_out\(1) $ (!\DP|x_out\(7)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~23\ = SHARE((\DP|y_out\(1) & \DP|x_out\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_y_out\(1),
	datad => \DP|ALT_INV_x_out\(7),
	cin => \VGA|user_input_translator|Add1~18\,
	sharein => \VGA|user_input_translator|Add1~19\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\,
	cout => \VGA|user_input_translator|Add1~22\,
	shareout => \VGA|user_input_translator|Add1~23\);

-- Location: MLABCELL_X28_Y8_N6
\VGA|user_input_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~25_sumout\ = SUM(( !\DP|y_out\(2) $ (!\DP|y_out\(0) $ (\DP|x_out\(8))) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~26\ = CARRY(( !\DP|y_out\(2) $ (!\DP|y_out\(0) $ (\DP|x_out\(8))) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~27\ = SHARE((!\DP|y_out\(2) & (\DP|y_out\(0) & \DP|x_out\(8))) # (\DP|y_out\(2) & ((\DP|x_out\(8)) # (\DP|y_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(2),
	datac => \DP|ALT_INV_y_out\(0),
	datad => \DP|ALT_INV_x_out\(8),
	cin => \VGA|user_input_translator|Add1~22\,
	sharein => \VGA|user_input_translator|Add1~23\,
	sumout => \VGA|user_input_translator|Add1~25_sumout\,
	cout => \VGA|user_input_translator|Add1~26\,
	shareout => \VGA|user_input_translator|Add1~27\);

-- Location: MLABCELL_X28_Y8_N9
\VGA|user_input_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~29_sumout\ = SUM(( !\DP|y_out\(1) $ (!\DP|y_out\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~30\ = CARRY(( !\DP|y_out\(1) $ (!\DP|y_out\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~31\ = SHARE((\DP|y_out\(1) & \DP|y_out\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(1),
	datac => \DP|ALT_INV_y_out\(3),
	cin => \VGA|user_input_translator|Add1~26\,
	sharein => \VGA|user_input_translator|Add1~27\,
	sumout => \VGA|user_input_translator|Add1~29_sumout\,
	cout => \VGA|user_input_translator|Add1~30\,
	shareout => \VGA|user_input_translator|Add1~31\);

-- Location: MLABCELL_X28_Y8_N12
\VGA|user_input_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~33_sumout\ = SUM(( !\DP|y_out\(2) $ (!\DP|y_out\(4)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~34\ = CARRY(( !\DP|y_out\(2) $ (!\DP|y_out\(4)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~35\ = SHARE((\DP|y_out\(2) & \DP|y_out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(2),
	datad => \DP|ALT_INV_y_out\(4),
	cin => \VGA|user_input_translator|Add1~30\,
	sharein => \VGA|user_input_translator|Add1~31\,
	sumout => \VGA|user_input_translator|Add1~33_sumout\,
	cout => \VGA|user_input_translator|Add1~34\,
	shareout => \VGA|user_input_translator|Add1~35\);

-- Location: MLABCELL_X28_Y8_N15
\VGA|user_input_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~37_sumout\ = SUM(( !\DP|y_out\(3) $ (!\DP|y_out\(5)) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~38\ = CARRY(( !\DP|y_out\(3) $ (!\DP|y_out\(5)) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~39\ = SHARE((\DP|y_out\(3) & \DP|y_out\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(3),
	datac => \DP|ALT_INV_y_out\(5),
	cin => \VGA|user_input_translator|Add1~34\,
	sharein => \VGA|user_input_translator|Add1~35\,
	sumout => \VGA|user_input_translator|Add1~37_sumout\,
	cout => \VGA|user_input_translator|Add1~38\,
	shareout => \VGA|user_input_translator|Add1~39\);

-- Location: MLABCELL_X28_Y8_N18
\VGA|user_input_translator|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~41_sumout\ = SUM(( !\DP|y_out\(4) $ (!\DP|y_out\(6)) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~42\ = CARRY(( !\DP|y_out\(4) $ (!\DP|y_out\(6)) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~43\ = SHARE((\DP|y_out\(4) & \DP|y_out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(4),
	datad => \DP|ALT_INV_y_out\(6),
	cin => \VGA|user_input_translator|Add1~38\,
	sharein => \VGA|user_input_translator|Add1~39\,
	sumout => \VGA|user_input_translator|Add1~41_sumout\,
	cout => \VGA|user_input_translator|Add1~42\,
	shareout => \VGA|user_input_translator|Add1~43\);

-- Location: MLABCELL_X28_Y8_N21
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( !\DP|y_out\(7) $ (!\DP|y_out\(5)) ) + ( \VGA|user_input_translator|Add1~43\ ) + ( \VGA|user_input_translator|Add1~42\ ))
-- \VGA|user_input_translator|Add1~2\ = CARRY(( !\DP|y_out\(7) $ (!\DP|y_out\(5)) ) + ( \VGA|user_input_translator|Add1~43\ ) + ( \VGA|user_input_translator|Add1~42\ ))
-- \VGA|user_input_translator|Add1~3\ = SHARE((\DP|y_out\(7) & \DP|y_out\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(7),
	datad => \DP|ALT_INV_y_out\(5),
	cin => \VGA|user_input_translator|Add1~42\,
	sharein => \VGA|user_input_translator|Add1~43\,
	sumout => \VGA|user_input_translator|Add1~1_sumout\,
	cout => \VGA|user_input_translator|Add1~2\,
	shareout => \VGA|user_input_translator|Add1~3\);

-- Location: MLABCELL_X28_Y8_N24
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( \DP|y_out\(6) ) + ( \VGA|user_input_translator|Add1~3\ ) + ( \VGA|user_input_translator|Add1~2\ ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( \DP|y_out\(6) ) + ( \VGA|user_input_translator|Add1~3\ ) + ( \VGA|user_input_translator|Add1~2\ ))
-- \VGA|user_input_translator|Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \DP|ALT_INV_y_out\(6),
	cin => \VGA|user_input_translator|Add1~2\,
	sharein => \VGA|user_input_translator|Add1~3\,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\,
	shareout => \VGA|user_input_translator|Add1~11\);

-- Location: MLABCELL_X28_Y8_N27
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( \DP|y_out\(7) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( \DP|y_out\(7) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(7),
	cin => \VGA|user_input_translator|Add1~10\,
	sharein => \VGA|user_input_translator|Add1~11\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\,
	shareout => \VGA|user_input_translator|Add1~15\);

-- Location: LABCELL_X31_Y8_N51
\VGA|writeEn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~1_combout\ = ( \DP|y_out\(6) & ( (\DP|y_out\(5) & \DP|y_out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(5),
	datac => \DP|ALT_INV_y_out\(4),
	dataf => \DP|ALT_INV_y_out\(6),
	combout => \VGA|writeEn~1_combout\);

-- Location: MLABCELL_X28_Y8_N54
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( \DP|x_out\(7) & ( !\CP|WideOr12~0_combout\ & ( (!\DP|x_out\(8) & ((!\VGA|writeEn~1_combout\) # (!\DP|y_out\(7)))) ) ) ) # ( !\DP|x_out\(7) & ( !\CP|WideOr12~0_combout\ & ( (!\DP|x_out\(6) & ((!\VGA|writeEn~1_combout\) # 
-- ((!\DP|y_out\(7))))) # (\DP|x_out\(6) & (!\DP|x_out\(8) & ((!\VGA|writeEn~1_combout\) # (!\DP|y_out\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out\(6),
	datab => \VGA|ALT_INV_writeEn~1_combout\,
	datac => \DP|ALT_INV_y_out\(7),
	datad => \DP|ALT_INV_x_out\(8),
	datae => \DP|ALT_INV_x_out\(7),
	dataf => \CP|ALT_INV_WideOr12~0_combout\,
	combout => \VGA|writeEn~0_combout\);

-- Location: MLABCELL_X28_Y8_N30
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add1~14\,
	sharein => \VGA|user_input_translator|Add1~15\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\);

-- Location: MLABCELL_X28_Y8_N42
\VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\ = ( \VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~13_sumout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|user_input_translator|Add1~1_sumout\ & 
-- \VGA|writeEn~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\);

-- Location: LABCELL_X27_Y11_N27
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X27_Y11_N30
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( \VGA|controller|controller_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: LABCELL_X27_Y8_N39
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w\(3) = (!\VGA|controller|controller_translator|Add1~9_sumout\ & (!\VGA|controller|controller_translator|Add1~13_sumout\ & (\VGA|controller|controller_translator|Add1~5_sumout\ & 
-- \VGA|controller|controller_translator|Add1~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w\(3));

-- Location: LABCELL_X37_Y8_N18
\DP|color_out[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~5_combout\ = ( \DP|x_out[8]~0_combout\ & ( (!\KEY[0]~input_o\) # ((!\CP|WideOr12~0_combout\) # ((!\CP|WideOr13~combout\) # (\CP|BCenable~combout\))) ) ) # ( !\DP|x_out[8]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111110111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \CP|ALT_INV_WideOr12~0_combout\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|ALT_INV_BCenable~combout\,
	dataf => \DP|ALT_INV_x_out[8]~0_combout\,
	combout => \DP|color_out[2]~5_combout\);

-- Location: LABCELL_X30_Y8_N0
\DP|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~17_sumout\ = SUM(( !\DP|y_out\(0) $ (!\DP|x_out\(6)) ) + ( !VCC ) + ( !VCC ))
-- \DP|Add1~18\ = CARRY(( !\DP|y_out\(0) $ (!\DP|x_out\(6)) ) + ( !VCC ) + ( !VCC ))
-- \DP|Add1~19\ = SHARE((\DP|y_out\(0) & \DP|x_out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(0),
	datac => \DP|ALT_INV_x_out\(6),
	cin => GND,
	sharein => GND,
	sumout => \DP|Add1~17_sumout\,
	cout => \DP|Add1~18\,
	shareout => \DP|Add1~19\);

-- Location: LABCELL_X30_Y8_N3
\DP|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~21_sumout\ = SUM(( !\DP|x_out\(7) $ (!\DP|y_out\(1)) ) + ( \DP|Add1~19\ ) + ( \DP|Add1~18\ ))
-- \DP|Add1~22\ = CARRY(( !\DP|x_out\(7) $ (!\DP|y_out\(1)) ) + ( \DP|Add1~19\ ) + ( \DP|Add1~18\ ))
-- \DP|Add1~23\ = SHARE((\DP|x_out\(7) & \DP|y_out\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out\(7),
	datac => \DP|ALT_INV_y_out\(1),
	cin => \DP|Add1~18\,
	sharein => \DP|Add1~19\,
	sumout => \DP|Add1~21_sumout\,
	cout => \DP|Add1~22\,
	shareout => \DP|Add1~23\);

-- Location: LABCELL_X30_Y8_N6
\DP|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~25_sumout\ = SUM(( !\DP|y_out\(0) $ (!\DP|x_out\(8) $ (\DP|y_out\(2))) ) + ( \DP|Add1~23\ ) + ( \DP|Add1~22\ ))
-- \DP|Add1~26\ = CARRY(( !\DP|y_out\(0) $ (!\DP|x_out\(8) $ (\DP|y_out\(2))) ) + ( \DP|Add1~23\ ) + ( \DP|Add1~22\ ))
-- \DP|Add1~27\ = SHARE((!\DP|y_out\(0) & (\DP|x_out\(8) & \DP|y_out\(2))) # (\DP|y_out\(0) & ((\DP|y_out\(2)) # (\DP|x_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(0),
	datac => \DP|ALT_INV_x_out\(8),
	datad => \DP|ALT_INV_y_out\(2),
	cin => \DP|Add1~22\,
	sharein => \DP|Add1~23\,
	sumout => \DP|Add1~25_sumout\,
	cout => \DP|Add1~26\,
	shareout => \DP|Add1~27\);

-- Location: LABCELL_X30_Y8_N9
\DP|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~29_sumout\ = SUM(( !\DP|y_out\(1) $ (!\DP|y_out\(3)) ) + ( \DP|Add1~27\ ) + ( \DP|Add1~26\ ))
-- \DP|Add1~30\ = CARRY(( !\DP|y_out\(1) $ (!\DP|y_out\(3)) ) + ( \DP|Add1~27\ ) + ( \DP|Add1~26\ ))
-- \DP|Add1~31\ = SHARE((\DP|y_out\(1) & \DP|y_out\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(1),
	datad => \DP|ALT_INV_y_out\(3),
	cin => \DP|Add1~26\,
	sharein => \DP|Add1~27\,
	sumout => \DP|Add1~29_sumout\,
	cout => \DP|Add1~30\,
	shareout => \DP|Add1~31\);

-- Location: LABCELL_X30_Y8_N12
\DP|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~33_sumout\ = SUM(( !\DP|y_out\(2) $ (!\DP|y_out\(4)) ) + ( \DP|Add1~31\ ) + ( \DP|Add1~30\ ))
-- \DP|Add1~34\ = CARRY(( !\DP|y_out\(2) $ (!\DP|y_out\(4)) ) + ( \DP|Add1~31\ ) + ( \DP|Add1~30\ ))
-- \DP|Add1~35\ = SHARE((\DP|y_out\(2) & \DP|y_out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(2),
	datac => \DP|ALT_INV_y_out\(4),
	cin => \DP|Add1~30\,
	sharein => \DP|Add1~31\,
	sumout => \DP|Add1~33_sumout\,
	cout => \DP|Add1~34\,
	shareout => \DP|Add1~35\);

-- Location: LABCELL_X30_Y8_N15
\DP|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~37_sumout\ = SUM(( !\DP|y_out\(3) $ (!\DP|y_out\(5)) ) + ( \DP|Add1~35\ ) + ( \DP|Add1~34\ ))
-- \DP|Add1~38\ = CARRY(( !\DP|y_out\(3) $ (!\DP|y_out\(5)) ) + ( \DP|Add1~35\ ) + ( \DP|Add1~34\ ))
-- \DP|Add1~39\ = SHARE((\DP|y_out\(3) & \DP|y_out\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(3),
	datac => \DP|ALT_INV_y_out\(5),
	cin => \DP|Add1~34\,
	sharein => \DP|Add1~35\,
	sumout => \DP|Add1~37_sumout\,
	cout => \DP|Add1~38\,
	shareout => \DP|Add1~39\);

-- Location: LABCELL_X30_Y8_N18
\DP|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~41_sumout\ = SUM(( !\DP|y_out\(4) $ (!\DP|y_out\(6)) ) + ( \DP|Add1~39\ ) + ( \DP|Add1~38\ ))
-- \DP|Add1~42\ = CARRY(( !\DP|y_out\(4) $ (!\DP|y_out\(6)) ) + ( \DP|Add1~39\ ) + ( \DP|Add1~38\ ))
-- \DP|Add1~43\ = SHARE((\DP|y_out\(4) & \DP|y_out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000110011001100110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_y_out\(4),
	datab => \DP|ALT_INV_y_out\(6),
	cin => \DP|Add1~38\,
	sharein => \DP|Add1~39\,
	sumout => \DP|Add1~41_sumout\,
	cout => \DP|Add1~42\,
	shareout => \DP|Add1~43\);

-- Location: LABCELL_X30_Y8_N21
\DP|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~9_sumout\ = SUM(( !\DP|y_out\(7) $ (!\DP|y_out\(5)) ) + ( \DP|Add1~43\ ) + ( \DP|Add1~42\ ))
-- \DP|Add1~10\ = CARRY(( !\DP|y_out\(7) $ (!\DP|y_out\(5)) ) + ( \DP|Add1~43\ ) + ( \DP|Add1~42\ ))
-- \DP|Add1~11\ = SHARE((\DP|y_out\(7) & \DP|y_out\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_y_out\(7),
	datad => \DP|ALT_INV_y_out\(5),
	cin => \DP|Add1~42\,
	sharein => \DP|Add1~43\,
	sumout => \DP|Add1~9_sumout\,
	cout => \DP|Add1~10\,
	shareout => \DP|Add1~11\);

-- Location: LABCELL_X30_Y8_N24
\DP|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~1_sumout\ = SUM(( \DP|y_out\(6) ) + ( \DP|Add1~11\ ) + ( \DP|Add1~10\ ))
-- \DP|Add1~2\ = CARRY(( \DP|y_out\(6) ) + ( \DP|Add1~11\ ) + ( \DP|Add1~10\ ))
-- \DP|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_y_out\(6),
	cin => \DP|Add1~10\,
	sharein => \DP|Add1~11\,
	sumout => \DP|Add1~1_sumout\,
	cout => \DP|Add1~2\,
	shareout => \DP|Add1~3\);

-- Location: LABCELL_X30_Y8_N27
\DP|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~5_sumout\ = SUM(( \DP|y_out\(7) ) + ( \DP|Add1~3\ ) + ( \DP|Add1~2\ ))
-- \DP|Add1~6\ = CARRY(( \DP|y_out\(7) ) + ( \DP|Add1~3\ ) + ( \DP|Add1~2\ ))
-- \DP|Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \DP|ALT_INV_y_out\(7),
	cin => \DP|Add1~2\,
	sharein => \DP|Add1~3\,
	sumout => \DP|Add1~5_sumout\,
	cout => \DP|Add1~6\,
	shareout => \DP|Add1~7\);

-- Location: LABCELL_X30_Y8_N30
\DP|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add1~13_sumout\ = SUM(( GND ) + ( \DP|Add1~7\ ) + ( \DP|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \DP|Add1~6\,
	sharein => \DP|Add1~7\,
	sumout => \DP|Add1~13_sumout\);

-- Location: FF_X30_Y8_N56
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \DP|Add1~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: LABCELL_X37_Y8_N30
\DP|color_out[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~3_combout\ = ( \CP|WideOr13~combout\ & ( (\KEY[0]~input_o\ & (\DP|x_out[8]~0_combout\ & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(3) & !\CP|WideOr12~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \DP|ALT_INV_x_out[8]~0_combout\,
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \CP|ALT_INV_WideOr13~combout\,
	combout => \DP|color_out[2]~3_combout\);

-- Location: LABCELL_X33_Y8_N18
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = \DP|Add1~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_Add1~5_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X33_Y8_N20
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \DP|bgb|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: MLABCELL_X34_Y8_N0
\DP|color_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~2_combout\ = ( \CP|WideOr13~combout\ & ( \DP|x_out[8]~0_combout\ & ( (!\CP|WideOr12~0_combout\ & (\KEY[0]~input_o\ & ((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \CP|ALT_INV_WideOr13~combout\,
	dataf => \DP|ALT_INV_x_out[8]~0_combout\,
	combout => \DP|color_out[2]~2_combout\);

-- Location: LABCELL_X29_Y10_N30
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\ = ( !\DP|Add1~5_sumout\ & ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~1_sumout\ & (\DP|Add1~9_sumout\ & \CP|WideOr12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datac => \CP|ALT_INV_WideOr12~0_combout\,
	datae => \DP|ALT_INV_Add1~5_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\);

-- Location: LABCELL_X31_Y8_N42
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ = ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~9_sumout\ & (\DP|Add1~1_sumout\ & !\DP|Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datad => \DP|ALT_INV_Add1~5_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\);

-- Location: LABCELL_X40_Y7_N42
\DP|x_out[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[0]~7_combout\ = ( \CP|RCenable~combout\ & ( \DP|Add2~13_sumout\ ) ) # ( !\CP|RCenable~combout\ & ( (!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(8)))) # (\CP|LSCenable~combout\ & (\DP|Add4~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add4~13_sumout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|BufferCounter|ALT_INV_out\(8),
	datad => \DP|ALT_INV_Add2~13_sumout\,
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \DP|x_out[0]~7_combout\);

-- Location: LABCELL_X37_Y7_N30
\DP|x_out[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[0]~8_combout\ = ( \CP|BGC|out\(8) & ( (!\CP|WideOr13~combout\) # ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[0]~7_combout\)) # (\DP|x_out[0]~4_combout\ & ((\CP|bcounter|out\(6))))) ) ) # ( !\CP|BGC|out\(8) & ( (\CP|WideOr13~combout\ & 
-- ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[0]~7_combout\)) # (\DP|x_out[0]~4_combout\ & ((\CP|bcounter|out\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \DP|ALT_INV_x_out[0]~4_combout\,
	datac => \DP|ALT_INV_x_out[0]~7_combout\,
	datad => \CP|bcounter|ALT_INV_out\(6),
	dataf => \CP|BGC|ALT_INV_out\(8),
	combout => \DP|x_out[0]~8_combout\);

-- Location: LABCELL_X37_Y7_N6
\DP|x_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(0) = ( \DP|x_out\(0) & ( (\KEY[0]~input_o\ & ((!\DP|x_out[8]~2_combout\) # (\DP|x_out[0]~8_combout\))) ) ) # ( !\DP|x_out\(0) & ( (\KEY[0]~input_o\ & (\DP|x_out[0]~8_combout\ & \DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \DP|ALT_INV_x_out[0]~8_combout\,
	datad => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out\(0),
	combout => \DP|x_out\(0));

-- Location: LABCELL_X37_Y7_N0
\DP|x_out[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[1]~9_combout\ = ( \CP|BufferCounter|out\(9) & ( (!\CP|RCenable~combout\ & (((!\CP|LSCenable~combout\)) # (\DP|Add4~17_sumout\))) # (\CP|RCenable~combout\ & (((\DP|Add2~17_sumout\)))) ) ) # ( !\CP|BufferCounter|out\(9) & ( (!\CP|RCenable~combout\ 
-- & (\DP|Add4~17_sumout\ & (\CP|LSCenable~combout\))) # (\CP|RCenable~combout\ & (((\DP|Add2~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add4~17_sumout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|ALT_INV_LSCenable~combout\,
	datad => \DP|ALT_INV_Add2~17_sumout\,
	dataf => \CP|BufferCounter|ALT_INV_out\(9),
	combout => \DP|x_out[1]~9_combout\);

-- Location: LABCELL_X37_Y7_N33
\DP|x_out[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[1]~10_combout\ = ( \CP|bcounter|out\(7) & ( (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(9))))) # (\CP|WideOr13~combout\ & (!\DP|x_out[0]~4_combout\ & ((\DP|x_out[1]~9_combout\)))) ) ) # ( !\CP|bcounter|out\(7) & ( (!\CP|WideOr13~combout\ & 
-- (((\CP|BGC|out\(9))))) # (\CP|WideOr13~combout\ & (((\DP|x_out[1]~9_combout\)) # (\DP|x_out[0]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101101011111000110110101111100001010010011100000101001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \DP|ALT_INV_x_out[0]~4_combout\,
	datac => \CP|BGC|ALT_INV_out\(9),
	datad => \DP|ALT_INV_x_out[1]~9_combout\,
	dataf => \CP|bcounter|ALT_INV_out\(7),
	combout => \DP|x_out[1]~10_combout\);

-- Location: LABCELL_X37_Y7_N9
\DP|x_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(1) = ( \DP|x_out[1]~10_combout\ & ( (\KEY[0]~input_o\ & ((\DP|x_out[8]~2_combout\) # (\DP|x_out\(1)))) ) ) # ( !\DP|x_out[1]~10_combout\ & ( (\KEY[0]~input_o\ & (\DP|x_out\(1) & !\DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|ALT_INV_x_out\(1),
	datad => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out[1]~10_combout\,
	combout => \DP|x_out\(1));

-- Location: LABCELL_X43_Y7_N45
\DP|x_out[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[2]~11_combout\ = ( \DP|Add4~21_sumout\ & ( (!\CP|RCenable~combout\ & (((\CP|LSCenable~combout\)) # (\CP|BufferCounter|out\(10)))) # (\CP|RCenable~combout\ & (((\DP|Add2~21_sumout\)))) ) ) # ( !\DP|Add4~21_sumout\ & ( (!\CP|RCenable~combout\ & 
-- (\CP|BufferCounter|out\(10) & ((!\CP|LSCenable~combout\)))) # (\CP|RCenable~combout\ & (((\DP|Add2~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BufferCounter|ALT_INV_out\(10),
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \DP|ALT_INV_Add2~21_sumout\,
	datad => \CP|ALT_INV_LSCenable~combout\,
	dataf => \DP|ALT_INV_Add4~21_sumout\,
	combout => \DP|x_out[2]~11_combout\);

-- Location: LABCELL_X43_Y7_N54
\DP|x_out[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[2]~12_combout\ = ( \CP|bcounter|out\(7) & ( \CP|BGC|out\(10) & ( (!\CP|WideOr13~combout\) # ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[2]~11_combout\)) # (\DP|x_out[0]~4_combout\ & ((!\CP|bcounter|out\(8))))) ) ) ) # ( !\CP|bcounter|out\(7) & ( 
-- \CP|BGC|out\(10) & ( (!\CP|WideOr13~combout\) # ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[2]~11_combout\)) # (\DP|x_out[0]~4_combout\ & ((\CP|bcounter|out\(8))))) ) ) ) # ( \CP|bcounter|out\(7) & ( !\CP|BGC|out\(10) & ( (\CP|WideOr13~combout\ & 
-- ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[2]~11_combout\)) # (\DP|x_out[0]~4_combout\ & ((!\CP|bcounter|out\(8)))))) ) ) ) # ( !\CP|bcounter|out\(7) & ( !\CP|BGC|out\(10) & ( (\CP|WideOr13~combout\ & ((!\DP|x_out[0]~4_combout\ & (\DP|x_out[2]~11_combout\)) 
-- # (\DP|x_out[0]~4_combout\ & ((\CP|bcounter|out\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000101010001000010111010101111111011111110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr13~combout\,
	datab => \DP|ALT_INV_x_out[2]~11_combout\,
	datac => \DP|ALT_INV_x_out[0]~4_combout\,
	datad => \CP|bcounter|ALT_INV_out\(8),
	datae => \CP|bcounter|ALT_INV_out\(7),
	dataf => \CP|BGC|ALT_INV_out\(10),
	combout => \DP|x_out[2]~12_combout\);

-- Location: LABCELL_X43_Y7_N51
\DP|x_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(2) = ( \DP|x_out\(2) & ( (\KEY[0]~input_o\ & ((!\DP|x_out[8]~2_combout\) # (\DP|x_out[2]~12_combout\))) ) ) # ( !\DP|x_out\(2) & ( (\DP|x_out[2]~12_combout\ & (\KEY[0]~input_o\ & \DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[2]~12_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out\(2),
	combout => \DP|x_out\(2));

-- Location: LABCELL_X36_Y7_N48
\DP|x_out[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[3]~13_combout\ = ( \DP|Add2~25_sumout\ & ( ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(11)))) # (\CP|LSCenable~combout\ & (\DP|Add4~25_sumout\))) # (\CP|RCenable~combout\) ) ) # ( !\DP|Add2~25_sumout\ & ( (!\CP|RCenable~combout\ & 
-- ((!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(11)))) # (\CP|LSCenable~combout\ & (\DP|Add4~25_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|ALT_INV_Add4~25_sumout\,
	datad => \CP|BufferCounter|ALT_INV_out\(11),
	dataf => \DP|ALT_INV_Add2~25_sumout\,
	combout => \DP|x_out[3]~13_combout\);

-- Location: LABCELL_X35_Y9_N54
\DP|Add6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add6~0_combout\ = ( \CP|bcounter|out\(8) & ( !\CP|bcounter|out\(9) $ (!\CP|bcounter|out\(7)) ) ) # ( !\CP|bcounter|out\(8) & ( \CP|bcounter|out\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(9),
	datac => \CP|bcounter|ALT_INV_out\(7),
	dataf => \CP|bcounter|ALT_INV_out\(8),
	combout => \DP|Add6~0_combout\);

-- Location: LABCELL_X36_Y7_N30
\DP|x_out[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[3]~14_combout\ = ( \DP|Add6~0_combout\ & ( (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(11))))) # (\CP|WideOr13~combout\ & (((\DP|x_out[3]~13_combout\)) # (\DP|x_out[0]~4_combout\))) ) ) # ( !\DP|Add6~0_combout\ & ( (!\CP|WideOr13~combout\ & 
-- (((\CP|BGC|out\(11))))) # (\CP|WideOr13~combout\ & (!\DP|x_out[0]~4_combout\ & (\DP|x_out[3]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110010000000101111001000000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[0]~4_combout\,
	datab => \DP|ALT_INV_x_out[3]~13_combout\,
	datac => \CP|ALT_INV_WideOr13~combout\,
	datad => \CP|BGC|ALT_INV_out\(11),
	dataf => \DP|ALT_INV_Add6~0_combout\,
	combout => \DP|x_out[3]~14_combout\);

-- Location: LABCELL_X36_Y7_N24
\DP|x_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(3) = ( \DP|x_out\(3) & ( (\KEY[0]~input_o\ & ((!\DP|x_out[8]~2_combout\) # (\DP|x_out[3]~14_combout\))) ) ) # ( !\DP|x_out\(3) & ( (\DP|x_out[3]~14_combout\ & (\KEY[0]~input_o\ & \DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_x_out[3]~14_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out\(3),
	combout => \DP|x_out\(3));

-- Location: LABCELL_X35_Y7_N9
\DP|x_out[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[4]~15_combout\ = ( \CP|RCenable~combout\ & ( \DP|Add2~29_sumout\ ) ) # ( !\CP|RCenable~combout\ & ( (!\CP|LSCenable~combout\ & ((\CP|BufferCounter|out\(12)))) # (\CP|LSCenable~combout\ & (\DP|Add4~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add2~29_sumout\,
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \DP|ALT_INV_Add4~29_sumout\,
	datad => \CP|BufferCounter|ALT_INV_out\(12),
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \DP|x_out[4]~15_combout\);

-- Location: LABCELL_X30_Y10_N0
\DP|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add6~1_combout\ = ( \CP|bcounter|out\(9) & ( \CP|bcounter|out\(10) & ( (!\CP|bcounter|out\(7)) # (!\CP|bcounter|out\(8)) ) ) ) # ( !\CP|bcounter|out\(9) & ( \CP|bcounter|out\(10) ) ) # ( \CP|bcounter|out\(9) & ( !\CP|bcounter|out\(10) & ( 
-- (\CP|bcounter|out\(7) & \CP|bcounter|out\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(7),
	datac => \CP|bcounter|ALT_INV_out\(8),
	datae => \CP|bcounter|ALT_INV_out\(9),
	dataf => \CP|bcounter|ALT_INV_out\(10),
	combout => \DP|Add6~1_combout\);

-- Location: LABCELL_X35_Y7_N24
\DP|x_out[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[4]~16_combout\ = ( \CP|BGC|out\(12) & ( \DP|Add6~1_combout\ & ( ((!\CP|WideOr13~combout\) # (\DP|x_out[0]~4_combout\)) # (\DP|x_out[4]~15_combout\) ) ) ) # ( !\CP|BGC|out\(12) & ( \DP|Add6~1_combout\ & ( (\CP|WideOr13~combout\ & 
-- ((\DP|x_out[0]~4_combout\) # (\DP|x_out[4]~15_combout\))) ) ) ) # ( \CP|BGC|out\(12) & ( !\DP|Add6~1_combout\ & ( (!\CP|WideOr13~combout\) # ((\DP|x_out[4]~15_combout\ & !\DP|x_out[0]~4_combout\)) ) ) ) # ( !\CP|BGC|out\(12) & ( !\DP|Add6~1_combout\ & ( 
-- (\DP|x_out[4]~15_combout\ & (!\DP|x_out[0]~4_combout\ & \CP|WideOr13~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111111110101000000000000010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[4]~15_combout\,
	datac => \DP|ALT_INV_x_out[0]~4_combout\,
	datad => \CP|ALT_INV_WideOr13~combout\,
	datae => \CP|BGC|ALT_INV_out\(12),
	dataf => \DP|ALT_INV_Add6~1_combout\,
	combout => \DP|x_out[4]~16_combout\);

-- Location: LABCELL_X35_Y7_N15
\DP|x_out[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(4) = ( \DP|x_out\(4) & ( (\KEY[0]~input_o\ & ((!\DP|x_out[8]~2_combout\) # (\DP|x_out[4]~16_combout\))) ) ) # ( !\DP|x_out\(4) & ( (\DP|x_out[4]~16_combout\ & (\KEY[0]~input_o\ & \DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100110001001100010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[4]~16_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out\(4),
	combout => \DP|x_out\(4));

-- Location: LABCELL_X42_Y7_N18
\DP|x_out[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[5]~17_combout\ = ( \CP|BufferCounter|out\(13) & ( \DP|Add4~33_sumout\ & ( (!\CP|RCenable~combout\) # (\DP|Add2~33_sumout\) ) ) ) # ( !\CP|BufferCounter|out\(13) & ( \DP|Add4~33_sumout\ & ( (!\CP|RCenable~combout\ & (\CP|LSCenable~combout\)) # 
-- (\CP|RCenable~combout\ & ((\DP|Add2~33_sumout\))) ) ) ) # ( \CP|BufferCounter|out\(13) & ( !\DP|Add4~33_sumout\ & ( (!\CP|RCenable~combout\ & (!\CP|LSCenable~combout\)) # (\CP|RCenable~combout\ & ((\DP|Add2~33_sumout\))) ) ) ) # ( 
-- !\CP|BufferCounter|out\(13) & ( !\DP|Add4~33_sumout\ & ( (\CP|RCenable~combout\ & \DP|Add2~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111110000001100111100110000001111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \DP|ALT_INV_Add2~33_sumout\,
	datae => \CP|BufferCounter|ALT_INV_out\(13),
	dataf => \DP|ALT_INV_Add4~33_sumout\,
	combout => \DP|x_out[5]~17_combout\);

-- Location: LABCELL_X40_Y9_N54
\DP|Add6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|Add6~2_combout\ = ( \CP|bcounter|out\(10) & ( \CP|bcounter|out\(11) & ( (!\CP|bcounter|out\(8)) # ((!\CP|bcounter|out\(7)) # (!\CP|bcounter|out\(9))) ) ) ) # ( !\CP|bcounter|out\(10) & ( \CP|bcounter|out\(11) ) ) # ( \CP|bcounter|out\(10) & ( 
-- !\CP|bcounter|out\(11) & ( (\CP|bcounter|out\(8) & (\CP|bcounter|out\(7) & \CP|bcounter|out\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001111111111111111111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(8),
	datac => \CP|bcounter|ALT_INV_out\(7),
	datad => \CP|bcounter|ALT_INV_out\(9),
	datae => \CP|bcounter|ALT_INV_out\(10),
	dataf => \CP|bcounter|ALT_INV_out\(11),
	combout => \DP|Add6~2_combout\);

-- Location: LABCELL_X43_Y7_N24
\DP|x_out[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out[5]~18_combout\ = ( \DP|Add6~2_combout\ & ( (!\CP|WideOr13~combout\ & (((\CP|BGC|out\(13))))) # (\CP|WideOr13~combout\ & (((\DP|x_out[5]~17_combout\)) # (\DP|x_out[0]~4_combout\))) ) ) # ( !\DP|Add6~2_combout\ & ( (!\CP|WideOr13~combout\ & 
-- (((\CP|BGC|out\(13))))) # (\CP|WideOr13~combout\ & (!\DP|x_out[0]~4_combout\ & (\DP|x_out[5]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100100010000011110010001000001111011101110000111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_x_out[0]~4_combout\,
	datab => \DP|ALT_INV_x_out[5]~17_combout\,
	datac => \CP|BGC|ALT_INV_out\(13),
	datad => \CP|ALT_INV_WideOr13~combout\,
	dataf => \DP|ALT_INV_Add6~2_combout\,
	combout => \DP|x_out[5]~18_combout\);

-- Location: LABCELL_X43_Y7_N48
\DP|x_out[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|x_out\(5) = ( \DP|x_out\(5) & ( (\KEY[0]~input_o\ & ((!\DP|x_out[8]~2_combout\) # (\DP|x_out[5]~18_combout\))) ) ) # ( !\DP|x_out\(5) & ( (\DP|x_out[5]~18_combout\ & (\KEY[0]~input_o\ & \DP|x_out[8]~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_x_out[5]~18_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \DP|ALT_INV_x_out[8]~2_combout\,
	dataf => \DP|ALT_INV_x_out\(5),
	combout => \DP|x_out\(5));

-- Location: M10K_X38_Y9_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y8_N30
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = \DP|Add1~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X33_Y8_N32
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \DP|bgb|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X29_Y9_N39
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\(3) = ( !\DP|Add1~13_sumout\ & ( !\DP|Add1~5_sumout\ & ( (!\DP|Add1~9_sumout\ & (!\DP|Add1~1_sumout\ & \CP|WideOr12~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datad => \CP|ALT_INV_WideOr12~0_combout\,
	datae => \DP|ALT_INV_Add1~13_sumout\,
	dataf => \DP|ALT_INV_Add1~5_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\(3));

-- Location: LABCELL_X29_Y9_N48
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3) = ( !\DP|Add1~5_sumout\ & ( !\DP|Add1~13_sumout\ & ( (!\DP|Add1~9_sumout\ & !\DP|Add1~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datae => \DP|ALT_INV_Add1~5_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3));

-- Location: M10K_X5_Y9_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X35_Y8_N56
\DP|bgb|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \DP|Add1~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X29_Y12_N3
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( !\DP|Add1~13_sumout\ & ( (!\DP|Add1~5_sumout\ & (\DP|Add1~1_sumout\ & !\DP|Add1~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~5_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datad => \DP|ALT_INV_Add1~9_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\);

-- Location: LABCELL_X29_Y12_N45
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ = ( !\DP|Add1~9_sumout\ & ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~1_sumout\ & !\DP|Add1~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datad => \DP|ALT_INV_Add1~5_sumout\,
	datae => \DP|ALT_INV_Add1~9_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\);

-- Location: M10K_X26_Y18_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y12_N30
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~9_sumout\ & (!\DP|Add1~1_sumout\ & !\DP|Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datac => \DP|ALT_INV_Add1~5_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\);

-- Location: LABCELL_X29_Y10_N39
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ = ( !\DP|Add1~1_sumout\ & ( !\DP|Add1~13_sumout\ & ( (!\DP|Add1~5_sumout\ & \DP|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~5_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datae => \DP|ALT_INV_Add1~1_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\);

-- Location: M10K_X14_Y13_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y8_N18
\DP|color_out[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[1]~6_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # (\DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))) # (\DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & 
-- ((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))) # (\DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \DP|color_out[1]~6_combout\);

-- Location: LABCELL_X31_Y11_N54
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( \DP|Add1~13_sumout\ & ( (!\DP|Add1~1_sumout\ & (\DP|Add1~9_sumout\ & !\DP|Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datac => \DP|ALT_INV_Add1~5_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0_combout\);

-- Location: LABCELL_X29_Y11_N54
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0_combout\ = ( !\DP|Add1~5_sumout\ & ( \DP|Add1~13_sumout\ & ( (!\DP|Add1~1_sumout\ & \DP|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datae => \DP|ALT_INV_Add1~5_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0_combout\);

-- Location: LABCELL_X33_Y8_N3
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\ = ( \DP|Add1~9_sumout\ & ( !\DP|Add1~1_sumout\ & ( (\CP|WideOr12~0_combout\ & (\DP|Add1~5_sumout\ & !\DP|Add1~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr12~0_combout\,
	datab => \DP|ALT_INV_Add1~5_sumout\,
	datac => \DP|ALT_INV_Add1~13_sumout\,
	datae => \DP|ALT_INV_Add1~9_sumout\,
	dataf => \DP|ALT_INV_Add1~1_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\);

-- Location: LABCELL_X31_Y8_N15
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ = ( !\DP|Add1~1_sumout\ & ( (\DP|Add1~9_sumout\ & (\DP|Add1~5_sumout\ & !\DP|Add1~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~5_sumout\,
	datad => \DP|ALT_INV_Add1~13_sumout\,
	dataf => \DP|ALT_INV_Add1~1_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\);

-- Location: M10K_X38_Y7_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y8_N30
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( !\DP|Add1~13_sumout\ & ( (!\DP|Add1~9_sumout\ & (\DP|Add1~1_sumout\ & \DP|Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~9_sumout\,
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datac => \DP|ALT_INV_Add1~5_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\);

-- Location: LABCELL_X30_Y8_N36
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ = ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~1_sumout\ & (!\DP|Add1~9_sumout\ & \DP|Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \DP|ALT_INV_Add1~1_sumout\,
	datac => \DP|ALT_INV_Add1~9_sumout\,
	datad => \DP|ALT_INV_Add1~5_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\);

-- Location: M10K_X38_Y8_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y12_N51
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\ = ( !\DP|Add1~9_sumout\ & ( !\DP|Add1~13_sumout\ & ( (\CP|WideOr12~0_combout\ & (!\DP|Add1~1_sumout\ & \DP|Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_WideOr12~0_combout\,
	datac => \DP|ALT_INV_Add1~1_sumout\,
	datad => \DP|ALT_INV_Add1~5_sumout\,
	datae => \DP|ALT_INV_Add1~9_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\);

-- Location: LABCELL_X29_Y12_N54
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ = ( !\DP|Add1~9_sumout\ & ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~5_sumout\ & !\DP|Add1~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~5_sumout\,
	datac => \DP|ALT_INV_Add1~1_sumout\,
	datae => \DP|ALT_INV_Add1~9_sumout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\);

-- Location: M10K_X38_Y14_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y10_N54
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( !\DP|Add1~13_sumout\ & ( (\DP|Add1~1_sumout\ & (\DP|Add1~9_sumout\ & \DP|Add1~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datac => \DP|ALT_INV_Add1~5_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	dataf => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\);

-- Location: LABCELL_X29_Y10_N24
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ = ( !\DP|Add1~13_sumout\ & ( \DP|Add1~5_sumout\ & ( (\DP|Add1~1_sumout\ & \DP|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datae => \DP|ALT_INV_Add1~13_sumout\,
	dataf => \DP|ALT_INV_Add1~5_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\);

-- Location: M10K_X14_Y12_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y8_N36
\DP|color_out[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~1_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\)) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) ) ) ) # ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a20~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \DP|color_out[2]~1_combout\);

-- Location: M10K_X38_Y11_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X29_Y10_N42
\DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\ = ( \CP|WideOr12~0_combout\ & ( (!\DP|Add1~1_sumout\ & (!\DP|Add1~9_sumout\ & (\DP|Add1~13_sumout\ & !\DP|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datac => \DP|ALT_INV_Add1~13_sumout\,
	datad => \DP|ALT_INV_Add1~5_sumout\,
	datae => \CP|ALT_INV_WideOr12~0_combout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\);

-- Location: LABCELL_X29_Y10_N51
\DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\ = (!\DP|Add1~1_sumout\ & (!\DP|Add1~9_sumout\ & (!\DP|Add1~5_sumout\ & \DP|Add1~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_Add1~1_sumout\,
	datab => \DP|ALT_INV_Add1~9_sumout\,
	datac => \DP|ALT_INV_Add1~5_sumout\,
	datad => \DP|ALT_INV_Add1~13_sumout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\);

-- Location: M10K_X38_Y10_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y8_N15
\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\DP|bgb|altsyncram_component|auto_generated|ram_block1a29\ & 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & \DP|bgb|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\);

-- Location: M10K_X26_Y14_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y10_N42
\DP|color_out[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~0_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	combout => \DP|color_out[2]~0_combout\);

-- Location: LABCELL_X42_Y8_N33
\CP|Mod1|auto_generated|divider|divider|StageOut[29]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ ) ) 
-- ) # ( !\CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\ ) ) ) # ( \CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\ 
-- & ( !\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~2_combout\,
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\);

-- Location: LABCELL_X42_Y8_N12
\CP|Mod1|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( 
-- \CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ ) ) ) # ( 
-- !\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ & ( !\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & ( \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~1_combout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: MLABCELL_X39_Y8_N18
\CP|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector0~0_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\ & ( (!\CP|currentState.resetState_1088~combout\ & (((!\CP|RCenable~combout\) # (!\CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\)) # 
-- (\CP|colorIsNotObj~combout\))) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\ & ( !\CP|currentState.resetState_1088~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_colorIsNotObj~combout\,
	datab => \CP|ALT_INV_RCenable~combout\,
	datac => \CP|ALT_INV_currentState.resetState_1088~combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~14_combout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	combout => \CP|Selector0~0_combout\);

-- Location: MLABCELL_X39_Y9_N0
\CP|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~17_sumout\ = SUM(( !\CP|BGC|out\(0) $ (!\CP|BGC|out\(14)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add3~18\ = CARRY(( !\CP|BGC|out\(0) $ (!\CP|BGC|out\(14)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add3~19\ = SHARE((\CP|BGC|out\(0) & \CP|BGC|out\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(0),
	datac => \CP|BGC|ALT_INV_out\(14),
	cin => GND,
	sharein => GND,
	sumout => \CP|Add3~17_sumout\,
	cout => \CP|Add3~18\,
	shareout => \CP|Add3~19\);

-- Location: MLABCELL_X39_Y9_N3
\CP|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~21_sumout\ = SUM(( !\CP|BGC|out\(15) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add3~19\ ) + ( \CP|Add3~18\ ))
-- \CP|Add3~22\ = CARRY(( !\CP|BGC|out\(15) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add3~19\ ) + ( \CP|Add3~18\ ))
-- \CP|Add3~23\ = SHARE((\CP|BGC|out\(15) & \CP|BGC|out\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(15),
	datad => \CP|BGC|ALT_INV_out\(1),
	cin => \CP|Add3~18\,
	sharein => \CP|Add3~19\,
	sumout => \CP|Add3~21_sumout\,
	cout => \CP|Add3~22\,
	shareout => \CP|Add3~23\);

-- Location: MLABCELL_X39_Y9_N6
\CP|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~25_sumout\ = SUM(( !\CP|BGC|out\(2) $ (!\CP|BGC|out\(16) $ (\CP|BGC|out\(0))) ) + ( \CP|Add3~23\ ) + ( \CP|Add3~22\ ))
-- \CP|Add3~26\ = CARRY(( !\CP|BGC|out\(2) $ (!\CP|BGC|out\(16) $ (\CP|BGC|out\(0))) ) + ( \CP|Add3~23\ ) + ( \CP|Add3~22\ ))
-- \CP|Add3~27\ = SHARE((!\CP|BGC|out\(2) & (\CP|BGC|out\(16) & \CP|BGC|out\(0))) # (\CP|BGC|out\(2) & ((\CP|BGC|out\(0)) # (\CP|BGC|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(2),
	datac => \CP|BGC|ALT_INV_out\(16),
	datad => \CP|BGC|ALT_INV_out\(0),
	cin => \CP|Add3~22\,
	sharein => \CP|Add3~23\,
	sumout => \CP|Add3~25_sumout\,
	cout => \CP|Add3~26\,
	shareout => \CP|Add3~27\);

-- Location: MLABCELL_X39_Y9_N9
\CP|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~29_sumout\ = SUM(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add3~27\ ) + ( \CP|Add3~26\ ))
-- \CP|Add3~30\ = CARRY(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add3~27\ ) + ( \CP|Add3~26\ ))
-- \CP|Add3~31\ = SHARE((\CP|BGC|out\(3) & \CP|BGC|out\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(3),
	datad => \CP|BGC|ALT_INV_out\(1),
	cin => \CP|Add3~26\,
	sharein => \CP|Add3~27\,
	sumout => \CP|Add3~29_sumout\,
	cout => \CP|Add3~30\,
	shareout => \CP|Add3~31\);

-- Location: MLABCELL_X39_Y9_N12
\CP|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~33_sumout\ = SUM(( !\CP|BGC|out\(4) $ (!\CP|BGC|out\(2)) ) + ( \CP|Add3~31\ ) + ( \CP|Add3~30\ ))
-- \CP|Add3~34\ = CARRY(( !\CP|BGC|out\(4) $ (!\CP|BGC|out\(2)) ) + ( \CP|Add3~31\ ) + ( \CP|Add3~30\ ))
-- \CP|Add3~35\ = SHARE((\CP|BGC|out\(4) & \CP|BGC|out\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(4),
	datad => \CP|BGC|ALT_INV_out\(2),
	cin => \CP|Add3~30\,
	sharein => \CP|Add3~31\,
	sumout => \CP|Add3~33_sumout\,
	cout => \CP|Add3~34\,
	shareout => \CP|Add3~35\);

-- Location: MLABCELL_X39_Y9_N15
\CP|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~37_sumout\ = SUM(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(3)) ) + ( \CP|Add3~35\ ) + ( \CP|Add3~34\ ))
-- \CP|Add3~38\ = CARRY(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(3)) ) + ( \CP|Add3~35\ ) + ( \CP|Add3~34\ ))
-- \CP|Add3~39\ = SHARE((\CP|BGC|out\(5) & \CP|BGC|out\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(5),
	datad => \CP|BGC|ALT_INV_out\(3),
	cin => \CP|Add3~34\,
	sharein => \CP|Add3~35\,
	sumout => \CP|Add3~37_sumout\,
	cout => \CP|Add3~38\,
	shareout => \CP|Add3~39\);

-- Location: MLABCELL_X39_Y9_N18
\CP|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~41_sumout\ = SUM(( !\CP|BGC|out\(6) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add3~39\ ) + ( \CP|Add3~38\ ))
-- \CP|Add3~42\ = CARRY(( !\CP|BGC|out\(6) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add3~39\ ) + ( \CP|Add3~38\ ))
-- \CP|Add3~43\ = SHARE((\CP|BGC|out\(6) & \CP|BGC|out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(6),
	datac => \CP|BGC|ALT_INV_out\(4),
	cin => \CP|Add3~38\,
	sharein => \CP|Add3~39\,
	sumout => \CP|Add3~41_sumout\,
	cout => \CP|Add3~42\,
	shareout => \CP|Add3~43\);

-- Location: MLABCELL_X39_Y9_N21
\CP|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~9_sumout\ = SUM(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(7)) ) + ( \CP|Add3~43\ ) + ( \CP|Add3~42\ ))
-- \CP|Add3~10\ = CARRY(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(7)) ) + ( \CP|Add3~43\ ) + ( \CP|Add3~42\ ))
-- \CP|Add3~11\ = SHARE((\CP|BGC|out\(5) & \CP|BGC|out\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(5),
	datac => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|Add3~42\,
	sharein => \CP|Add3~43\,
	sumout => \CP|Add3~9_sumout\,
	cout => \CP|Add3~10\,
	shareout => \CP|Add3~11\);

-- Location: FF_X39_Y9_N43
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|Add3~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X37_Y10_N0
\CP|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~17_sumout\ = SUM(( !\CP|BGC|out\(14) $ (!\CP|BGC|out\(0)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add9~18\ = CARRY(( !\CP|BGC|out\(14) $ (!\CP|BGC|out\(0)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add9~19\ = SHARE((\CP|BGC|out\(14) & \CP|BGC|out\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(14),
	datac => \CP|BGC|ALT_INV_out\(0),
	cin => GND,
	sharein => GND,
	sumout => \CP|Add9~17_sumout\,
	cout => \CP|Add9~18\,
	shareout => \CP|Add9~19\);

-- Location: LABCELL_X37_Y10_N3
\CP|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~21_sumout\ = SUM(( !\CP|BGC|out\(1) $ (!\CP|BGC|out\(15)) ) + ( \CP|Add9~19\ ) + ( \CP|Add9~18\ ))
-- \CP|Add9~22\ = CARRY(( !\CP|BGC|out\(1) $ (!\CP|BGC|out\(15)) ) + ( \CP|Add9~19\ ) + ( \CP|Add9~18\ ))
-- \CP|Add9~23\ = SHARE((\CP|BGC|out\(1) & \CP|BGC|out\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(1),
	datad => \CP|BGC|ALT_INV_out\(15),
	cin => \CP|Add9~18\,
	sharein => \CP|Add9~19\,
	sumout => \CP|Add9~21_sumout\,
	cout => \CP|Add9~22\,
	shareout => \CP|Add9~23\);

-- Location: LABCELL_X37_Y10_N6
\CP|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~25_sumout\ = SUM(( !\CP|BGC|out\(16) $ (!\CP|BGC|out\(0) $ (\CP|BGC|out\(2))) ) + ( \CP|Add9~23\ ) + ( \CP|Add9~22\ ))
-- \CP|Add9~26\ = CARRY(( !\CP|BGC|out\(16) $ (!\CP|BGC|out\(0) $ (\CP|BGC|out\(2))) ) + ( \CP|Add9~23\ ) + ( \CP|Add9~22\ ))
-- \CP|Add9~27\ = SHARE((!\CP|BGC|out\(16) & (\CP|BGC|out\(0) & \CP|BGC|out\(2))) # (\CP|BGC|out\(16) & ((\CP|BGC|out\(2)) # (\CP|BGC|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(16),
	datac => \CP|BGC|ALT_INV_out\(0),
	datad => \CP|BGC|ALT_INV_out\(2),
	cin => \CP|Add9~22\,
	sharein => \CP|Add9~23\,
	sumout => \CP|Add9~25_sumout\,
	cout => \CP|Add9~26\,
	shareout => \CP|Add9~27\);

-- Location: LABCELL_X37_Y10_N9
\CP|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~29_sumout\ = SUM(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add9~27\ ) + ( \CP|Add9~26\ ))
-- \CP|Add9~30\ = CARRY(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(1)) ) + ( \CP|Add9~27\ ) + ( \CP|Add9~26\ ))
-- \CP|Add9~31\ = SHARE((\CP|BGC|out\(3) & \CP|BGC|out\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(3),
	datad => \CP|BGC|ALT_INV_out\(1),
	cin => \CP|Add9~26\,
	sharein => \CP|Add9~27\,
	sumout => \CP|Add9~29_sumout\,
	cout => \CP|Add9~30\,
	shareout => \CP|Add9~31\);

-- Location: LABCELL_X37_Y10_N12
\CP|Add9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~33_sumout\ = SUM(( !\CP|BGC|out\(2) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add9~31\ ) + ( \CP|Add9~30\ ))
-- \CP|Add9~34\ = CARRY(( !\CP|BGC|out\(2) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add9~31\ ) + ( \CP|Add9~30\ ))
-- \CP|Add9~35\ = SHARE((\CP|BGC|out\(2) & \CP|BGC|out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(2),
	datac => \CP|BGC|ALT_INV_out\(4),
	cin => \CP|Add9~30\,
	sharein => \CP|Add9~31\,
	sumout => \CP|Add9~33_sumout\,
	cout => \CP|Add9~34\,
	shareout => \CP|Add9~35\);

-- Location: LABCELL_X37_Y10_N15
\CP|Add9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~37_sumout\ = SUM(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(5)) ) + ( \CP|Add9~35\ ) + ( \CP|Add9~34\ ))
-- \CP|Add9~38\ = CARRY(( !\CP|BGC|out\(3) $ (!\CP|BGC|out\(5)) ) + ( \CP|Add9~35\ ) + ( \CP|Add9~34\ ))
-- \CP|Add9~39\ = SHARE((\CP|BGC|out\(3) & \CP|BGC|out\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(3),
	datad => \CP|BGC|ALT_INV_out\(5),
	cin => \CP|Add9~34\,
	sharein => \CP|Add9~35\,
	sumout => \CP|Add9~37_sumout\,
	cout => \CP|Add9~38\,
	shareout => \CP|Add9~39\);

-- Location: LABCELL_X37_Y10_N18
\CP|Add9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~41_sumout\ = SUM(( !\CP|BGC|out\(6) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add9~39\ ) + ( \CP|Add9~38\ ))
-- \CP|Add9~42\ = CARRY(( !\CP|BGC|out\(6) $ (!\CP|BGC|out\(4)) ) + ( \CP|Add9~39\ ) + ( \CP|Add9~38\ ))
-- \CP|Add9~43\ = SHARE((\CP|BGC|out\(6) & \CP|BGC|out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|BGC|ALT_INV_out\(6),
	datac => \CP|BGC|ALT_INV_out\(4),
	cin => \CP|Add9~38\,
	sharein => \CP|Add9~39\,
	sumout => \CP|Add9~41_sumout\,
	cout => \CP|Add9~42\,
	shareout => \CP|Add9~43\);

-- Location: LABCELL_X37_Y10_N21
\CP|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~1_sumout\ = SUM(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(7)) ) + ( \CP|Add9~43\ ) + ( \CP|Add9~42\ ))
-- \CP|Add9~2\ = CARRY(( !\CP|BGC|out\(5) $ (!\CP|BGC|out\(7)) ) + ( \CP|Add9~43\ ) + ( \CP|Add9~42\ ))
-- \CP|Add9~3\ = SHARE((\CP|BGC|out\(5) & \CP|BGC|out\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(5),
	datac => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|Add9~42\,
	sharein => \CP|Add9~43\,
	sumout => \CP|Add9~1_sumout\,
	cout => \CP|Add9~2\,
	shareout => \CP|Add9~3\);

-- Location: LABCELL_X37_Y10_N24
\CP|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~9_sumout\ = SUM(( \CP|BGC|out\(6) ) + ( \CP|Add9~3\ ) + ( \CP|Add9~2\ ))
-- \CP|Add9~10\ = CARRY(( \CP|BGC|out\(6) ) + ( \CP|Add9~3\ ) + ( \CP|Add9~2\ ))
-- \CP|Add9~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(6),
	cin => \CP|Add9~2\,
	sharein => \CP|Add9~3\,
	sumout => \CP|Add9~9_sumout\,
	cout => \CP|Add9~10\,
	shareout => \CP|Add9~11\);

-- Location: LABCELL_X37_Y10_N27
\CP|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~13_sumout\ = SUM(( \CP|BGC|out\(7) ) + ( \CP|Add9~11\ ) + ( \CP|Add9~10\ ))
-- \CP|Add9~14\ = CARRY(( \CP|BGC|out\(7) ) + ( \CP|Add9~11\ ) + ( \CP|Add9~10\ ))
-- \CP|Add9~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|Add9~10\,
	sharein => \CP|Add9~11\,
	sumout => \CP|Add9~13_sumout\,
	cout => \CP|Add9~14\,
	shareout => \CP|Add9~15\);

-- Location: LABCELL_X37_Y10_N30
\CP|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add9~5_sumout\ = SUM(( GND ) + ( \CP|Add9~15\ ) + ( \CP|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \CP|Add9~14\,
	sharein => \CP|Add9~15\,
	sumout => \CP|Add9~5_sumout\);

-- Location: LABCELL_X55_Y14_N48
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3) = ( \CP|Add9~5_sumout\ & ( (\CP|Add9~1_sumout\ & (!\CP|Add9~9_sumout\ & !\CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~9_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~5_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3));

-- Location: M10K_X49_Y10_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N33
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3) = ( !\CP|Add9~9_sumout\ & ( (!\CP|Add9~1_sumout\ & (\CP|Add9~5_sumout\ & !\CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~5_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~9_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3));

-- Location: M10K_X76_Y13_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N9
\CP|Selector9~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~12_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a29\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \CP|Dgameover~combout\ ) ) ) # ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a29\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|Dgameover~combout\) ) ) ) # ( 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a29\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|Dgameover~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000101010100000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|ALT_INV_Dgameover~combout\,
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \CP|Selector9~12_combout\);

-- Location: MLABCELL_X39_Y4_N0
\CP|Add30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~1_sumout\ = SUM(( \CP|LScounter|out\(0) ) + ( \CP|LScounter|out\(6) ) + ( !VCC ))
-- \CP|Add30~2\ = CARRY(( \CP|LScounter|out\(0) ) + ( \CP|LScounter|out\(6) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datac => \CP|LScounter|ALT_INV_out\(6),
	cin => GND,
	sumout => \CP|Add30~1_sumout\,
	cout => \CP|Add30~2\);

-- Location: MLABCELL_X39_Y4_N3
\CP|Add30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~5_sumout\ = SUM(( \CP|LScounter|out\(7) ) + ( !\CP|LScounter|out\(0) $ (!\CP|LScounter|out\(1)) ) + ( \CP|Add30~2\ ))
-- \CP|Add30~6\ = CARRY(( \CP|LScounter|out\(7) ) + ( !\CP|LScounter|out\(0) $ (!\CP|LScounter|out\(1)) ) + ( \CP|Add30~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datac => \CP|LScounter|ALT_INV_out\(1),
	datad => \CP|LScounter|ALT_INV_out\(7),
	cin => \CP|Add30~2\,
	sumout => \CP|Add30~5_sumout\,
	cout => \CP|Add30~6\);

-- Location: MLABCELL_X39_Y4_N6
\CP|Add30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~9_sumout\ = SUM(( !\CP|LScounter|out\(2) $ (((!\CP|LScounter|out\(0) & !\CP|LScounter|out\(1)))) ) + ( \CP|LScounter|out\(8) ) + ( \CP|Add30~6\ ))
-- \CP|Add30~10\ = CARRY(( !\CP|LScounter|out\(2) $ (((!\CP|LScounter|out\(0) & !\CP|LScounter|out\(1)))) ) + ( \CP|LScounter|out\(8) ) + ( \CP|Add30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000111100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datab => \CP|LScounter|ALT_INV_out\(1),
	datac => \CP|LScounter|ALT_INV_out\(2),
	dataf => \CP|LScounter|ALT_INV_out\(8),
	cin => \CP|Add30~6\,
	sumout => \CP|Add30~9_sumout\,
	cout => \CP|Add30~10\);

-- Location: MLABCELL_X39_Y4_N9
\CP|Add30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~13_sumout\ = SUM(( \CP|LScounter|out\(9) ) + ( !\CP|LScounter|out\(3) $ (((!\CP|LScounter|out\(0) & (!\CP|LScounter|out\(1) & !\CP|LScounter|out\(2))))) ) + ( \CP|Add30~10\ ))
-- \CP|Add30~14\ = CARRY(( \CP|LScounter|out\(9) ) + ( !\CP|LScounter|out\(3) $ (((!\CP|LScounter|out\(0) & (!\CP|LScounter|out\(1) & !\CP|LScounter|out\(2))))) ) + ( \CP|Add30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datab => \CP|LScounter|ALT_INV_out\(1),
	datac => \CP|LScounter|ALT_INV_out\(2),
	datad => \CP|LScounter|ALT_INV_out\(9),
	dataf => \CP|LScounter|ALT_INV_out\(3),
	cin => \CP|Add30~10\,
	sumout => \CP|Add30~13_sumout\,
	cout => \CP|Add30~14\);

-- Location: MLABCELL_X39_Y4_N54
\CP|Add28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add28~0_combout\ = ( \CP|LScounter|out\(3) & ( !\CP|LScounter|out\(0) $ (\CP|LScounter|out\(4)) ) ) # ( !\CP|LScounter|out\(3) & ( !\CP|LScounter|out\(4) $ ((((!\CP|LScounter|out\(1) & !\CP|LScounter|out\(2))) # (\CP|LScounter|out\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100110011001001110011001100110011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datab => \CP|LScounter|ALT_INV_out\(4),
	datac => \CP|LScounter|ALT_INV_out\(1),
	datad => \CP|LScounter|ALT_INV_out\(2),
	dataf => \CP|LScounter|ALT_INV_out\(3),
	combout => \CP|Add28~0_combout\);

-- Location: MLABCELL_X39_Y4_N12
\CP|Add30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~17_sumout\ = SUM(( \CP|Add28~0_combout\ ) + ( GND ) + ( \CP|Add30~14\ ))
-- \CP|Add30~18\ = CARRY(( \CP|Add28~0_combout\ ) + ( GND ) + ( \CP|Add30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add28~0_combout\,
	cin => \CP|Add30~14\,
	sumout => \CP|Add30~17_sumout\,
	cout => \CP|Add30~18\);

-- Location: MLABCELL_X39_Y4_N57
\CP|Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add28~1_combout\ = ( \CP|LScounter|out\(3) & ( (\CP|LScounter|out\(0) & !\CP|LScounter|out\(4)) ) ) # ( !\CP|LScounter|out\(3) & ( (!\CP|LScounter|out\(4) & (((!\CP|LScounter|out\(1) & !\CP|LScounter|out\(2))) # (\CP|LScounter|out\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000100110001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(0),
	datab => \CP|LScounter|ALT_INV_out\(4),
	datac => \CP|LScounter|ALT_INV_out\(1),
	datad => \CP|LScounter|ALT_INV_out\(2),
	dataf => \CP|LScounter|ALT_INV_out\(3),
	combout => \CP|Add28~1_combout\);

-- Location: MLABCELL_X39_Y4_N15
\CP|Add30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~21_sumout\ = SUM(( !\CP|Add28~1_combout\ $ (\CP|LScounter|out\(1)) ) + ( GND ) + ( \CP|Add30~18\ ))
-- \CP|Add30~22\ = CARRY(( !\CP|Add28~1_combout\ $ (\CP|LScounter|out\(1)) ) + ( GND ) + ( \CP|Add30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add28~1_combout\,
	datac => \CP|LScounter|ALT_INV_out\(1),
	cin => \CP|Add30~18\,
	sumout => \CP|Add30~21_sumout\,
	cout => \CP|Add30~22\);

-- Location: MLABCELL_X39_Y4_N36
\CP|Add28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add28~2_combout\ = ( \CP|LScounter|out\(1) ) # ( !\CP|LScounter|out\(1) & ( \CP|Add28~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add28~1_combout\,
	dataf => \CP|LScounter|ALT_INV_out\(1),
	combout => \CP|Add28~2_combout\);

-- Location: MLABCELL_X39_Y4_N18
\CP|Add30~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~25_sumout\ = SUM(( !\CP|LScounter|out\(2) $ (\CP|Add28~2_combout\) ) + ( GND ) + ( \CP|Add30~22\ ))
-- \CP|Add30~26\ = CARRY(( !\CP|LScounter|out\(2) $ (\CP|Add28~2_combout\) ) + ( GND ) + ( \CP|Add30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|LScounter|ALT_INV_out\(2),
	datac => \CP|ALT_INV_Add28~2_combout\,
	cin => \CP|Add30~22\,
	sumout => \CP|Add30~25_sumout\,
	cout => \CP|Add30~26\);

-- Location: MLABCELL_X39_Y4_N39
\CP|Add28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add28~3_combout\ = (\CP|LScounter|out\(2)) # (\CP|Add28~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add28~2_combout\,
	datad => \CP|LScounter|ALT_INV_out\(2),
	combout => \CP|Add28~3_combout\);

-- Location: MLABCELL_X39_Y4_N21
\CP|Add30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~29_sumout\ = SUM(( GND ) + ( !\CP|LScounter|out\(3) $ (\CP|Add28~3_combout\) ) + ( \CP|Add30~26\ ))
-- \CP|Add30~30\ = CARRY(( GND ) + ( !\CP|LScounter|out\(3) $ (\CP|Add28~3_combout\) ) + ( \CP|Add30~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(3),
	dataf => \CP|ALT_INV_Add28~3_combout\,
	cin => \CP|Add30~26\,
	sumout => \CP|Add30~29_sumout\,
	cout => \CP|Add30~30\);

-- Location: MLABCELL_X39_Y4_N42
\CP|Add28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add28~4_combout\ = ( \CP|Add28~3_combout\ ) # ( !\CP|Add28~3_combout\ & ( \CP|LScounter|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|LScounter|ALT_INV_out\(3),
	dataf => \CP|ALT_INV_Add28~3_combout\,
	combout => \CP|Add28~4_combout\);

-- Location: MLABCELL_X39_Y4_N24
\CP|Add30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add30~33_sumout\ = SUM(( GND ) + ( !\CP|LScounter|out\(4) $ (\CP|Add28~4_combout\) ) + ( \CP|Add30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|LScounter|ALT_INV_out\(4),
	dataf => \CP|ALT_INV_Add28~4_combout\,
	cin => \CP|Add30~30\,
	sumout => \CP|Add30~33_sumout\);

-- Location: M10K_X38_Y4_N0
\CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701C000000000000000000000000000000000000000000000000000000",
	mem_init3 => "000000000000001C0701C000000000000000000000000000000000000000000000000000000000000000000701C070000000000000000000000000000000000000000000000000000000000000000001C0701C000000000000000000000000000000000000000000000000000000000000000000701C070000000000000000000000000000000000000000000000000000000000000000001C0701C000000000000000000000000000000000000000000000000000000000000000080201C07000000000000000000000000000000000000000000000000000000000000000020080700800000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000080201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C020080000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000200807008020000000000000000000000000000000000000000000000000000000000000080201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C02008000000000000000000000000000000000000000000000000000000000000020080700802000000000000000000000000000000000000000000000000000000000000008",
	mem_init0 => "0201C020080000000000000000000000000000000000000000000000000000000000000200807008020000000000000000000000000000000000000000000000000000000000000080201C02008000000000000000000000000000000000000000000000000000000000000000080700802000000000000000000000000000000000000000000000000000000000000000000080200800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../lightsaber.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|lightSaber:ls_reg|altsyncram:altsyncram_component|altsyncram_50p1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 900,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|ls_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y10_N30
\CP|Add33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~1_sumout\ = SUM(( \CP|bcounter|out\(0) ) + ( \CP|bcounter|out\(9) ) + ( !VCC ))
-- \CP|Add33~2\ = CARRY(( \CP|bcounter|out\(0) ) + ( \CP|bcounter|out\(9) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(0),
	dataf => \CP|bcounter|ALT_INV_out\(9),
	cin => GND,
	sumout => \CP|Add33~1_sumout\,
	cout => \CP|Add33~2\);

-- Location: LABCELL_X35_Y10_N33
\CP|Add33~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~5_sumout\ = SUM(( \CP|bcounter|out\(10) ) + ( !\CP|bcounter|out\(0) $ (!\CP|bcounter|out\(1)) ) + ( \CP|Add33~2\ ))
-- \CP|Add33~6\ = CARRY(( \CP|bcounter|out\(10) ) + ( !\CP|bcounter|out\(0) $ (!\CP|bcounter|out\(1)) ) + ( \CP|Add33~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(0),
	datac => \CP|bcounter|ALT_INV_out\(1),
	datad => \CP|bcounter|ALT_INV_out\(10),
	cin => \CP|Add33~2\,
	sumout => \CP|Add33~5_sumout\,
	cout => \CP|Add33~6\);

-- Location: LABCELL_X35_Y10_N36
\CP|Add33~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~9_sumout\ = SUM(( !\CP|bcounter|out\(2) $ (((!\CP|bcounter|out\(0) & !\CP|bcounter|out\(1)))) ) + ( \CP|bcounter|out\(11) ) + ( \CP|Add33~6\ ))
-- \CP|Add33~10\ = CARRY(( !\CP|bcounter|out\(2) $ (((!\CP|bcounter|out\(0) & !\CP|bcounter|out\(1)))) ) + ( \CP|bcounter|out\(11) ) + ( \CP|Add33~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(2),
	datac => \CP|bcounter|ALT_INV_out\(0),
	datad => \CP|bcounter|ALT_INV_out\(1),
	dataf => \CP|bcounter|ALT_INV_out\(11),
	cin => \CP|Add33~6\,
	sumout => \CP|Add33~9_sumout\,
	cout => \CP|Add33~10\);

-- Location: LABCELL_X35_Y10_N18
\CP|Add31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~0_combout\ = ( \CP|bcounter|out\(0) & ( \CP|bcounter|out\(3) ) ) # ( !\CP|bcounter|out\(0) & ( !\CP|bcounter|out\(3) $ (((!\CP|bcounter|out\(2) & !\CP|bcounter|out\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010101010011001101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(3),
	datab => \CP|bcounter|ALT_INV_out\(2),
	datad => \CP|bcounter|ALT_INV_out\(1),
	dataf => \CP|bcounter|ALT_INV_out\(0),
	combout => \CP|Add31~0_combout\);

-- Location: LABCELL_X35_Y10_N39
\CP|Add33~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~13_sumout\ = SUM(( GND ) + ( \CP|Add31~0_combout\ ) + ( \CP|Add33~10\ ))
-- \CP|Add33~14\ = CARRY(( GND ) + ( \CP|Add31~0_combout\ ) + ( \CP|Add33~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|ALT_INV_Add31~0_combout\,
	cin => \CP|Add33~10\,
	sumout => \CP|Add33~13_sumout\,
	cout => \CP|Add33~14\);

-- Location: LABCELL_X35_Y10_N27
\CP|Add31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~1_combout\ = ( \CP|bcounter|out\(4) & ( (!\CP|bcounter|out\(0) & (!\CP|bcounter|out\(1) & ((\CP|bcounter|out\(3)) # (\CP|bcounter|out\(2))))) # (\CP|bcounter|out\(0) & ((!\CP|bcounter|out\(3) $ (!\CP|bcounter|out\(1))))) ) ) # ( 
-- !\CP|bcounter|out\(4) & ( (!\CP|bcounter|out\(0) & (((!\CP|bcounter|out\(2) & !\CP|bcounter|out\(3))) # (\CP|bcounter|out\(1)))) # (\CP|bcounter|out\(0) & ((!\CP|bcounter|out\(3) $ (\CP|bcounter|out\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000010101111110100001010111100101111010100000010111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(0),
	datab => \CP|bcounter|ALT_INV_out\(2),
	datac => \CP|bcounter|ALT_INV_out\(3),
	datad => \CP|bcounter|ALT_INV_out\(1),
	dataf => \CP|bcounter|ALT_INV_out\(4),
	combout => \CP|Add31~1_combout\);

-- Location: LABCELL_X35_Y10_N42
\CP|Add33~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~17_sumout\ = SUM(( !\CP|Add31~1_combout\ ) + ( GND ) + ( \CP|Add33~14\ ))
-- \CP|Add33~18\ = CARRY(( !\CP|Add31~1_combout\ ) + ( GND ) + ( \CP|Add33~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add31~1_combout\,
	cin => \CP|Add33~14\,
	sumout => \CP|Add33~17_sumout\,
	cout => \CP|Add33~18\);

-- Location: LABCELL_X35_Y10_N21
\CP|Add31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~2_combout\ = ( \CP|bcounter|out\(0) & ( (!\CP|bcounter|out\(3) & ((!\CP|bcounter|out\(4)) # (\CP|bcounter|out\(1)))) # (\CP|bcounter|out\(3) & (!\CP|bcounter|out\(4) & \CP|bcounter|out\(1))) ) ) # ( !\CP|bcounter|out\(0) & ( 
-- (!\CP|bcounter|out\(4) & (((!\CP|bcounter|out\(3) & !\CP|bcounter|out\(2))) # (\CP|bcounter|out\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011110000100000001111000010100000111110101010000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bcounter|ALT_INV_out\(3),
	datab => \CP|bcounter|ALT_INV_out\(2),
	datac => \CP|bcounter|ALT_INV_out\(4),
	datad => \CP|bcounter|ALT_INV_out\(1),
	dataf => \CP|bcounter|ALT_INV_out\(0),
	combout => \CP|Add31~2_combout\);

-- Location: LABCELL_X35_Y10_N24
\CP|Add31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~3_combout\ = ( \CP|bcounter|out\(5) & ( !\CP|bcounter|out\(2) $ (\CP|Add31~2_combout\) ) ) # ( !\CP|bcounter|out\(5) & ( !\CP|bcounter|out\(2) $ (!\CP|Add31~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(2),
	datac => \CP|ALT_INV_Add31~2_combout\,
	dataf => \CP|bcounter|ALT_INV_out\(5),
	combout => \CP|Add31~3_combout\);

-- Location: LABCELL_X35_Y10_N45
\CP|Add33~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~21_sumout\ = SUM(( !\CP|Add31~3_combout\ ) + ( GND ) + ( \CP|Add33~18\ ))
-- \CP|Add33~22\ = CARRY(( !\CP|Add31~3_combout\ ) + ( GND ) + ( \CP|Add33~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add31~3_combout\,
	cin => \CP|Add33~18\,
	sumout => \CP|Add33~21_sumout\,
	cout => \CP|Add33~22\);

-- Location: LABCELL_X35_Y10_N9
\CP|Add31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~4_combout\ = ( \CP|bcounter|out\(5) & ( (\CP|bcounter|out\(2) & \CP|Add31~2_combout\) ) ) # ( !\CP|bcounter|out\(5) & ( (\CP|Add31~2_combout\) # (\CP|bcounter|out\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(2),
	datad => \CP|ALT_INV_Add31~2_combout\,
	dataf => \CP|bcounter|ALT_INV_out\(5),
	combout => \CP|Add31~4_combout\);

-- Location: LABCELL_X35_Y10_N48
\CP|Add33~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~25_sumout\ = SUM(( GND ) + ( !\CP|bcounter|out\(3) $ (\CP|Add31~4_combout\) ) + ( \CP|Add33~22\ ))
-- \CP|Add33~26\ = CARRY(( GND ) + ( !\CP|bcounter|out\(3) $ (\CP|Add31~4_combout\) ) + ( \CP|Add33~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(3),
	dataf => \CP|ALT_INV_Add31~4_combout\,
	cin => \CP|Add33~22\,
	sumout => \CP|Add33~25_sumout\,
	cout => \CP|Add33~26\);

-- Location: LABCELL_X35_Y10_N6
\CP|Add31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~5_combout\ = ( \CP|Add31~4_combout\ ) # ( !\CP|Add31~4_combout\ & ( \CP|bcounter|out\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bcounter|ALT_INV_out\(3),
	dataf => \CP|ALT_INV_Add31~4_combout\,
	combout => \CP|Add31~5_combout\);

-- Location: LABCELL_X35_Y10_N51
\CP|Add33~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~29_sumout\ = SUM(( !\CP|bcounter|out\(4) $ (\CP|Add31~5_combout\) ) + ( GND ) + ( \CP|Add33~26\ ))
-- \CP|Add33~30\ = CARRY(( !\CP|bcounter|out\(4) $ (\CP|Add31~5_combout\) ) + ( GND ) + ( \CP|Add33~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(4),
	datac => \CP|ALT_INV_Add31~5_combout\,
	cin => \CP|Add33~26\,
	sumout => \CP|Add33~29_sumout\,
	cout => \CP|Add33~30\);

-- Location: LABCELL_X35_Y10_N12
\CP|Add31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add31~6_combout\ = ( \CP|bcounter|out\(4) & ( \CP|Add31~5_combout\ ) ) # ( !\CP|bcounter|out\(4) & ( \CP|Add31~5_combout\ ) ) # ( \CP|bcounter|out\(4) & ( !\CP|Add31~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|bcounter|ALT_INV_out\(4),
	dataf => \CP|ALT_INV_Add31~5_combout\,
	combout => \CP|Add31~6_combout\);

-- Location: LABCELL_X35_Y10_N54
\CP|Add33~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add33~33_sumout\ = SUM(( GND ) + ( !\CP|bcounter|out\(5) $ (\CP|Add31~6_combout\) ) + ( \CP|Add33~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bcounter|ALT_INV_out\(5),
	dataf => \CP|ALT_INV_Add31~6_combout\,
	cin => \CP|Add33~30\,
	sumout => \CP|Add33~33_sumout\);

-- Location: M10K_X41_Y11_N0
\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF00003FFFC00000000000",
	mem_init2 => "000FF03FC003FC03F00000000000003FC003F003C000FF000000000000FF0003F003C000FFC00000000003FFC000FFFFC000FFC0000000000FFFF00FF003F003FFF0000000000FFFFFFFF003FFFFFFFC00000000FFFFFFFFF003FFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFC00003FCFFFFFFFFFFFFFFFFFFCFC00000F03C03C0FFFFFFC0F03C0FC00000C03FF3F00FFFF00FCFFF0300000033FFFCFF000000FFCFFFCF0000003FFFFCFFF0000FFFC3FFFC0000000FFFF3FFFF00FFFFC3FFF00000000FFFC3FFF",
	mem_init1 => "FC0FFFFF0FFF00000000FFF0FFFFF00FFFFFC3FF000000003FF3FFFFF00FFFFFF3FF000000003FCFFFFFF00FFFFFFCFF000000003FFFFFFFF00FFFFFFFFF000000003FFFFFFFF003FFFFFFFC00000000FFC3FFFFF003FFFFC3FF00000003FFC003FFC003FFF000FFC0000003FFC000000000000000FFF000000FFFC000000000000000FFF000000FFFC00000FFFF000000FFF000000FFFFFFFF000000FFFFFFFF000000FFFFF0000000000003FFFF0000003FC00FFFFFFFFFFFFC03FF0000003F03FFFFFFFFFFFFFFF0FC000000000FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFF",
	mem_init0 => "FFC00000000003FFFFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFFFFC00000000000FFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFF0000000000000FFFFFFFFCFFFFFC00000000000003FFFF3FFCFFFFF000000000000000FFFF3FFCFFFFC0000000000000000FFF3FFCFFFC000000000000000000FF3FFCFFC0000000000000000000033FFCF000000000000000000000003FFC0000000000000000000000003FFC0000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "button.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|button:bt_reg|altsyncram:altsyncram_component|altsyncram_7ho1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3136,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y8_N6
\CP|Selector9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~13_combout\ = ( \CP|BCenable~combout\ & ( ((\CP|LSCenable~combout\ & \CP|ls_reg|altsyncram_component|auto_generated|q_a\(2))) # (\CP|bt_reg|altsyncram_component|auto_generated|q_a\(2)) ) ) # ( !\CP|BCenable~combout\ & ( 
-- (\CP|LSCenable~combout\ & \CP|ls_reg|altsyncram_component|auto_generated|q_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_LSCenable~combout\,
	datac => \CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \CP|ALT_INV_BCenable~combout\,
	combout => \CP|Selector9~13_combout\);

-- Location: MLABCELL_X39_Y9_N24
\CP|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~13_sumout\ = SUM(( \CP|BGC|out\(6) ) + ( \CP|Add3~11\ ) + ( \CP|Add3~10\ ))
-- \CP|Add3~14\ = CARRY(( \CP|BGC|out\(6) ) + ( \CP|Add3~11\ ) + ( \CP|Add3~10\ ))
-- \CP|Add3~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|BGC|ALT_INV_out\(6),
	cin => \CP|Add3~10\,
	sharein => \CP|Add3~11\,
	sumout => \CP|Add3~13_sumout\,
	cout => \CP|Add3~14\,
	shareout => \CP|Add3~15\);

-- Location: MLABCELL_X39_Y9_N27
\CP|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~5_sumout\ = SUM(( \CP|BGC|out\(7) ) + ( \CP|Add3~15\ ) + ( \CP|Add3~14\ ))
-- \CP|Add3~6\ = CARRY(( \CP|BGC|out\(7) ) + ( \CP|Add3~15\ ) + ( \CP|Add3~14\ ))
-- \CP|Add3~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|BGC|ALT_INV_out\(7),
	cin => \CP|Add3~14\,
	sharein => \CP|Add3~15\,
	sumout => \CP|Add3~5_sumout\,
	cout => \CP|Add3~6\,
	shareout => \CP|Add3~7\);

-- Location: MLABCELL_X39_Y9_N30
\CP|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add3~1_sumout\ = SUM(( GND ) + ( \CP|Add3~7\ ) + ( \CP|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \CP|Add3~6\,
	sharein => \CP|Add3~7\,
	sumout => \CP|Add3~1_sumout\);

-- Location: LABCELL_X40_Y9_N48
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\ = ( \CP|Add3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \CP|ALT_INV_Add3~1_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\);

-- Location: FF_X40_Y9_N49
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X39_Y9_N52
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|Add3~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X55_Y14_N3
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ = ( \CP|Add9~9_sumout\ & ( (\CP|Add9~1_sumout\ & (!\CP|Add9~5_sumout\ & \CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~5_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~9_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\);

-- Location: M10K_X58_Y14_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000004000000000000000000000000000000000000000000000000000000001000000040000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N45
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ = ( !\CP|Add9~9_sumout\ & ( (\CP|Add9~1_sumout\ & (!\CP|Add9~5_sumout\ & \CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~5_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~9_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\);

-- Location: M10K_X69_Y14_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000800000020000000000000000000000000000000000000000000000000000000000000000000000008000000F000000000100000000000000000000100000000008000000000000000000",
	mem_init2 => "000000000003C0000003000000000000000000000000000000000000000000000000000000000000000000000000800000020000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008100000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000200008000800100000000000000000200000000000000000000000000000000000000000000000003C00180008001C000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X39_Y9_N40
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|Add3~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\);

-- Location: LABCELL_X55_Y14_N51
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ = ( !\CP|Add9~9_sumout\ & ( (!\CP|Add9~1_sumout\ & (!\CP|Add9~5_sumout\ & \CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~5_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~9_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\);

-- Location: M10K_X58_Y18_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000100040030000000000000000000000000000000000000000000000000000000000000000000000000000400300000000000000000000000000000000000000000000000000000000000000000000000000003004000000000000000000000000000000000000000000000000000000000000000000000000F000326C000F00000000000000000000000000000000000000000000000000000000000000000000F0000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "F80000000000000E0000000000000000000000000000000000000000000000000000000000000000F80000000000000F000000000000000000000000000000000003C1F7FF00C000FC000000000000003C0000000000007C000000000000007FF7C01E7F07C07C000003C0C70E00C0070E000000000000003F000000000000FC0000000000000060E3C00C1C0301CF800000E0C40E03E00E038000000000000000000000000000000000000000000040E1878C0C020701C0000030C00E03600E03800000000000001C000000000002780000000000000000E1878C0F060701C0000018C00E03781803C00000000000003F000000000000FC0000000000000000",
	mem_init1 => "E18DCC07FC07006000000EC20E07381801C00000000000001E000180000000780000000000000020E18DCC070407006000001FC3FE043C1801C00000000000001D00000000000088000000000000003FE1B84C07980F8060000030C30E041C1801C00001000000001C000000000000380000000000000030E1B86C03980000600000E0C00E0C1C1C03800000C000000000000000000000000000000000000000E1B06C03B80000E00000E0C00E0C1E0E038000000000000000000000000000200000000000000000E1F03C00A00601C00000E0C40E08060F038000008000000000000000000000000000000000000040E1C03C00E00701C00000F0C40E180607",
	mem_init0 => "0E0000000000000000000000000000000000000000000040E1C01C00E00783C000001FF7FF7C1FC0F8000000060000000000000000000000000000000000007FF7801C0040067C000000000000000000000000006000000000000004000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000260000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N21
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ = ( \CP|Add9~13_sumout\ & ( \CP|Add9~9_sumout\ & ( (!\CP|Add9~5_sumout\ & !\CP|Add9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~5_sumout\,
	datac => \CP|ALT_INV_Add9~1_sumout\,
	datae => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~9_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\);

-- Location: M10K_X58_Y16_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000100000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000001C00000000000000003800000000000000000020000000000000000000000000000000000000000000000000C00340000400000000000000000000200000000000000000000000000000080000000000003F60077FFFC287FC00000000000000000000F80000000000000000000000000000010000000000783F2167FFFFE6C7FC120000000000800000003000000000000000000000000000000000000000007100000000000000000200000000000000000000000000000000000000000000000000000000000060000400000040300002000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000001C1800004C394000083C00000000000000000000000000000000000000000000000000000000000010380000100C000008040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004099020003000000000000000000000000000000000000000400000000000000000000000000400040C00200030000000000000000000000000000000000000000000000000000C00000000000000000010000000000000000000001800000000000000000000000000000000000004000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N6
\CP|Selector9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~8_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|go|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datab => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \CP|Selector9~8_combout\);

-- Location: LABCELL_X55_Y14_N42
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ = ( !\CP|Add9~5_sumout\ & ( (\CP|Add9~1_sumout\ & (!\CP|Add9~9_sumout\ & !\CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~9_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~5_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\);

-- Location: M10K_X58_Y15_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000008000000000C000000000000000000000000000000000000000000000000000000000000000000000800000000000000020000000000000000000000004000000000000000000000000000000000000000000000000000000200000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000300000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000080000000000000000000000000000000000000000000000000000000020000000000000000000003C00000000000000000000000000000000000000000000000000000000F0000000000000000000000C00000000000000000000000000000000000000000000000000000000300000000000000000000008000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000FC001C0000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N30
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ = ( !\CP|Add9~5_sumout\ & ( (\CP|Add9~1_sumout\ & (\CP|Add9~9_sumout\ & !\CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~9_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~5_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\);

-- Location: M10K_X49_Y17_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000010000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000040018200000000000000000000000000000000000000000000000000000001000000000000000000C000020000000000000000000000000",
	mem_init2 => "0000000000000000000000000100000C0000080000180000300000C0000000000000000000000000000000000000000000000000230000010000780000060000400000C000000000000000000000000000000000000000000000000021000001F007C0000001E00FC000008400000000000000000000000000000000000000000000000000C000003FFF000000007FFE000003000000000000000000000000000400000000000000000000001080000000000000000000000000030C0000000000000000000000000000000000000000000000001030000000000000000000000000060600000000000000000000000000000000000000000000000000300000",
	mem_init1 => "0000000000000000000064000000000000000000000000000000000000000000000000000030000000000000000000000000048000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000040000000000000000000000000088080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000018000000000000000000000000000000000000000000000000000000000103C000000000400000000800000000000000000000000000000000000000",
	mem_init0 => "0000100000000000000000C000000000000000000800000000000000000000000000001000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N12
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3) = ( !\CP|Add9~13_sumout\ & ( !\CP|Add9~5_sumout\ & ( (!\CP|Add9~9_sumout\ & !\CP|Add9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add9~9_sumout\,
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datae => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~5_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3));

-- Location: M10K_X76_Y14_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N0
\CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ = ( !\CP|Add9~5_sumout\ & ( (!\CP|Add9~1_sumout\ & (\CP|Add9~9_sumout\ & !\CP|Add9~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add9~1_sumout\,
	datac => \CP|ALT_INV_Add9~9_sumout\,
	datad => \CP|ALT_INV_Add9~13_sumout\,
	dataf => \CP|ALT_INV_Add9~5_sumout\,
	combout => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\);

-- Location: M10K_X49_Y14_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000020000000000000000000000000000000800000000000000000000000000041000000000000000000F00000000000000000000000000000000000000000000000000000000000830000000000000000003000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000600000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000C0000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000380000000000000000000000001800000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000010000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000001000000000100000002000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000008000000000000000000000000000000000000000000000000000020000000000000000000000000040000000000000000000000000000000000000000000000000000300000000000000000000000000C000000000000000000000000000000000000000000000000000020000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000008000000000800000C000000000000000000000000180000000000000000000000000000000000001C000000003E00000C000000000000000000000000380000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N36
\CP|Selector9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~7_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\)))) ) ) ) # ( 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a11~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datab => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \CP|Selector9~7_combout\);

-- Location: LABCELL_X40_Y7_N18
\CP|Selector9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~9_combout\ = ( \CP|Selector9~7_combout\ & ( \CP|Dgameover~combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2)) # (\CP|Selector9~8_combout\) ) ) ) # ( !\CP|Selector9~7_combout\ & ( \CP|Dgameover~combout\ & ( 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & \CP|Selector9~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \CP|ALT_INV_Selector9~8_combout\,
	datae => \CP|ALT_INV_Selector9~7_combout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|Selector9~9_combout\);

-- Location: LABCELL_X40_Y6_N30
\CP|Add21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~1_sumout\ = SUM(( \CP|RC|out\(0) ) + ( \CP|RC|out\(6) ) + ( !VCC ))
-- \CP|Add21~2\ = CARRY(( \CP|RC|out\(0) ) + ( \CP|RC|out\(6) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(0),
	datac => \CP|RC|ALT_INV_out\(6),
	cin => GND,
	sumout => \CP|Add21~1_sumout\,
	cout => \CP|Add21~2\);

-- Location: LABCELL_X40_Y6_N33
\CP|Add21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~5_sumout\ = SUM(( !\CP|RC|out\(0) $ (!\CP|RC|out\(1)) ) + ( \CP|RC|out\(7) ) + ( \CP|Add21~2\ ))
-- \CP|Add21~6\ = CARRY(( !\CP|RC|out\(0) $ (!\CP|RC|out\(1)) ) + ( \CP|RC|out\(7) ) + ( \CP|Add21~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(0),
	datac => \CP|RC|ALT_INV_out\(1),
	dataf => \CP|RC|ALT_INV_out\(7),
	cin => \CP|Add21~2\,
	sumout => \CP|Add21~5_sumout\,
	cout => \CP|Add21~6\);

-- Location: LABCELL_X40_Y6_N36
\CP|Add21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~9_sumout\ = SUM(( \CP|RC|out\(8) ) + ( !\CP|RC|out\(2) $ (((!\CP|RC|out\(0) & !\CP|RC|out\(1)))) ) + ( \CP|Add21~6\ ))
-- \CP|Add21~10\ = CARRY(( \CP|RC|out\(8) ) + ( !\CP|RC|out\(2) $ (((!\CP|RC|out\(0) & !\CP|RC|out\(1)))) ) + ( \CP|Add21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100001111000011100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(0),
	datab => \CP|RC|ALT_INV_out\(1),
	datac => \CP|RC|ALT_INV_out\(2),
	datad => \CP|RC|ALT_INV_out\(8),
	cin => \CP|Add21~6\,
	sumout => \CP|Add21~9_sumout\,
	cout => \CP|Add21~10\);

-- Location: LABCELL_X40_Y6_N39
\CP|Add21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~13_sumout\ = SUM(( \CP|RC|out\(9) ) + ( !\CP|RC|out\(3) $ (((!\CP|RC|out\(0) & (!\CP|RC|out\(1) & !\CP|RC|out\(2))))) ) + ( \CP|Add21~10\ ))
-- \CP|Add21~14\ = CARRY(( \CP|RC|out\(9) ) + ( !\CP|RC|out\(3) $ (((!\CP|RC|out\(0) & (!\CP|RC|out\(1) & !\CP|RC|out\(2))))) ) + ( \CP|Add21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(0),
	datab => \CP|RC|ALT_INV_out\(1),
	datac => \CP|RC|ALT_INV_out\(2),
	datad => \CP|RC|ALT_INV_out\(9),
	dataf => \CP|RC|ALT_INV_out\(3),
	cin => \CP|Add21~10\,
	sumout => \CP|Add21~13_sumout\,
	cout => \CP|Add21~14\);

-- Location: LABCELL_X40_Y6_N21
\CP|Add19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add19~0_combout\ = ( \CP|RC|out\(0) & ( \CP|RC|out\(4) ) ) # ( !\CP|RC|out\(0) & ( !\CP|RC|out\(4) $ (((!\CP|RC|out\(3) & (!\CP|RC|out\(1) & !\CP|RC|out\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100011110000011110001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(3),
	datab => \CP|RC|ALT_INV_out\(1),
	datac => \CP|RC|ALT_INV_out\(4),
	datad => \CP|RC|ALT_INV_out\(2),
	dataf => \CP|RC|ALT_INV_out\(0),
	combout => \CP|Add19~0_combout\);

-- Location: LABCELL_X40_Y6_N42
\CP|Add21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~17_sumout\ = SUM(( \CP|Add19~0_combout\ ) + ( GND ) + ( \CP|Add21~14\ ))
-- \CP|Add21~18\ = CARRY(( \CP|Add19~0_combout\ ) + ( GND ) + ( \CP|Add21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add19~0_combout\,
	cin => \CP|Add21~14\,
	sumout => \CP|Add21~17_sumout\,
	cout => \CP|Add21~18\);

-- Location: LABCELL_X40_Y6_N24
\CP|Add19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add19~1_combout\ = ( \CP|RC|out\(3) & ( (!\CP|RC|out\(4) & \CP|RC|out\(0)) ) ) # ( !\CP|RC|out\(3) & ( (!\CP|RC|out\(4) & (((!\CP|RC|out\(2) & !\CP|RC|out\(1))) # (\CP|RC|out\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001100100011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(2),
	datab => \CP|RC|ALT_INV_out\(4),
	datac => \CP|RC|ALT_INV_out\(0),
	datad => \CP|RC|ALT_INV_out\(1),
	dataf => \CP|RC|ALT_INV_out\(3),
	combout => \CP|Add19~1_combout\);

-- Location: LABCELL_X40_Y6_N45
\CP|Add21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~21_sumout\ = SUM(( GND ) + ( !\CP|RC|out\(1) $ (\CP|Add19~1_combout\) ) + ( \CP|Add21~18\ ))
-- \CP|Add21~22\ = CARRY(( GND ) + ( !\CP|RC|out\(1) $ (\CP|Add19~1_combout\) ) + ( \CP|Add21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(1),
	dataf => \CP|ALT_INV_Add19~1_combout\,
	cin => \CP|Add21~18\,
	sumout => \CP|Add21~21_sumout\,
	cout => \CP|Add21~22\);

-- Location: LABCELL_X40_Y6_N6
\CP|Add19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add19~2_combout\ = ( \CP|RC|out\(1) & ( \CP|Add19~1_combout\ ) ) # ( !\CP|RC|out\(1) & ( \CP|Add19~1_combout\ ) ) # ( \CP|RC|out\(1) & ( !\CP|Add19~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CP|RC|ALT_INV_out\(1),
	dataf => \CP|ALT_INV_Add19~1_combout\,
	combout => \CP|Add19~2_combout\);

-- Location: LABCELL_X40_Y6_N48
\CP|Add21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~25_sumout\ = SUM(( GND ) + ( !\CP|RC|out\(2) $ (\CP|Add19~2_combout\) ) + ( \CP|Add21~22\ ))
-- \CP|Add21~26\ = CARRY(( GND ) + ( !\CP|RC|out\(2) $ (\CP|Add19~2_combout\) ) + ( \CP|Add21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(2),
	dataf => \CP|ALT_INV_Add19~2_combout\,
	cin => \CP|Add21~22\,
	sumout => \CP|Add21~25_sumout\,
	cout => \CP|Add21~26\);

-- Location: LABCELL_X40_Y6_N27
\CP|Add19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add19~3_combout\ = ( \CP|Add19~2_combout\ ) # ( !\CP|Add19~2_combout\ & ( \CP|RC|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(2),
	dataf => \CP|ALT_INV_Add19~2_combout\,
	combout => \CP|Add19~3_combout\);

-- Location: LABCELL_X40_Y6_N51
\CP|Add21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~29_sumout\ = SUM(( !\CP|RC|out\(3) $ (\CP|Add19~3_combout\) ) + ( GND ) + ( \CP|Add21~26\ ))
-- \CP|Add21~30\ = CARRY(( !\CP|RC|out\(3) $ (\CP|Add19~3_combout\) ) + ( GND ) + ( \CP|Add21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(3),
	datad => \CP|ALT_INV_Add19~3_combout\,
	cin => \CP|Add21~26\,
	sumout => \CP|Add21~29_sumout\,
	cout => \CP|Add21~30\);

-- Location: LABCELL_X40_Y6_N18
\CP|Add19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add19~4_combout\ = (\CP|Add19~3_combout\) # (\CP|RC|out\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(3),
	datac => \CP|ALT_INV_Add19~3_combout\,
	combout => \CP|Add19~4_combout\);

-- Location: LABCELL_X40_Y6_N54
\CP|Add21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add21~33_sumout\ = SUM(( !\CP|Add19~4_combout\ $ (\CP|RC|out\(4)) ) + ( GND ) + ( \CP|Add21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add19~4_combout\,
	datab => \CP|RC|ALT_INV_out\(4),
	cin => \CP|Add21~30\,
	sumout => \CP|Add21~33_sumout\);

-- Location: M10K_X41_Y7_N0
\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380E018060380E0300C0300E0180791E0581604010400000401004030080000601806018461398E6D9BE6F9BE6F1BC6D0340D0359D6358D6358D0700E03C0F1B46C1B06C1B66D9B60184E1398E6D83E0F81E0799E660180461194611846118405004010041",
	mem_init3 => "9864010040300C1B00384E1398E6D9BE0F81E6781E6401006651946118C63184650141906419804010040306C1B06384613F8E0F9BE0F81E6781E6601004655976358D6358D65D941900401806010040366D8366184611F860F9BE6F81E6781E660198665F97E358D6358D65D951900401806018041B66D8366184791F878D8366D81E6781E6781F87E5F1FC3D0D4350D475F719C0501E0781E059B60D83661E4791F87ED8366D81E6781E6781F17C5F1FC3D0F43D0D475771DC050160781E079BE0D83661E4791F87ED8366F81E6781E67C5F1787E1F03C0F03E0F4757D5DC779960781E679B60D83661E0781F878D83E0F99E0785E77C5F17C7F1F43D0FC3F",
	mem_init2 => "0FC757D45C179DE0581E659B60F83661F8601FC79D87E1F9DE1785E77DDF0FC3D0F43F0FC3F0FC356D436179D615856758761F84601F8601FC79387E1F9DE1781E07DBF0FC3F6D5B76FDBF6D4356DC3F0F99E658767F8761D84781F8601FC79380C6F9BE0F83E0F5BD0F5BC67D9F6559465C1765C370F83E6F9B66F8361184781F8601FC79184E7387E1F87E1F5FD7F5DC77DDF1745E77DD775C571D8767D9F61184611E478198601F87E1F866380E0398663D8F6759C63C0F03C0E03D8761D9765986619866198661F87E19860198781E066198E6398663D9F6759C6781F6799E07D9765D9765D96619866198661F86619860198781E066198E0380E03D97E5",
	mem_init1 => "79DE781F6781F07F9FE5E1705C16059860180781E06019860198781F87E198E0380E05D9785595E599F0781F67F9765E1705C16659960580781E0611986119C601F878199A0681E05D97856158398E6799F65E07E1E170599665996658178184611986119C611F878599A0280A63D9F0541505C1605C1705C1765C17059960180663E178585611986119C615FD78599206802658170541505C1705C1707C1765C16659960580667E179585675986119D6159D795F92648126681A0741D07C1F0781F07C1F67D9E6781E0581665FD79585675806119C6119C79DE73EC83A6681A0741D07C1F0781F07C1F07D9E0781E0D8379FFF61184671806119C6119C791E4",
	mem_init0 => "3FCE3A6E81A0781F07C1E0781F07C1F0799E0783E0DE7F93FC67184671806119C6719C611E43F0E4BEE83E0781E0781E0781E0781E0799E0F83F93E4F918467184671806119C67184611843F0E4BF2E7E0F81E0781E0781E0781E079BFFFE4F93E4E118467198661806119C6118461184270FCBF2E4B9F83E078180781E0781E1FE7FF3FCFF3846118060198661806119C61184611846109C272E4B93E7F9FE7F97E5F9FE7F9FE4F9384E719C6619866198661806119C6719C6719C6119C27084A13E4F9FE7F9FE7F9FE7F9384E1384611846119C6719C6118461184611846119C6719C670842118461387E1F87E1F84E1184611846118461184611846118461",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "hunter.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|hunter:hunter_reg|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 900,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y8_N48
\CP|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~1_combout\ = ( \CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( !\CP|colorIsNotObj~combout\ & ( (\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (!\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ & 
-- !\CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\)) ) ) ) # ( !\CP|Mod1|auto_generated|divider|divider|op_8~9_sumout\ & ( !\CP|colorIsNotObj~combout\ & ( (!\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((!\CP|Mod1|auto_generated|divider|divider|op_8~13_sumout\)))) # (\CP|Mod1|auto_generated|divider|divider|op_8~1_sumout\ & (!\CP|Mod1|auto_generated|divider|divider|StageOut[30]~1_combout\ & 
-- ((!\CP|Mod1|auto_generated|divider|divider|StageOut[29]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010010100000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~1_combout\,
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~2_combout\,
	datae => \CP|Mod1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \CP|ALT_INV_colorIsNotObj~combout\,
	combout => \CP|Selector11~1_combout\);

-- Location: LABCELL_X55_Y6_N30
\CP|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~1_sumout\ = SUM(( \CP|coor\(0) ) + ( \CP|RC|out\(0) ) + ( !VCC ))
-- \CP|Add5~2\ = CARRY(( \CP|coor\(0) ) + ( \CP|RC|out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(0),
	datad => \CP|ALT_INV_coor\(0),
	cin => GND,
	sumout => \CP|Add5~1_sumout\,
	cout => \CP|Add5~2\);

-- Location: LABCELL_X55_Y6_N33
\CP|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~5_sumout\ = SUM(( \CP|coor\(1) ) + ( \CP|RC|out\(1) ) + ( \CP|Add5~2\ ))
-- \CP|Add5~6\ = CARRY(( \CP|coor\(1) ) + ( \CP|RC|out\(1) ) + ( \CP|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(1),
	datad => \CP|ALT_INV_coor\(1),
	cin => \CP|Add5~2\,
	sumout => \CP|Add5~5_sumout\,
	cout => \CP|Add5~6\);

-- Location: LABCELL_X55_Y6_N36
\CP|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~25_sumout\ = SUM(( \CP|coor\(2) ) + ( \CP|RC|out\(2) ) + ( \CP|Add5~6\ ))
-- \CP|Add5~26\ = CARRY(( \CP|coor\(2) ) + ( \CP|RC|out\(2) ) + ( \CP|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(2),
	datad => \CP|ALT_INV_coor\(2),
	cin => \CP|Add5~6\,
	sumout => \CP|Add5~25_sumout\,
	cout => \CP|Add5~26\);

-- Location: LABCELL_X55_Y6_N39
\CP|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~29_sumout\ = SUM(( \CP|RC|out\(3) ) + ( \CP|coor\(3) ) + ( \CP|Add5~26\ ))
-- \CP|Add5~30\ = CARRY(( \CP|RC|out\(3) ) + ( \CP|coor\(3) ) + ( \CP|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|RC|ALT_INV_out\(3),
	datac => \CP|ALT_INV_coor\(3),
	cin => \CP|Add5~26\,
	sumout => \CP|Add5~29_sumout\,
	cout => \CP|Add5~30\);

-- Location: LABCELL_X55_Y6_N42
\CP|Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~33_sumout\ = SUM(( \CP|RC|out\(4) ) + ( \CP|coor\(4) ) + ( \CP|Add5~30\ ))
-- \CP|Add5~34\ = CARRY(( \CP|RC|out\(4) ) + ( \CP|coor\(4) ) + ( \CP|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(4),
	datad => \CP|RC|ALT_INV_out\(4),
	cin => \CP|Add5~30\,
	sumout => \CP|Add5~33_sumout\,
	cout => \CP|Add5~34\);

-- Location: LABCELL_X55_Y6_N45
\CP|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~17_sumout\ = SUM(( \CP|coor\(5) ) + ( GND ) + ( \CP|Add5~34\ ))
-- \CP|Add5~18\ = CARRY(( \CP|coor\(5) ) + ( GND ) + ( \CP|Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(5),
	cin => \CP|Add5~34\,
	sumout => \CP|Add5~17_sumout\,
	cout => \CP|Add5~18\);

-- Location: LABCELL_X55_Y6_N48
\CP|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~21_sumout\ = SUM(( \CP|coor\(6) ) + ( GND ) + ( \CP|Add5~18\ ))
-- \CP|Add5~22\ = CARRY(( \CP|coor\(6) ) + ( GND ) + ( \CP|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_coor\(6),
	cin => \CP|Add5~18\,
	sumout => \CP|Add5~21_sumout\,
	cout => \CP|Add5~22\);

-- Location: LABCELL_X55_Y6_N51
\CP|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~13_sumout\ = SUM(( \CP|coor\(7) ) + ( GND ) + ( \CP|Add5~22\ ))
-- \CP|Add5~14\ = CARRY(( \CP|coor\(7) ) + ( GND ) + ( \CP|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_coor\(7),
	cin => \CP|Add5~22\,
	sumout => \CP|Add5~13_sumout\,
	cout => \CP|Add5~14\);

-- Location: LABCELL_X55_Y6_N54
\CP|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add5~9_sumout\ = SUM(( GND ) + ( GND ) + ( \CP|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \CP|Add5~14\,
	sumout => \CP|Add5~9_sumout\);

-- Location: LABCELL_X55_Y6_N0
\CP|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~17_sumout\ = SUM(( \CP|Add5~25_sumout\ ) + ( \CP|Add5~1_sumout\ ) + ( !VCC ))
-- \CP|Add6~18\ = CARRY(( \CP|Add5~25_sumout\ ) + ( \CP|Add5~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add5~1_sumout\,
	datac => \CP|ALT_INV_Add5~25_sumout\,
	cin => GND,
	sumout => \CP|Add6~17_sumout\,
	cout => \CP|Add6~18\);

-- Location: LABCELL_X55_Y6_N3
\CP|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~21_sumout\ = SUM(( \CP|Add5~29_sumout\ ) + ( \CP|Add5~5_sumout\ ) + ( \CP|Add6~18\ ))
-- \CP|Add6~22\ = CARRY(( \CP|Add5~29_sumout\ ) + ( \CP|Add5~5_sumout\ ) + ( \CP|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add5~5_sumout\,
	datad => \CP|ALT_INV_Add5~29_sumout\,
	cin => \CP|Add6~18\,
	sumout => \CP|Add6~21_sumout\,
	cout => \CP|Add6~22\);

-- Location: LABCELL_X55_Y6_N6
\CP|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~25_sumout\ = SUM(( \CP|Add5~33_sumout\ ) + ( \CP|Add5~25_sumout\ ) + ( \CP|Add6~22\ ))
-- \CP|Add6~26\ = CARRY(( \CP|Add5~33_sumout\ ) + ( \CP|Add5~25_sumout\ ) + ( \CP|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add5~25_sumout\,
	datab => \CP|ALT_INV_Add5~33_sumout\,
	cin => \CP|Add6~22\,
	sumout => \CP|Add6~25_sumout\,
	cout => \CP|Add6~26\);

-- Location: LABCELL_X55_Y6_N9
\CP|Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~29_sumout\ = SUM(( \CP|Add5~17_sumout\ ) + ( \CP|Add5~29_sumout\ ) + ( \CP|Add6~26\ ))
-- \CP|Add6~30\ = CARRY(( \CP|Add5~17_sumout\ ) + ( \CP|Add5~29_sumout\ ) + ( \CP|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add5~29_sumout\,
	datad => \CP|ALT_INV_Add5~17_sumout\,
	cin => \CP|Add6~26\,
	sumout => \CP|Add6~29_sumout\,
	cout => \CP|Add6~30\);

-- Location: LABCELL_X55_Y6_N12
\CP|Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~33_sumout\ = SUM(( \CP|Add5~21_sumout\ ) + ( \CP|Add5~33_sumout\ ) + ( \CP|Add6~30\ ))
-- \CP|Add6~34\ = CARRY(( \CP|Add5~21_sumout\ ) + ( \CP|Add5~33_sumout\ ) + ( \CP|Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add5~33_sumout\,
	datac => \CP|ALT_INV_Add5~21_sumout\,
	cin => \CP|Add6~30\,
	sumout => \CP|Add6~33_sumout\,
	cout => \CP|Add6~34\);

-- Location: LABCELL_X55_Y6_N15
\CP|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~9_sumout\ = SUM(( \CP|Add5~17_sumout\ ) + ( \CP|Add5~13_sumout\ ) + ( \CP|Add6~34\ ))
-- \CP|Add6~10\ = CARRY(( \CP|Add5~17_sumout\ ) + ( \CP|Add5~13_sumout\ ) + ( \CP|Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add5~13_sumout\,
	datad => \CP|ALT_INV_Add5~17_sumout\,
	cin => \CP|Add6~34\,
	sumout => \CP|Add6~9_sumout\,
	cout => \CP|Add6~10\);

-- Location: LABCELL_X55_Y6_N18
\CP|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~13_sumout\ = SUM(( \CP|Add5~21_sumout\ ) + ( \CP|Add5~9_sumout\ ) + ( \CP|Add6~10\ ))
-- \CP|Add6~14\ = CARRY(( \CP|Add5~21_sumout\ ) + ( \CP|Add5~9_sumout\ ) + ( \CP|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add5~9_sumout\,
	datad => \CP|ALT_INV_Add5~21_sumout\,
	cin => \CP|Add6~10\,
	sumout => \CP|Add6~13_sumout\,
	cout => \CP|Add6~14\);

-- Location: LABCELL_X55_Y6_N21
\CP|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~5_sumout\ = SUM(( GND ) + ( \CP|Add5~13_sumout\ ) + ( \CP|Add6~14\ ))
-- \CP|Add6~6\ = CARRY(( GND ) + ( \CP|Add5~13_sumout\ ) + ( \CP|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add5~13_sumout\,
	cin => \CP|Add6~14\,
	sumout => \CP|Add6~5_sumout\,
	cout => \CP|Add6~6\);

-- Location: LABCELL_X55_Y6_N24
\CP|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add6~1_sumout\ = SUM(( \CP|Add5~9_sumout\ ) + ( GND ) + ( \CP|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add5~9_sumout\,
	cin => \CP|Add6~6\,
	sumout => \CP|Add6~1_sumout\);

-- Location: LABCELL_X56_Y6_N0
\CP|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~17_sumout\ = SUM(( !\CP|RC|out\(5) $ (!\CP|coor\(8)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add4~18\ = CARRY(( !\CP|RC|out\(5) $ (!\CP|coor\(8)) ) + ( !VCC ) + ( !VCC ))
-- \CP|Add4~19\ = SHARE((\CP|RC|out\(5) & \CP|coor\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|RC|ALT_INV_out\(5),
	datac => \CP|ALT_INV_coor\(8),
	cin => GND,
	sharein => GND,
	sumout => \CP|Add4~17_sumout\,
	cout => \CP|Add4~18\,
	shareout => \CP|Add4~19\);

-- Location: LABCELL_X56_Y6_N3
\CP|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~21_sumout\ = SUM(( !\CP|coor\(9) $ (!\CP|RC|out\(6)) ) + ( \CP|Add4~19\ ) + ( \CP|Add4~18\ ))
-- \CP|Add4~22\ = CARRY(( !\CP|coor\(9) $ (!\CP|RC|out\(6)) ) + ( \CP|Add4~19\ ) + ( \CP|Add4~18\ ))
-- \CP|Add4~23\ = SHARE((\CP|coor\(9) & \CP|RC|out\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(9),
	datac => \CP|RC|ALT_INV_out\(6),
	cin => \CP|Add4~18\,
	sharein => \CP|Add4~19\,
	sumout => \CP|Add4~21_sumout\,
	cout => \CP|Add4~22\,
	shareout => \CP|Add4~23\);

-- Location: LABCELL_X56_Y6_N6
\CP|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~25_sumout\ = SUM(( !\CP|coor\(10) $ (!\CP|RC|out\(7)) ) + ( \CP|Add4~23\ ) + ( \CP|Add4~22\ ))
-- \CP|Add4~26\ = CARRY(( !\CP|coor\(10) $ (!\CP|RC|out\(7)) ) + ( \CP|Add4~23\ ) + ( \CP|Add4~22\ ))
-- \CP|Add4~27\ = SHARE((\CP|coor\(10) & \CP|RC|out\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(10),
	datad => \CP|RC|ALT_INV_out\(7),
	cin => \CP|Add4~22\,
	sharein => \CP|Add4~23\,
	sumout => \CP|Add4~25_sumout\,
	cout => \CP|Add4~26\,
	shareout => \CP|Add4~27\);

-- Location: LABCELL_X56_Y6_N9
\CP|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~29_sumout\ = SUM(( !\CP|RC|out\(8) $ (!\CP|coor\(11)) ) + ( \CP|Add4~27\ ) + ( \CP|Add4~26\ ))
-- \CP|Add4~30\ = CARRY(( !\CP|RC|out\(8) $ (!\CP|coor\(11)) ) + ( \CP|Add4~27\ ) + ( \CP|Add4~26\ ))
-- \CP|Add4~31\ = SHARE((\CP|RC|out\(8) & \CP|coor\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \CP|RC|ALT_INV_out\(8),
	datad => \CP|ALT_INV_coor\(11),
	cin => \CP|Add4~26\,
	sharein => \CP|Add4~27\,
	sumout => \CP|Add4~29_sumout\,
	cout => \CP|Add4~30\,
	shareout => \CP|Add4~31\);

-- Location: LABCELL_X56_Y6_N12
\CP|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~33_sumout\ = SUM(( !\CP|coor\(12) $ (!\CP|RC|out\(9)) ) + ( \CP|Add4~31\ ) + ( \CP|Add4~30\ ))
-- \CP|Add4~34\ = CARRY(( !\CP|coor\(12) $ (!\CP|RC|out\(9)) ) + ( \CP|Add4~31\ ) + ( \CP|Add4~30\ ))
-- \CP|Add4~35\ = SHARE((\CP|coor\(12) & \CP|RC|out\(9)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_coor\(12),
	datac => \CP|RC|ALT_INV_out\(9),
	cin => \CP|Add4~30\,
	sharein => \CP|Add4~31\,
	sumout => \CP|Add4~33_sumout\,
	cout => \CP|Add4~34\,
	shareout => \CP|Add4~35\);

-- Location: LABCELL_X56_Y6_N15
\CP|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~37_sumout\ = SUM(( \CP|coor\(13) ) + ( \CP|Add4~35\ ) + ( \CP|Add4~34\ ))
-- \CP|Add4~38\ = CARRY(( \CP|coor\(13) ) + ( \CP|Add4~35\ ) + ( \CP|Add4~34\ ))
-- \CP|Add4~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_coor\(13),
	cin => \CP|Add4~34\,
	sharein => \CP|Add4~35\,
	sumout => \CP|Add4~37_sumout\,
	cout => \CP|Add4~38\,
	shareout => \CP|Add4~39\);

-- Location: LABCELL_X56_Y6_N18
\CP|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~41_sumout\ = SUM(( !\CP|Add5~1_sumout\ $ (!\CP|coor\(14)) ) + ( \CP|Add4~39\ ) + ( \CP|Add4~38\ ))
-- \CP|Add4~42\ = CARRY(( !\CP|Add5~1_sumout\ $ (!\CP|coor\(14)) ) + ( \CP|Add4~39\ ) + ( \CP|Add4~38\ ))
-- \CP|Add4~43\ = SHARE((\CP|Add5~1_sumout\ & \CP|coor\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add5~1_sumout\,
	datad => \CP|ALT_INV_coor\(14),
	cin => \CP|Add4~38\,
	sharein => \CP|Add4~39\,
	sumout => \CP|Add4~41_sumout\,
	cout => \CP|Add4~42\,
	shareout => \CP|Add4~43\);

-- Location: LABCELL_X56_Y6_N21
\CP|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~45_sumout\ = SUM(( !\CP|Add5~5_sumout\ $ (!\CP|coor\(15)) ) + ( \CP|Add4~43\ ) + ( \CP|Add4~42\ ))
-- \CP|Add4~46\ = CARRY(( !\CP|Add5~5_sumout\ $ (!\CP|coor\(15)) ) + ( \CP|Add4~43\ ) + ( \CP|Add4~42\ ))
-- \CP|Add4~47\ = SHARE((\CP|Add5~5_sumout\ & \CP|coor\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add5~5_sumout\,
	datad => \CP|ALT_INV_coor\(15),
	cin => \CP|Add4~42\,
	sharein => \CP|Add4~43\,
	sumout => \CP|Add4~45_sumout\,
	cout => \CP|Add4~46\,
	shareout => \CP|Add4~47\);

-- Location: LABCELL_X56_Y6_N24
\CP|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~49_sumout\ = SUM(( !\CP|Add6~17_sumout\ $ (!\CP|coor\(16)) ) + ( \CP|Add4~47\ ) + ( \CP|Add4~46\ ))
-- \CP|Add4~50\ = CARRY(( !\CP|Add6~17_sumout\ $ (!\CP|coor\(16)) ) + ( \CP|Add4~47\ ) + ( \CP|Add4~46\ ))
-- \CP|Add4~51\ = SHARE((\CP|Add6~17_sumout\ & \CP|coor\(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add6~17_sumout\,
	datad => \CP|ALT_INV_coor\(16),
	cin => \CP|Add4~46\,
	sharein => \CP|Add4~47\,
	sumout => \CP|Add4~49_sumout\,
	cout => \CP|Add4~50\,
	shareout => \CP|Add4~51\);

-- Location: LABCELL_X56_Y6_N27
\CP|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~53_sumout\ = SUM(( \CP|Add6~21_sumout\ ) + ( \CP|Add4~51\ ) + ( \CP|Add4~50\ ))
-- \CP|Add4~54\ = CARRY(( \CP|Add6~21_sumout\ ) + ( \CP|Add4~51\ ) + ( \CP|Add4~50\ ))
-- \CP|Add4~55\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add6~21_sumout\,
	cin => \CP|Add4~50\,
	sharein => \CP|Add4~51\,
	sumout => \CP|Add4~53_sumout\,
	cout => \CP|Add4~54\,
	shareout => \CP|Add4~55\);

-- Location: LABCELL_X56_Y6_N30
\CP|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~57_sumout\ = SUM(( \CP|Add6~25_sumout\ ) + ( \CP|Add4~55\ ) + ( \CP|Add4~54\ ))
-- \CP|Add4~58\ = CARRY(( \CP|Add6~25_sumout\ ) + ( \CP|Add4~55\ ) + ( \CP|Add4~54\ ))
-- \CP|Add4~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add6~25_sumout\,
	cin => \CP|Add4~54\,
	sharein => \CP|Add4~55\,
	sumout => \CP|Add4~57_sumout\,
	cout => \CP|Add4~58\,
	shareout => \CP|Add4~59\);

-- Location: LABCELL_X56_Y6_N33
\CP|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~61_sumout\ = SUM(( \CP|Add6~29_sumout\ ) + ( \CP|Add4~59\ ) + ( \CP|Add4~58\ ))
-- \CP|Add4~62\ = CARRY(( \CP|Add6~29_sumout\ ) + ( \CP|Add4~59\ ) + ( \CP|Add4~58\ ))
-- \CP|Add4~63\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add6~29_sumout\,
	cin => \CP|Add4~58\,
	sharein => \CP|Add4~59\,
	sumout => \CP|Add4~61_sumout\,
	cout => \CP|Add4~62\,
	shareout => \CP|Add4~63\);

-- Location: LABCELL_X56_Y6_N36
\CP|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~65_sumout\ = SUM(( \CP|Add6~33_sumout\ ) + ( \CP|Add4~63\ ) + ( \CP|Add4~62\ ))
-- \CP|Add4~66\ = CARRY(( \CP|Add6~33_sumout\ ) + ( \CP|Add4~63\ ) + ( \CP|Add4~62\ ))
-- \CP|Add4~67\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add6~33_sumout\,
	cin => \CP|Add4~62\,
	sharein => \CP|Add4~63\,
	sumout => \CP|Add4~65_sumout\,
	cout => \CP|Add4~66\,
	shareout => \CP|Add4~67\);

-- Location: LABCELL_X56_Y6_N39
\CP|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~9_sumout\ = SUM(( \CP|Add6~9_sumout\ ) + ( \CP|Add4~67\ ) + ( \CP|Add4~66\ ))
-- \CP|Add4~10\ = CARRY(( \CP|Add6~9_sumout\ ) + ( \CP|Add4~67\ ) + ( \CP|Add4~66\ ))
-- \CP|Add4~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add6~9_sumout\,
	cin => \CP|Add4~66\,
	sharein => \CP|Add4~67\,
	sumout => \CP|Add4~9_sumout\,
	cout => \CP|Add4~10\,
	shareout => \CP|Add4~11\);

-- Location: LABCELL_X56_Y6_N42
\CP|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~13_sumout\ = SUM(( \CP|Add6~13_sumout\ ) + ( \CP|Add4~11\ ) + ( \CP|Add4~10\ ))
-- \CP|Add4~14\ = CARRY(( \CP|Add6~13_sumout\ ) + ( \CP|Add4~11\ ) + ( \CP|Add4~10\ ))
-- \CP|Add4~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add6~13_sumout\,
	cin => \CP|Add4~10\,
	sharein => \CP|Add4~11\,
	sumout => \CP|Add4~13_sumout\,
	cout => \CP|Add4~14\,
	shareout => \CP|Add4~15\);

-- Location: LABCELL_X56_Y6_N45
\CP|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~5_sumout\ = SUM(( \CP|Add6~5_sumout\ ) + ( \CP|Add4~15\ ) + ( \CP|Add4~14\ ))
-- \CP|Add4~6\ = CARRY(( \CP|Add6~5_sumout\ ) + ( \CP|Add4~15\ ) + ( \CP|Add4~14\ ))
-- \CP|Add4~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add6~5_sumout\,
	cin => \CP|Add4~14\,
	sharein => \CP|Add4~15\,
	sumout => \CP|Add4~5_sumout\,
	cout => \CP|Add4~6\,
	shareout => \CP|Add4~7\);

-- Location: LABCELL_X56_Y6_N48
\CP|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Add4~1_sumout\ = SUM(( \CP|Add6~1_sumout\ ) + ( \CP|Add4~7\ ) + ( \CP|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \CP|ALT_INV_Add6~1_sumout\,
	cin => \CP|Add4~6\,
	sharein => \CP|Add4~7\,
	sumout => \CP|Add4~1_sumout\);

-- Location: FF_X56_Y6_N50
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|Add4~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X56_Y6_N47
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|Add4~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X56_Y6_N44
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|Add4~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X70_Y6_N48
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ = ( !\CP|Add4~13_sumout\ & ( !\CP|Add4~1_sumout\ & ( (!\CP|Add4~5_sumout\ & \CP|Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add4~5_sumout\,
	datad => \CP|ALT_INV_Add4~9_sumout\,
	datae => \CP|ALT_INV_Add4~13_sumout\,
	dataf => \CP|ALT_INV_Add4~1_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\);

-- Location: M10K_X69_Y5_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X60_Y6_N54
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3) = ( !\CP|Add4~13_sumout\ & ( !\CP|Add4~1_sumout\ & ( (!\CP|Add4~5_sumout\ & !\CP|Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~5_sumout\,
	datad => \CP|ALT_INV_Add4~9_sumout\,
	datae => \CP|ALT_INV_Add4~13_sumout\,
	dataf => \CP|ALT_INV_Add4~1_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3));

-- Location: M10K_X76_Y5_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: FF_X56_Y6_N41
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \CP|Add4~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X66_Y6_N48
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ = ( !\CP|Add4~5_sumout\ & ( !\CP|Add4~1_sumout\ & ( (\CP|Add4~9_sumout\ & \CP|Add4~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~9_sumout\,
	datad => \CP|ALT_INV_Add4~13_sumout\,
	datae => \CP|ALT_INV_Add4~5_sumout\,
	dataf => \CP|ALT_INV_Add4~1_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\);

-- Location: M10K_X69_Y6_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X62_Y6_N6
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ = ( \CP|Add4~13_sumout\ & ( !\CP|Add4~1_sumout\ & ( (!\CP|Add4~9_sumout\ & !\CP|Add4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~9_sumout\,
	datad => \CP|ALT_INV_Add4~5_sumout\,
	datae => \CP|ALT_INV_Add4~13_sumout\,
	dataf => \CP|ALT_INV_Add4~1_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\);

-- Location: M10K_X76_Y8_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N18
\CP|Selector9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~2_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) ) 
-- ) ) # ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \CP|Selector9~2_combout\);

-- Location: LABCELL_X57_Y6_N39
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ = ( !\CP|Add4~1_sumout\ & ( \CP|Add4~5_sumout\ & ( (!\CP|Add4~13_sumout\ & !\CP|Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~13_sumout\,
	datad => \CP|ALT_INV_Add4~9_sumout\,
	datae => \CP|ALT_INV_Add4~1_sumout\,
	dataf => \CP|ALT_INV_Add4~5_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\);

-- Location: M10K_X58_Y9_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y6_N45
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ = ( !\CP|Add4~1_sumout\ & ( \CP|Add4~5_sumout\ & ( (!\CP|Add4~13_sumout\ & \CP|Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~13_sumout\,
	datad => \CP|ALT_INV_Add4~9_sumout\,
	datae => \CP|ALT_INV_Add4~1_sumout\,
	dataf => \CP|ALT_INV_Add4~5_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\);

-- Location: M10K_X58_Y4_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y6_N57
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ = ( !\CP|Add4~1_sumout\ & ( \CP|Add4~5_sumout\ & ( (\CP|Add4~13_sumout\ & !\CP|Add4~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~13_sumout\,
	datad => \CP|ALT_INV_Add4~9_sumout\,
	datae => \CP|ALT_INV_Add4~1_sumout\,
	dataf => \CP|ALT_INV_Add4~5_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\);

-- Location: M10K_X58_Y1_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X57_Y6_N30
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ = ( !\CP|Add4~1_sumout\ & ( \CP|Add4~5_sumout\ & ( (\CP|Add4~9_sumout\ & \CP|Add4~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~9_sumout\,
	datad => \CP|ALT_INV_Add4~13_sumout\,
	datae => \CP|ALT_INV_Add4~1_sumout\,
	dataf => \CP|ALT_INV_Add4~5_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\);

-- Location: M10K_X69_Y10_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N0
\CP|Selector9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~3_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \CP|Selector9~3_combout\);

-- Location: LABCELL_X66_Y6_N33
\CP|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~0_combout\ = ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \CP|Selector9~0_combout\);

-- Location: LABCELL_X57_Y6_N48
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3) = ( \CP|Add4~1_sumout\ & ( !\CP|Add4~5_sumout\ & ( (!\CP|Add4~9_sumout\ & !\CP|Add4~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~9_sumout\,
	datad => \CP|ALT_INV_Add4~13_sumout\,
	datae => \CP|ALT_INV_Add4~1_sumout\,
	dataf => \CP|ALT_INV_Add4~5_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3));

-- Location: M10K_X58_Y7_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y7_N12
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3) = ( \CP|Add4~9_sumout\ & ( \CP|Add4~1_sumout\ & ( (!\CP|Add4~13_sumout\ & !\CP|Add4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Add4~13_sumout\,
	datad => \CP|ALT_INV_Add4~5_sumout\,
	datae => \CP|ALT_INV_Add4~9_sumout\,
	dataf => \CP|ALT_INV_Add4~1_sumout\,
	combout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3));

-- Location: M10K_X69_Y7_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N51
\CP|Selector9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~1_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\ & ( \CP|Selector9~0_combout\ ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\ & ( (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \CP|Selector9~0_combout\) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a29\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|Selector9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000011000000110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|ALT_INV_Selector9~0_combout\,
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	combout => \CP|Selector9~1_combout\);

-- Location: LABCELL_X68_Y6_N6
\CP|Selector9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~4_combout\ = ( !\CP|Selector9~1_combout\ & ( ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2) & (!\CP|Selector9~2_combout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\CP|Selector9~3_combout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111010101111101111101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \CP|ALT_INV_Selector9~2_combout\,
	datad => \CP|ALT_INV_Selector9~3_combout\,
	dataf => \CP|ALT_INV_Selector9~1_combout\,
	combout => \CP|Selector9~4_combout\);

-- Location: LABCELL_X40_Y8_N39
\CP|Selector11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~2_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ & ( !\CP|colorIsNotObj~combout\ ) ) # ( !\CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ & ( (!\CP|colorIsNotObj~combout\ & 
-- ((\CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\) # (\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	datac => \CP|ALT_INV_colorIsNotObj~combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~14_combout\,
	combout => \CP|Selector11~2_combout\);

-- Location: LABCELL_X40_Y8_N12
\CP|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~0_combout\ = ( \CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ & ( (\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & !\CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\) ) ) # ( 
-- !\CP|Mod1|auto_generated|divider|divider|StageOut[29]~14_combout\ & ( (!\CP|Mod1|auto_generated|divider|divider|StageOut[28]~0_combout\ & \CP|Mod1|auto_generated|divider|divider|StageOut[30]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[28]~0_combout\,
	datad => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \CP|Mod1|auto_generated|divider|divider|ALT_INV_StageOut[29]~14_combout\,
	combout => \CP|Selector11~0_combout\);

-- Location: LABCELL_X40_Y8_N24
\CP|Selector9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~5_combout\ = ( \CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( \CP|robot_reg|altsyncram_component|auto_generated|q_a\(2) ) ) ) # ( !\CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( 
-- \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(2) ) ) ) # ( \CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(2) ) ) ) # ( !\CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( 
-- \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \CP|ALT_INV_Equal10~0_combout\,
	dataf => \CP|ALT_INV_Selector11~0_combout\,
	combout => \CP|Selector9~5_combout\);

-- Location: LABCELL_X40_Y8_N30
\CP|Selector9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~6_combout\ = ( \CP|Selector11~2_combout\ & ( \CP|Selector9~5_combout\ & ( (!\CP|Selector11~1_combout\) # (\CP|lord_reg|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( !\CP|Selector11~2_combout\ & ( \CP|Selector9~5_combout\ & ( 
-- (!\CP|Selector11~1_combout\ & ((!\CP|Selector9~4_combout\))) # (\CP|Selector11~1_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( \CP|Selector11~2_combout\ & ( !\CP|Selector9~5_combout\ & ( 
-- (\CP|lord_reg|altsyncram_component|auto_generated|q_a\(2) & \CP|Selector11~1_combout\) ) ) ) # ( !\CP|Selector11~2_combout\ & ( !\CP|Selector9~5_combout\ & ( (!\CP|Selector11~1_combout\ & ((!\CP|Selector9~4_combout\))) # (\CP|Selector11~1_combout\ & 
-- (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000011000001010000010111110011000000111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \CP|ALT_INV_Selector11~1_combout\,
	datad => \CP|ALT_INV_Selector9~4_combout\,
	datae => \CP|ALT_INV_Selector11~2_combout\,
	dataf => \CP|ALT_INV_Selector9~5_combout\,
	combout => \CP|Selector9~6_combout\);

-- Location: LABCELL_X40_Y8_N42
\CP|Selector9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~17_combout\ = ( \CP|Selector9~6_combout\ & ( (!\CP|Selector9~13_combout\ & (!\CP|RCenable~combout\ & ((!\CP|Selector9~9_combout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))))) ) ) # ( !\CP|Selector9~6_combout\ & ( 
-- (!\CP|Selector9~13_combout\ & ((!\CP|Selector9~9_combout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100010101010100010001010100000001000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector9~13_combout\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \CP|ALT_INV_RCenable~combout\,
	datad => \CP|ALT_INV_Selector9~9_combout\,
	dataf => \CP|ALT_INV_Selector9~6_combout\,
	combout => \CP|Selector9~17_combout\);

-- Location: LABCELL_X37_Y8_N0
\CP|WideOr15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|WideOr15~combout\ = ( \CP|WideOr12~0_combout\ & ( (\CP|currentState.writeBG2Buffer_992~combout\) # (\CP|currentState.drawBG_AfterReset_920~combout\) ) ) # ( !\CP|WideOr12~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_currentState.drawBG_AfterReset_920~combout\,
	datad => \CP|ALT_INV_currentState.writeBG2Buffer_992~combout\,
	dataf => \CP|ALT_INV_WideOr12~0_combout\,
	combout => \CP|WideOr15~combout\);

-- Location: LABCELL_X42_Y9_N24
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\ = ( \CP|Add3~5_sumout\ & ( \CP|Add3~9_sumout\ & ( (!\CP|Add3~1_sumout\ & !\CP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~13_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\);

-- Location: M10K_X41_Y16_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: FF_X39_Y9_N41
\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \CP|Add3~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X42_Y9_N51
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\ = ( \CP|Add3~5_sumout\ & ( !\CP|Add3~1_sumout\ & ( (\CP|Add3~13_sumout\ & \CP|Add3~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~13_sumout\,
	datad => \CP|ALT_INV_Add3~9_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~1_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\);

-- Location: M10K_X38_Y1_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N18
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\ = ( \CP|Add3~5_sumout\ & ( !\CP|Add3~9_sumout\ & ( (!\CP|Add3~1_sumout\ & \CP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~13_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\);

-- Location: M10K_X49_Y5_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N57
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\ = ( \CP|Add3~5_sumout\ & ( !\CP|Add3~9_sumout\ & ( (!\CP|Add3~13_sumout\ & !\CP|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~13_sumout\,
	datad => \CP|ALT_INV_Add3~1_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\);

-- Location: M10K_X49_Y9_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N48
\CP|Selector9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~11_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) 
-- # ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\)))) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a17~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a23~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	combout => \CP|Selector9~11_combout\);

-- Location: LABCELL_X42_Y9_N12
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3) = ( !\CP|Add3~5_sumout\ & ( !\CP|Add3~9_sumout\ & ( (!\CP|Add3~1_sumout\ & !\CP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~13_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3));

-- Location: M10K_X38_Y15_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N36
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\ = ( !\CP|Add3~5_sumout\ & ( \CP|Add3~13_sumout\ & ( (!\CP|Add3~1_sumout\ & !\CP|Add3~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~9_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~13_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\);

-- Location: M10K_X38_Y16_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N3
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\ = ( !\CP|Add3~5_sumout\ & ( \CP|Add3~9_sumout\ & ( (\CP|Add3~13_sumout\ & !\CP|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~13_sumout\,
	datad => \CP|ALT_INV_Add3~1_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\);

-- Location: M10K_X41_Y14_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y9_N45
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\ = ( !\CP|Add3~5_sumout\ & ( !\CP|Add3~1_sumout\ & ( (!\CP|Add3~13_sumout\ & \CP|Add3~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~13_sumout\,
	datad => \CP|ALT_INV_Add3~9_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~1_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\);

-- Location: M10K_X49_Y12_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y14_N24
\CP|Selector9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~10_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \CP|Selector9~10_combout\);

-- Location: LABCELL_X42_Y9_N30
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3) = ( !\CP|Add3~5_sumout\ & ( \CP|Add3~9_sumout\ & ( (\CP|Add3~1_sumout\ & !\CP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~13_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3));

-- Location: M10K_X41_Y13_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y9_N54
\CP|Selector9~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~15_combout\ = ( \CP|Selector9~10_combout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2)) # ((\CP|Selector9~11_combout\ & 
-- !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( !\CP|Selector9~10_combout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & (\CP|Selector9~11_combout\ & !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) ) # ( 
-- \CP|Selector9~10_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- (\CP|Selector9~11_combout\))) ) ) ) # ( !\CP|Selector9~10_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a29\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & (\CP|Selector9~11_combout\ & 
-- !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000110011110000000000000011110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \CP|ALT_INV_Selector9~11_combout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \CP|ALT_INV_Selector9~10_combout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	combout => \CP|Selector9~15_combout\);

-- Location: LABCELL_X42_Y9_N36
\CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3) = ( !\CP|Add3~5_sumout\ & ( !\CP|Add3~9_sumout\ & ( (\CP|Add3~1_sumout\ & !\CP|Add3~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Add3~1_sumout\,
	datac => \CP|ALT_INV_Add3~13_sumout\,
	datae => \CP|ALT_INV_Add3~5_sumout\,
	dataf => \CP|ALT_INV_Add3~9_sumout\,
	combout => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3));

-- Location: M10K_X38_Y18_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N24
\CP|Selector9~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~16_combout\ = ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( \CP|Selector9~12_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( !\CP|Selector9~12_combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a26~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|Selector9~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \CP|ALT_INV_Selector9~15_combout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	dataf => \CP|ALT_INV_Selector9~12_combout\,
	combout => \CP|Selector9~16_combout\);

-- Location: LABCELL_X40_Y8_N0
\CP|Selector9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector9~14_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3) & ( \CP|Selector9~16_combout\ & ( ((!\CP|Selector9~17_combout\) # (\CP|WideOr15~combout\)) # (\CP|Selector9~12_combout\) ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3) & ( \CP|Selector9~16_combout\ & ( (!\CP|Selector9~17_combout\) # ((\CP|WideOr15~combout\ & \CP|Selector9~15_combout\)) ) ) ) # ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\CP|Selector9~16_combout\ & ( !\CP|Selector9~17_combout\ ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\CP|Selector9~16_combout\ & ( 
-- (!\CP|Selector9~17_combout\) # ((\CP|WideOr15~combout\ & \CP|Selector9~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111110011001100110011001100110011111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector9~12_combout\,
	datab => \CP|ALT_INV_Selector9~17_combout\,
	datac => \CP|ALT_INV_WideOr15~combout\,
	datad => \CP|ALT_INV_Selector9~15_combout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \CP|ALT_INV_Selector9~16_combout\,
	combout => \CP|Selector9~14_combout\);

-- Location: LABCELL_X40_Y8_N45
\CP|color_from_CP[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|color_from_CP\(2) = ( \CP|Selector9~14_combout\ & ( (\CP|color_from_CP\(2)) # (\CP|Selector0~0_combout\) ) ) # ( !\CP|Selector9~14_combout\ & ( (!\CP|Selector0~0_combout\ & \CP|color_from_CP\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CP|ALT_INV_Selector0~0_combout\,
	datad => \CP|ALT_INV_color_from_CP\(2),
	dataf => \CP|ALT_INV_Selector9~14_combout\,
	combout => \CP|color_from_CP\(2));

-- Location: MLABCELL_X34_Y8_N30
\DP|color_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[2]~4_combout\ = ( \DP|color_out[2]~0_combout\ & ( \CP|color_from_CP\(2) & ( (!\DP|color_out[2]~2_combout\) # ((!\DP|color_out[2]~3_combout\ & ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\))) # 
-- (\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~1_combout\))) ) ) ) # ( !\DP|color_out[2]~0_combout\ & ( \CP|color_from_CP\(2) & ( (!\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # 
-- ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & (\DP|color_out[2]~1_combout\))) ) ) ) # ( \DP|color_out[2]~0_combout\ & ( !\CP|color_from_CP\(2) & ( 
-- (!\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # ((\DP|color_out[2]~1_combout\)))) ) ) 
-- ) # ( !\DP|color_out[2]~0_combout\ & ( !\CP|color_from_CP\(2) & ( (\DP|color_out[2]~2_combout\ & ((!\DP|color_out[2]~3_combout\ & ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\))) # (\DP|color_out[2]~3_combout\ & 
-- (\DP|color_out[2]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_color_out[2]~3_combout\,
	datab => \DP|ALT_INV_color_out[2]~2_combout\,
	datac => \DP|ALT_INV_color_out[2]~1_combout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\,
	datae => \DP|ALT_INV_color_out[2]~0_combout\,
	dataf => \CP|ALT_INV_color_from_CP\(2),
	combout => \DP|color_out[2]~4_combout\);

-- Location: MLABCELL_X34_Y8_N12
\DP|color_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out\(2) = ( \DP|color_out[2]~4_combout\ & ( (\DP|color_out\(2)) # (\DP|color_out[2]~5_combout\) ) ) # ( !\DP|color_out[2]~4_combout\ & ( (!\DP|color_out[2]~5_combout\ & \DP|color_out\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_color_out[2]~5_combout\,
	datad => \DP|ALT_INV_color_out\(2),
	dataf => \DP|ALT_INV_color_out[2]~4_combout\,
	combout => \DP|color_out\(2));

-- Location: M10K_X26_Y11_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y8_N27
\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\DP|bgb|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\);

-- Location: M10K_X41_Y10_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y8_N54
\DP|color_out[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[1]~7_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))) # (\DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # (\DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ((\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \DP|color_out[1]~7_combout\);

-- Location: LABCELL_X40_Y7_N15
\CP|Selector10~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~12_combout\ = ( \CP|LSCenable~combout\ & ( \CP|ls_reg|altsyncram_component|auto_generated|q_a\(1) ) ) # ( !\CP|LSCenable~combout\ & ( \CP|ls_reg|altsyncram_component|auto_generated|q_a\(1) & ( (\CP|BCenable~combout\ & 
-- \CP|bt_reg|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( \CP|LSCenable~combout\ & ( !\CP|ls_reg|altsyncram_component|auto_generated|q_a\(1) & ( (\CP|BCenable~combout\ & \CP|bt_reg|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( 
-- !\CP|LSCenable~combout\ & ( !\CP|ls_reg|altsyncram_component|auto_generated|q_a\(1) & ( (\CP|BCenable~combout\ & \CP|bt_reg|altsyncram_component|auto_generated|q_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datad => \CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \CP|Selector10~12_combout\);

-- Location: M10K_X49_Y19_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y7_N30
\CP|Selector10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~13_combout\ = ( \CP|Dgameover~combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|Selector10~13_combout\);

-- Location: M10K_X41_Y18_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y7_N3
\CP|Selector10~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~14_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( \CP|Selector10~13_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( \CP|Selector10~13_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) ) # ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( !\CP|Selector10~13_combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\CP|Selector10~13_combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \CP|ALT_INV_Selector10~13_combout\,
	combout => \CP|Selector10~14_combout\);

-- Location: LABCELL_X40_Y7_N36
\CP|Selector10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~10_combout\ = ( \CP|Selector10~14_combout\ & ( \CP|WideOr15~combout\ & ( (!\CP|Selector10~12_combout\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\CP|Selector10~14_combout\ & ( \CP|WideOr15~combout\ & ( !\CP|Selector10~12_combout\ ) ) ) # ( \CP|Selector10~14_combout\ & ( !\CP|WideOr15~combout\ & ( 
-- (!\CP|Selector10~12_combout\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\CP|Selector10~13_combout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\CP|Selector10~14_combout\ & ( 
-- !\CP|WideOr15~combout\ & ( !\CP|Selector10~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001000110011001100110011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \CP|ALT_INV_Selector10~12_combout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \CP|ALT_INV_Selector10~13_combout\,
	datae => \CP|ALT_INV_Selector10~14_combout\,
	dataf => \CP|ALT_INV_WideOr15~combout\,
	combout => \CP|Selector10~10_combout\);

-- Location: M10K_X76_Y7_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N33
\CP|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~1_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1))))) ) 
-- ) ) # ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \CP|Selector10~1_combout\);

-- Location: M10K_X76_Y3_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N36
\CP|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~0_combout\ = ( \CP|Selector9~0_combout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28~portadataout\) ) ) ) # ( \CP|Selector9~0_combout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a28~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datae => \CP|ALT_INV_Selector9~0_combout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	combout => \CP|Selector10~0_combout\);

-- Location: M10K_X58_Y3_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N12
\CP|Selector10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~2_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) 
-- ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) ) ) 
-- ) # ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \CP|Selector10~2_combout\);

-- Location: LABCELL_X68_Y6_N54
\CP|Selector10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~3_combout\ = ( !\CP|Selector10~0_combout\ & ( \CP|Selector10~2_combout\ & ( ((!\CP|Selector10~1_combout\ & !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\CP|Selector10~0_combout\ & ( !\CP|Selector10~2_combout\ & ( (!\CP|Selector10~1_combout\) # 
-- ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111000000000000000010001111100011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector10~1_combout\,
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \CP|ALT_INV_Selector10~0_combout\,
	dataf => \CP|ALT_INV_Selector10~2_combout\,
	combout => \CP|Selector10~3_combout\);

-- Location: M10K_X41_Y6_N0
\CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C872048121C8721C8721C8620080802018060100400200812048121C862008120481204C131D876258F63D8F63D8F62489224898260982609824082308923D89621886218962589204C731D876248F23C8E2398E6388E2228882208822088200822088221",
	mem_init3 => "8E620882208822188204C731D876258F2388E6388E6208823A08822088020082208021886218E22088220886218861CC131F8723D8F2388E6388E638882220983E01806018060F821882208E238882208962489604C13078123D8E6388E6388E6388EA3A0E83A018060180609825882208E2388C2218962489604C1B0781A24886208E6388E6388EA3A0E81A078060180601C3D892248F23C8F2258922489606C1B0781E24886208E63C8F63C8E83A0E81A0781E0780601C250F2248923C8F23D8922489606C1B0781E24886388F63C8F63E0F8380601C0701C0601E01C070F43D8923C8F63D89224894060180781A248E2398F23C0F43E0F83A0681E0781A06",
	mem_init2 => "81A01C060F03D0F2248F6258923C89407C1007018240E0390E03C0F43F0E81A0781E0681A0681A01C060102509024094240903C01007C10070181C0E0390E0380E03B0681A06C0700C1B06C0601C060581D0D424094240902401807C10070181C074390E0380E03F0781B0641B06C070140601C060181C0543D0943C0900401807C100701804074180E0380E03F07C1B0641B0681E0741F01C060180401425090040100601805C100701C070141C0701D0141F07C1B0641E0781E0701F01C0701C0501405014050140701C05C100581A06816058761D8161F87E1B8661C87E1D8721F81E0781E0781605816058160781405C100581A06816058721C8721F8160",
	mem_init1 => "18661C87E1C87A1D8560481A06812058120481A06810050100581A0781E058521C87207812018060587A1C87E1D8160080A02806058120481A068130501305C120781A058721C87207812008021D8761D81E048060080A01806058160481A04C130501305C130781A058721C8761F87A0280A068120680A0280E0280A01812048161E81A04C130501305C1307C1A058121C8160481A0280A0681A0280A1A80E0280601812048160681B04C170501305C1305C1B07816048161C8721A86A1A86A1886A1A86E1B866188520481607C1B04C170401305C1305C1B26C9E248F61C8721A86A1A86A1886A1A86A1B8621C8722489B3FC9304C170401305C1305C1B06C",
	mem_init0 => "1F268F63C8721886A1A8621886A1A86A198721C8F226CFB1FC1704C170401305C1705C1306C1F06C7E3C8E218862188621886218862198723C8FB06C7B04C1704C170401305C1704C1304C1F06C7F1ECE2388621886218862188621D8FF3EC7B1EC7304C17050140401305C1304C1304C1707C7F1EC7B388E21886218862188733ECFF1FC7F1CC1304010050140401305C1304C1304C1305C171EC7B1ACEB3ACEB1AC6B3ECFB3EC7B1CC7705C1405014050140401305C1705C1705C1305C1704C731AC6B3ACEB3ACFB3ECFB1CC731CC1304C1305C1705C1304C1304C1304C1305C1705C1704C1300C031CCF33CCF33CC1304C1304C1304C1304C1304C1304C13",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "hunter.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|hunter:hunter_reg|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 900,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|hunter_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y8_N18
\CP|Selector10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~4_combout\ = ( \CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( \CP|robot_reg|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( !\CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( 
-- \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( \CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(1) ) ) ) # ( !\CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( 
-- \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \CP|ALT_INV_Equal10~0_combout\,
	dataf => \CP|ALT_INV_Selector11~0_combout\,
	combout => \CP|Selector10~4_combout\);

-- Location: LABCELL_X40_Y8_N54
\CP|Selector10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~5_combout\ = ( \CP|Selector11~1_combout\ & ( \CP|Selector10~4_combout\ & ( (!\CP|Selector11~2_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(1))) # (\CP|Selector11~2_combout\ & 
-- ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\CP|Selector11~1_combout\ & ( \CP|Selector10~4_combout\ & ( (!\CP|Selector10~3_combout\) # (\CP|Selector11~2_combout\) ) ) ) # ( \CP|Selector11~1_combout\ & ( 
-- !\CP|Selector10~4_combout\ & ( (!\CP|Selector11~2_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(1))) # (\CP|Selector11~2_combout\ & ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\CP|Selector11~1_combout\ & ( 
-- !\CP|Selector10~4_combout\ & ( (!\CP|Selector10~3_combout\ & !\CP|Selector11~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000011000011111110111011101110110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector10~3_combout\,
	datab => \CP|ALT_INV_Selector11~2_combout\,
	datac => \CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \CP|ALT_INV_Selector11~1_combout\,
	dataf => \CP|ALT_INV_Selector10~4_combout\,
	combout => \CP|Selector10~5_combout\);

-- Location: M10K_X49_Y15_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000020000000000000000000000000000000000000000000000000000000000000000000000008000000F000000000100000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000003C0000003000000000000000000000000000000000000000000000000000000000000000000000000800000020000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000200000000000000000000000000000000000000000000000000C0000000000080000000000000000F00000000000000000000000000000000000000000000000000C000000000013000000000000000030000000000000000000000000000000000000000000000000BC00000000001FC000000000000000200000000000000000000000000000000000000000000000007C00180000001F000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000100000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000001C0000000000000000380000000000000000002000000000000000000000000000000000000000000030268FFFFF59220C00000000000000000000200000000000000000000000000000000000000000403FFFFFFFFFFFFFFC00000000000000000000F800000000000000000000000000000100000000007C3FF3FFFFFFFFEFFC320000000000800000003000000000000000000000000000000000000000007F00046880051200007E0000000000000000000000000000000000000000000000000000000000007F000E0200004030006A000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000001C1800001E790000081C00000000000000000000000000000000000000000000000000000000000010380000100C000008040000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000018020000000000000000000000000000000000000000000400000000000000000000000000000040400200010000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000400040030000000000000000000000000000000000000000000000000000000000000000000000000000400300000000000000000000000000000000000000000000000000000000000000000000000000002004000000000000000000000000000000000000000000000000000000000000000000000000F000306C000F00000000000000000000000000000000000000000000000000000000000000000000B0000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "F80000000000000E0000000000000000000000000000000000000000000000000000000000000000F80000000000000F000000000000000000000000000000000003C1F7FF00C000FC000000000000003E0000000000007C000000000000007FF7C01E7F07C07C000003C0C70E00C0070E000000000000003F000000000000FC0000000000000060E3C20C1C0301CF800000E0C40E03E00E038000000000000000000000000000000000000000000040E1878C0C020701C0000030C00E03E00E03800000000000001E000000000000780000000000000000E1878C0F060701C000001CC00E03781803C00000000000003F000000000000FC0000000000000000",
	mem_init1 => "E18DCC07FC07006000000EC20E07781801C00000000000001E000100000000780000000000000020E18DCC070407006000001FC3FE043C1801C00000000000001D00000000000088000000000000003FE1B84C07980F8060000030C30E041C1801C00001000000001C000000000000380000000000000030E1B86C03980000600000E0C00E0C1C1C03800000C000000008000000000000100000000100000000E1B07C03B80000E00000E0C00E0C1E0E03C000000000000000000000000000600000000000000000E1F03C00A00601C00000E0C40E08060F03800000C000000000000000000000000000000000000040E1C03C00E00701C00000F0C40E180607",
	mem_init0 => "0E0000000000000000000000000000000000000000000040E1C01C00E00783C000001FF7FF7C1FC0F8000000040000000000000000000000000000020000007FF7801C0040067C00000000000000000000000000E000000000000004000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000003000000000000000000000000000000000000000000000000C00000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000004000000000000000000000000000000000000000000000000000000001000000040000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y13_N51
\CP|Selector10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~7_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|go|altsyncram_component|auto_generated|ram_block1a19~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	combout => \CP|Selector10~7_combout\);

-- Location: M10K_X49_Y4_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y6_N12
\CP|Selector10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~9_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \CP|Selector10~9_combout\);

-- Location: M10K_X41_Y19_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000001000000000000000000000000000000000000000000000000C000000000000000000000000000000F000000000000000000000000000000000000000000000000C0000000000000000000000000000001000000000000000000000000000000000004000000000000C0100000000000000000000000000001000000000040000000000000000000000000000000000000F000000000000000000000000000000F000000000000000000000000000000000000000000000000FE00002000000000000000000000003F000000000000000000000000000000000000000000000000FE00000000000000000000000800003F000000000000000000000000",
	mem_init2 => "0000000000000000000000000100000C0000000000180000300000C0000000000000000000000000000000000000000000000000230000010000780000060000000000C600000000000000000000000000000000000000000000000021000000F00780000001E00FC00000C600000000000000000000000000000000000000000000000000C000007FFD000000007FFE000003800000000000000000000000000400000000000000000000003080000000000000000000000000031C0000000000000000000000000000000000000000000000003030000000000000000000000000060600000000000000000000000000000000000000000000000010300000",
	mem_init1 => "000000000000000000000400000000000000000000000000000000000000000000000000003000000000000000000000000004C0000000000000000000000000000000000000000000000000180000000000000000000000000000080000000000000000000000000000000000000000000000001C0800000000000000000000000088380000000000000000000000000000000000000000000000001900000000000000000000000000009800000000000000000000000000000080000000000000000018000000000000000000000000000008000000000000000000000000000103C000000000400000001C00000000000000000000000000001800000000",
	mem_init0 => "0000100000000000000000C0000000000000000018000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000300000000000000000000000000000000000000000000000000800000000000000000000000000001000000000000000000000000000000000000000000000000008000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000008000000000C000000000000000000000000000000100000000000000000000000000000000000000000000000000000020000000000000000000000004000000000000000000000000000000000000000000000000000000200000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000003C00000000000000000000000000000000000000000000000000000000F0000000000000000000000C00000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000F8001C0000000000000000000000000000000000000000000000000000000000000000000000000003FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000020000000000000000000000000000000800000000000000000000000000003000000000000000000F0000000000000000000000000000000C000000000000000000000000000030000000000000000003000000000000000000000000000000040000000000000000000000000000200000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000C0000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000380000000000000000000000001C000000000000000000000000000000000000000000000000000088000000000000000000000000010000000000000000000000000000000000000000000000000000D800000000000000000000000001000000000000000000000000000000000000000000000000000030000000000000000000000000040000000000000000000000000000000000100000000010000000300000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000008000000000000000000000000000000000000000000000000000030000000000000000000000000040000000000000000000000000000000000000000000000000000380000000000000000000000001C000000000000000000000000000000000000000000000000000030000000000000000000000000040000000000000000000000000000000000000000000000000000080000000000000000000000001800000000000000000000000000000000000008000000000800000C000000000000000000000000380000000000000000000000000000000000001C000000003E00000C000000000000000000000000380000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y13_N27
\CP|Selector10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~6_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|go|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datad => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \CP|Selector10~6_combout\);

-- Location: M10K_X41_Y17_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y7_N3
\CP|Selector10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~8_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7~portadataout\) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	combout => \CP|Selector10~8_combout\);

-- Location: LABCELL_X37_Y8_N36
\CP|Selector10~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~15_combout\ = ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\CP|WideOr15~combout\ & ((((\CP|Selector10~6_combout\ & \CP|Dgameover~combout\))))) # (\CP|WideOr15~combout\ & ((((\CP|Selector10~6_combout\ & 
-- \CP|Dgameover~combout\)) # (\CP|Selector10~8_combout\)))) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\CP|WideOr15~combout\ & (\CP|Selector10~7_combout\ & (((\CP|Dgameover~combout\))))) # (\CP|WideOr15~combout\ & 
-- (((\CP|Selector10~7_combout\ & ((\CP|Dgameover~combout\)))) # (\CP|Selector10~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000001010000010100000101111111110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_WideOr15~combout\,
	datab => \CP|ALT_INV_Selector10~7_combout\,
	datac => \CP|ALT_INV_Selector10~9_combout\,
	datad => \CP|ALT_INV_Selector10~6_combout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \CP|ALT_INV_Dgameover~combout\,
	datag => \CP|ALT_INV_Selector10~8_combout\,
	combout => \CP|Selector10~15_combout\);

-- Location: LABCELL_X40_Y8_N15
\CP|Selector10~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector10~11_combout\ = ( \CP|RCenable~combout\ & ( (!\CP|Selector10~10_combout\) # (((\CP|Selector10~15_combout\ & !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) # (\CP|Selector10~5_combout\)) ) ) # ( !\CP|RCenable~combout\ & ( 
-- (!\CP|Selector10~10_combout\) # ((\CP|Selector10~15_combout\ & !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101010101011111010101010111111101110111011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector10~10_combout\,
	datab => \CP|ALT_INV_Selector10~5_combout\,
	datac => \CP|ALT_INV_Selector10~15_combout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \CP|ALT_INV_RCenable~combout\,
	combout => \CP|Selector10~11_combout\);

-- Location: LABCELL_X40_Y8_N36
\CP|color_from_CP[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|color_from_CP\(1) = (!\CP|Selector0~0_combout\ & ((\CP|color_from_CP\(1)))) # (\CP|Selector0~0_combout\ & (\CP|Selector10~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Selector0~0_combout\,
	datac => \CP|ALT_INV_Selector10~11_combout\,
	datad => \CP|ALT_INV_color_from_CP\(1),
	combout => \CP|color_from_CP\(1));

-- Location: MLABCELL_X34_Y8_N42
\DP|color_out[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[1]~8_combout\ = ( \DP|color_out[1]~7_combout\ & ( \CP|color_from_CP\(1) & ( (!\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) # 
-- (\DP|color_out[2]~3_combout\ & (((\DP|color_out[1]~6_combout\)) # (\DP|color_out[2]~2_combout\))) ) ) ) # ( !\DP|color_out[1]~7_combout\ & ( \CP|color_from_CP\(1) & ( (!\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # 
-- ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & (!\DP|color_out[2]~2_combout\ & (\DP|color_out[1]~6_combout\))) ) ) ) # ( \DP|color_out[1]~7_combout\ & ( !\CP|color_from_CP\(1) & ( 
-- (!\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & (((\DP|color_out[1]~6_combout\)) # (\DP|color_out[2]~2_combout\))) ) ) ) 
-- # ( !\DP|color_out[1]~7_combout\ & ( !\CP|color_from_CP\(1) & ( (!\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & 
-- (!\DP|color_out[2]~2_combout\ & (\DP|color_out[1]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_color_out[2]~3_combout\,
	datab => \DP|ALT_INV_color_out[2]~2_combout\,
	datac => \DP|ALT_INV_color_out[1]~6_combout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\,
	datae => \DP|ALT_INV_color_out[1]~7_combout\,
	dataf => \CP|ALT_INV_color_from_CP\(1),
	combout => \DP|color_out[1]~8_combout\);

-- Location: MLABCELL_X34_Y8_N6
\DP|color_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out\(1) = ( \DP|color_out[1]~8_combout\ & ( (\DP|color_out\(1)) # (\DP|color_out[2]~5_combout\) ) ) # ( !\DP|color_out[1]~8_combout\ & ( (!\DP|color_out[2]~5_combout\ & \DP|color_out\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_color_out[2]~5_combout\,
	datad => \DP|ALT_INV_color_out\(1),
	dataf => \DP|ALT_INV_color_out[1]~8_combout\,
	combout => \DP|color_out\(1));

-- Location: FF_X30_Y11_N4
\VGA|controller|xCounter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[1]~DUPLICATE_q\);

-- Location: M10K_X14_Y7_N0
\VGA|VideoMemory|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y8_N51
\VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\ = ( \VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|writeEn~0_combout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & (!\VGA|user_input_translator|Add1~1_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~0_combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\);

-- Location: LABCELL_X27_Y8_N42
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\(3) = ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~13_sumout\ & ( (!\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\(3));

-- Location: M10K_X14_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N30
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ = (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a29\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X21_Y7_N40
\VGA|VideoMemory|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(3));

-- Location: FF_X21_Y7_N17
\VGA|VideoMemory|auto_generated|out_address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(3));

-- Location: LABCELL_X27_Y8_N54
\VGA|VideoMemory|auto_generated|decode2|w_anode626w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( \VGA|writeEn~0_combout\ & ( (!\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|user_input_translator|Add1~13_sumout\ & 
-- \VGA|user_input_translator|Add1~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|ALT_INV_writeEn~0_combout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3));

-- Location: LABCELL_X27_Y8_N0
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (\VGA|controller|controller_translator|Add1~1_sumout\ & (\VGA|controller|controller_translator|Add1~13_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\);

-- Location: M10K_X14_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y8_N48
\VGA|VideoMemory|auto_generated|decode2|w_anode646w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|writeEn~0_combout\ & (\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|user_input_translator|Add1~13_sumout\ & 
-- \VGA|user_input_translator|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~0_combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3));

-- Location: LABCELL_X27_Y8_N51
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\ = ( \VGA|controller|controller_translator|Add1~9_sumout\ & ( (\VGA|controller|controller_translator|Add1~1_sumout\ & (\VGA|controller|controller_translator|Add1~13_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\);

-- Location: M10K_X14_Y15_N0
\VGA|VideoMemory|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y8_N39
\VGA|VideoMemory|auto_generated|decode2|w_anode636w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|user_input_translator|Add1~13_sumout\ & 
-- \VGA|writeEn~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3));

-- Location: LABCELL_X27_Y8_N6
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\ = (\VGA|controller|controller_translator|Add1~9_sumout\ & (\VGA|controller|controller_translator|Add1~13_sumout\ & (!\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\);

-- Location: M10K_X5_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y8_N24
\VGA|VideoMemory|auto_generated|decode2|w_anode616w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3) = ( \VGA|user_input_translator|Add1~13_sumout\ & ( (!\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|writeEn~0_combout\ & (!\VGA|user_input_translator|Add1~1_sumout\ & 
-- !\VGA|user_input_translator|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|ALT_INV_writeEn~0_combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3));

-- Location: LABCELL_X27_Y8_N33
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\ = (!\VGA|controller|controller_translator|Add1~9_sumout\ & (\VGA|controller|controller_translator|Add1~13_sumout\ & (!\VGA|controller|controller_translator|Add1~5_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\);

-- Location: M10K_X14_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N48
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\)))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))) # (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (((\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\)))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ & ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\ & (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\)))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ & 
-- ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X27_Y8_N21
\VGA|VideoMemory|auto_generated|decode2|w_anode569w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3) = ( \VGA|writeEn~0_combout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datae => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3));

-- Location: LABCELL_X27_Y8_N36
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\(3) = (!\VGA|controller|controller_translator|Add1~9_sumout\ & (!\VGA|controller|controller_translator|Add1~13_sumout\ & (!\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\(3));

-- Location: M10K_X5_Y12_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y8_N36
\VGA|VideoMemory|auto_generated|decode2|w_anode596w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|user_input_translator|Add1~9_sumout\ & (!\VGA|user_input_translator|Add1~13_sumout\ & 
-- \VGA|writeEn~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3));

-- Location: LABCELL_X27_Y8_N12
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~13_sumout\ & ( (!\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- \VGA|controller|controller_translator|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\);

-- Location: M10K_X14_Y9_N0
\VGA|VideoMemory|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y8_N45
\VGA|VideoMemory|auto_generated|decode2|w_anode606w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~13_sumout\ & (\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|user_input_translator|Add1~1_sumout\ & 
-- \VGA|writeEn~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3));

-- Location: LABCELL_X27_Y8_N30
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\ = (\VGA|controller|controller_translator|Add1~9_sumout\ & (!\VGA|controller|controller_translator|Add1~13_sumout\ & (\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\);

-- Location: M10K_X14_Y8_N0
\VGA|VideoMemory|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y8_N27
\VGA|VideoMemory|auto_generated|decode2|w_anode586w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3) = ( \VGA|user_input_translator|Add1~1_sumout\ & ( (!\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|writeEn~0_combout\ & (!\VGA|user_input_translator|Add1~13_sumout\ & 
-- !\VGA|user_input_translator|Add1~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|ALT_INV_writeEn~0_combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3));

-- Location: LABCELL_X27_Y8_N9
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\ = (!\VGA|controller|controller_translator|Add1~9_sumout\ & (!\VGA|controller|controller_translator|Add1~13_sumout\ & (!\VGA|controller|controller_translator|Add1~5_sumout\ & 
-- \VGA|controller|controller_translator|Add1~1_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\);

-- Location: M10K_X26_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N54
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ & ( 
-- ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\)))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (((\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))) # (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\)))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ & ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\);

-- Location: FF_X27_Y8_N20
\VGA|VideoMemory|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(2));

-- Location: FF_X27_Y8_N53
\VGA|VideoMemory|auto_generated|out_address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(2));

-- Location: MLABCELL_X21_Y7_N27
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\) ) ) ) # ( 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3)) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ & \VGA|VideoMemory|auto_generated|out_address_reg_b\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111100101111001000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	datae => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N33
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y2_N0
\VGA|VideoMemory|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE000E00C000E038003801C001C01E00700060000000000000000000000000E0000F000007800FFFFE000E00E000E030003801C001C00E00700070000000000000000000000000700007800007001FFFFE000E00E0006070003001C003C00E0078007000000000000000000000000038000380000E003C000E000E00E00070700070018003E00E00F800700000000000000000000000003C0001C0000E0078000E000E00600070700070038003E00E00F800300000000000000000000000001E0000E0001C0070000E000E00700070E00070038003E00C00F800380000000000000000000000000F0000E0001C0060000E000E00700038E00060038007E00400",
	mem_init2 => "FC003800000000000000000000000007800070001C0060000E000E00700038E00060030007600401DC00380000000000000000000000000380007000180060000E000E00300038C000E0030007700401DC001800000000000000000000000001C0003000180060000E000E00380019C000E0070006700001CC001C00000000000000000000000001E0003800180070000E000E0038001DC000E0070006700001CC001C0000000000000000001FFFFFFFE0003800180078000E000E0038001D8000C007000E3000018E001C0000000000000000001FFFFFFFC000380018003C000E000E0038000F8001C006000E3800038E000C0000000000000000001C000000",
	mem_init1 => "0000380018001FFFFE000E0018000F8001C00E000E3800038E000C0000000000000000001C000000000038001C000FFFFE000E001C000F8001C00E000C38000386000E0000000000000000001C000000000038001C0003FFFE000E001C000F0001800E001C18000307000E0000000000000000001C000000000030001C00000000000E001C00070003800C001C18000307000E0000000000000000001C000000000070000E00000000000E000C00070003801C001C1C00070700060000000000000000001C000000000070000E00000000000E000E00060003801C00181C00070700070000000000000000001C000000000070000700000000000E000E000200",
	mem_init0 => "03001C00181C00070300070000000000000000001C0000000000E0000700000000000E000E00020007001800380C00060380070000000000000000001C0000000001C0000380000000000E000600000007003800380E000E0380030000000000000000001C0000000003C00001C0000000000E000700000007003800380E000E0380038000000000000000001C0000000007800001F0000000000E000700000006003800300E000E0180038000000000000000001C000000000F000000F8000000000E00070000000E0030007006000C01C0038000000000000000001C000000003E0000003F000000000E00030000000E0070007006000C01C0018000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\VGA|VideoMemory|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000001FFFFFFFFFFC0000001FFFFFFFFFFE0003FFFFFFFE007FFFF007FFFC01FFFFC000000000000000001FFFFFFFFFF000000007FFFFFFFFFE0003FFFFFFFC007FFFE007FFFC01FFFFC000000000000000001FFFFFFFFF80000000007FFFFFFFFE0003FFFFFFFC007FFFE007FFFC00FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFC00003FFFF1FFFFC00001FFFF80000FFFFC0000001FFFFFFFFFFFC000000000000000001FFFFFFFFF80003FFFF9FFFFC00003FFFF80000FFFFC000001FFFFFFFFFFFFC000000000000000001FFFFFFFFFC0003FFFF8FFFFC00003FFFF80000FFFFC000007FFFFFFFFFFFFC000000000000000001C00000003E000380038C000E00003800300000C001C00000FC00000000000C000000000000000001C00000000F000380038E000E00003000700000C001C00001E000000",
	mem_init1 => "000000C000000000000000001C000000007800380038E000E00007000700000C001C00003C000000000000C000000000000000001C000000003C00380038E000E00007000700000C001C000078000000000000C000000000000000001C000000001E003800386000600007000600000C001C0000F0000000000000C000000000000000001C000000000F0038003870007FFFFE000600000C001C0000E0000000000000C000000000000000001C00000000078038003870007FFFFE000E00000C001C0001C0000000000000C000000000000000001C0000000003C038003870003FFFFE000E00000C001C0001C0000000000000C000000000000000001C000000",
	mem_init0 => "0001E03800383000000000000E00000C001C000380000000000000C000000000000000001C0000000000F03800383800000000000C00000C001C000380000000000000C000000000000000001C0000000000783800383800000000001C00000C001C000380000000000000C000000000000000001C00000000003C3800383800000000001C00000C001C000300000000000000C000000000000000001C00000000001E3800381800000000001C00000C001C000300000000000000C000000000000000001FFFFFFFF0000F3800381C00000000001800000C001C000300007FFFFFFFFFC000000000000000001FFFFFFFF80007B800381C00000000003800000C",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y3_N0
\VGA|VideoMemory|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFC0000FFFFE7FFFF000007FFFE003FFFF003F",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\VGA|VideoMemory|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFF8000000000000000000000000001FFFFFFFFFFFFFE0000FFFFE3FFFF00000FFFFE007FFFF803FFFF8000000000000000000000000007F000000000000F0000E000E3800380000E000E00700038038001C00000000000000000000000000F800000000000038000E000E3800380000E000C00700038038001C00000000000000000000000001E00000000000001E000E000E3800380000C001C00600018030001C00000000000000000000000003C00000000000000E000E000E1800180001C001C00E00018070000C000000000000000000000000078000000000000007000E000E1C001C0001C001C00E0001C070000E0000000000000000000000000700",
	mem_init2 => "00000000000003800E000E1C001FFFFFC001800E0001C070000E0000000000000000000000000E0000000000000001C00E000E1C001FFFFF8001800C0001C060000E0000000000000000000000000E0000000000000000E00E000E0C000FFFFF8003801C0000C0E000060000000000000000000000001C0000000000000000700E000E0E000000000003801C0000E0E000070000000000000000000000001C0000000000000000380E000E0E000000000003801C0000E0E000070000000000000000000000001C00000000000000001C0E000E0E000000000003001C0000E0E000070000000000000000000000001800000000000000000E0E000E0E00000000",
	mem_init1 => "00070018000060C00003000000000000000000000000180000000000000000070E000E060000000000070038000061C00003800000000000000000000000180001FFFFFFFFF800038E000E070000000000070038000071C00003800000000000000000000000180007FFFFFFFFFE0001CE000E070000000000060038000071C00003800000000000000000000000180007FFFFFFFFFF0000EE000E0700000000000E0030000071800003800000000000000000000000180007000000000780007E000E030003FFFE000E00700000338000018000000000000000000000001C00038000000003C0003C000E038003FFFE000E007000003B800001C00000000000",
	mem_init0 => "0000000000001C0003C000000003E00018000E038003FFFC000C007000803B802001C000000000000000000000000E0001E00000000FC00000000E038001801C001C006000803B802001C000000000000000000000000E0000E00000003F000000000E018001C01C001C00E000803F002000C00000000000000000000000070000700000007C000000000E01C001C01C001C00E001801F003000E0000000000000000000000007800038000000F0000000000E01C001C018001800E001801F007000E0000000000000000000000003C0003C000001E0000000000E01C000C038003800C001C01F007000E0000000000000000000000001E0001E000003C003FF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N36
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\)) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\);

-- Location: M10K_X5_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000380070001C000E0180000000000000000000070000000000000000000000000000003800000000003800300018000E01800000000000000000000E0000000000000000000000000000003800000000003800380018000C01800000000000000000000E0000000000000000000000000000001C00000000003800380008001C01800000000000000000001E0000000000000000000000000000001E00000000003800380008001C01800000000000000000001C0000000000000000000000000000000E00000000003800180000001C01800000000000000000003800000000000000000000000000000007800000000038001C0000001801800000",
	mem_init2 => "000000000000007800000000000000000000000000000003C00000000038001C000000380180000000000000000000F000000000000000000000000000000001F00000000038001C000000380180000000000000000003E000000000000000000000000000000000FE0000000038000C00000038018000000000000000000FC0000000000000000000000000000000003FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFF8000FFFFFFFF001FFFFFFFFFFFFFFFFFFE0000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001C00030000FFFFFFFFFFC000000000000000001FFFFFFFFC0003F800381C00000000003800000C001C00030000FFFFFFFFFFC00000000000000000000000001E0001F800380C001FFFF8003800000C001C00038000E000000000000000000000000000000000000F0000F000380E000FFFF8003000000C001C000380007000000000000000000000000000000000001F80002000380E000FFFF0007000000C001C000380003800000000000000000000000000000000003F00000000380E000E0070007000000C001C0001C0003C0000000000000000000000000000000000F800000000380600070070007000000C001C0001E0001E000000000000000000",
	mem_init2 => "0000000000000001F000000000380700070060006000000C001C0000E0000F0000000000000000000000000000000003C0000000003807000700E000E000000C001C0000700007000000000000000000000000000000000780000000003807000300E000E000000C001C0000380003800000000000000000000000000000000E001FFFF8003803000380C000E000000C001C00003C0001C00000000000000000000000000000001E007FFFF8003803000381C000C000000C001C00001E0001E00000000000000000000000000000001C00F80038003803800181C001C000000C001C00000F0000F00000000000000000000000000000003800E0003800380380",
	mem_init1 => "01C1C001C000000C001C0000078000780000000000000000000000000000003801C000380038038001C38001C000000C001C0000038000380000000000000000000000000000007001C000380038018001C380018000000C001C000001C0001C0000000000000000000000000000007001800038003801C000C380018000000C001C000000E0000E0000000000000000000000000000007001800038003801C000E300038000000C001C000000F0000E0000000000000000000000000000006001800038003801C000E700038000000C001C0000007800060000000000000000000000000000006001800038003800C0006700038000000C001C000000380007",
	mem_init0 => "0000000000000000000000000000006001C00038003800E00076000301FFFFFC001FFFFFFFFC00070000000000000000000000000000006001E00038003800E0007E000701FFFFFC001FFFFFFFF800070000000000000000000000000000006000F80038003800E0007E000701FFFFFC001FFFFFFFF8000700000000000000000000000000000060007FFFF800380060003E000701800000000000000000000700000000000000000000000000000070003FFFF800380070003C0006018000000000000000000007000000000000000000000000000000700003FFF800380070003C000E01800000000000000000000700000000000000000000000000000070",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N6
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ 
-- & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X21_Y7_N12
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000001100110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	datad => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y17_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode676w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode849w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode665w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y8_N51
\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2)) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- !\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(2) & \DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100010000000100000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\);

-- Location: M10K_X41_Y8_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode606w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode569w\(3),
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode596w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode586w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y8_N57
\DP|color_out[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[0]~9_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) ) ) ) # ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (((\DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) ) ) ) # ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \DP|color_out[0]~9_combout\);

-- Location: M10K_X38_Y6_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode626w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode646w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode636w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y16_N0
\DP|bgb|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dataPath:DP|BGbuffer:bgb|altsyncram:altsyncram_component|altsyncram_agm1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \DP|bgb|altsyncram_component|auto_generated|decode3|w_anode616w[3]~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \DP|bgb|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DP|bgb|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y8_N12
\DP|color_out[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[0]~10_combout\ = ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( \DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) # 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( 
-- \DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & (\DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( !\DP|bgb|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- !\DP|bgb|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\DP|bgb|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\DP|bgb|altsyncram_component|auto_generated|address_reg_a\(1) & ((\DP|bgb|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datad => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datae => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \DP|bgb|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \DP|color_out[0]~10_combout\);

-- Location: M10K_X41_Y12_N0
\CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555500001555400000000000",
	mem_init2 => "00055015400154015000000000000015400150014000550000000000005500015001400055400000000001554000555540005540000000000555500550015001555000000000055555555001555555540000000055555555500155555555000000015555555555555555555540000005555555555555555555555000000555555555555555555555540000155555555555555555555554000015555555555555555555555400001545555555555555555554540000050140140555555405014054000004015515005555005455501000000115554550000005545554500000015555455500005554155540000000555515555005555415550000000055541555",
	mem_init1 => "54055555055500000000555055555005555541550000000015515555500555555155000000001545555550055555545500000000155555555005555555550000000015555555500155555554000000005541555550015555415500000001554001554001555000554000000155400000000000000055500000055540000000000000005550000005554000005555000000555000000555555550000005555555500000055555000000000000155550000001540055555555555540155000000150155555555555555505400000000055555555555555550000000000005555555555555555000000000000555555555555555500000000000055555555555555",
	mem_init0 => "55400000000001555555555555555540000000000555555555555555555000000000055555555555555555500000000001555555555555555550000000000155555555555555555000000000015555555555555555500000000000555555555555555540000000000055555555555555554000000000001555555555555555000000000000055555555455555400000000000001555515545555500000000000000055551554555540000000000000000555155455540000000000000000005515545540000000000000000000011554500000000000000000000000155400000000000000000000000015540000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "button.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|button:bt_reg|altsyncram:altsyncram_component|altsyncram_7ho1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3136,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bt_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N36
\CP|Selector11~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~15_combout\ = ( \CP|LSCenable~combout\ & ( \CP|bt_reg|altsyncram_component|auto_generated|q_a\(0) & ( (\CP|ls_reg|altsyncram_component|auto_generated|q_a\(0)) # (\CP|BCenable~combout\) ) ) ) # ( !\CP|LSCenable~combout\ & ( 
-- \CP|bt_reg|altsyncram_component|auto_generated|q_a\(0) & ( \CP|BCenable~combout\ ) ) ) # ( \CP|LSCenable~combout\ & ( !\CP|bt_reg|altsyncram_component|auto_generated|q_a\(0) & ( \CP|ls_reg|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_BCenable~combout\,
	datac => \CP|ls_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \CP|ALT_INV_LSCenable~combout\,
	dataf => \CP|bt_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CP|Selector11~15_combout\);

-- Location: M10K_X41_Y5_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N15
\CP|Selector11~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~16_combout\ = ( \CP|Dgameover~combout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a24~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datad => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \CP|ALT_INV_Dgameover~combout\,
	combout => \CP|Selector11~16_combout\);

-- Location: MLABCELL_X39_Y6_N12
\CP|Selector11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~17_combout\ = ( \CP|Selector11~16_combout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ ) ) # ( !\CP|Selector11~16_combout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a27~portadataout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \CP|ALT_INV_Selector11~16_combout\,
	combout => \CP|Selector11~17_combout\);

-- Location: MLABCELL_X39_Y6_N48
\CP|Selector11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~13_combout\ = ( \CP|WideOr15~combout\ & ( \CP|Selector11~16_combout\ & ( (!\CP|Selector11~15_combout\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\CP|Selector11~17_combout\) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\CP|WideOr15~combout\ & ( \CP|Selector11~16_combout\ & ( (!\CP|Selector11~15_combout\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) # 
-- ((!\CP|Selector11~17_combout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( \CP|WideOr15~combout\ & ( !\CP|Selector11~16_combout\ & ( (!\CP|Selector11~15_combout\ & 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) # ((!\CP|Selector11~17_combout\) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\CP|WideOr15~combout\ & ( !\CP|Selector11~16_combout\ & ( 
-- !\CP|Selector11~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001000110011001100100011001100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \CP|ALT_INV_Selector11~15_combout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \CP|ALT_INV_Selector11~17_combout\,
	datae => \CP|ALT_INV_WideOr15~combout\,
	dataf => \CP|ALT_INV_Selector11~16_combout\,
	combout => \CP|Selector11~13_combout\);

-- Location: M10K_X58_Y12_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000000000000000000001D0000000010000000000000000000000000000000000000000000000000000000000000000000003C000000000C000000000000000000000000000000000000000000000000000000000000000000007E000000003E00000000000000000000000000000000000000000000000000000000000000000000FE000000007F00",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000001FE000000007F80000000000000000000000000000000000000000000000000000000000000000000FE000000007F80000000000000000000000000000000000000000000000000000000000000000001FE000000007F80000000000000000000000000000000000000000000000000000000000000080001FE000000003F80000000000000000000000000000000000000000000000000000000000000380001FE000000003F80004000000000000000000000000000000000000000000000000000000000F80001FE000000003F8000E00000000000000000000000000000",
	mem_init1 => "000000000000000000003FFFFFFFFFFC01FF00000000FF803FFFFFFFFFFC0000000000000000000000000000000000000007FFFFFFFFFFFC03FF00000000FFC03FFFFFFFFFFFF00000000000000000000000000000000000001FFFFFFFFFFFFE03FF00000000FFC03FFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFFFFFFFE03FF00000000FFC03FFFFFFFFFFFFF000000000000000000000100000004000000FFFFFFFFFFFFFE01FF000000007F803FFFFFFFFFFFFF000000100000004000000000000000000001FFFFFFFFFFFFFE01FE000000003F803FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFC",
	mem_init0 => "00FC000000003F003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFC00FC000000003F003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800FC000000001F003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF80078000000000F003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800300000000006003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFDF800000000000000003FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFF80",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FF00383C183C00FFFF1FFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFFFFFEFF001810007C00FF3F1FFFFFFFFFF00000000000000000000000000000000000000FFFFFFFFC0870FFE00818003803FF0003FFFFFFFFF00000000000000000000000000000000000000FFFFFFFFC0070FFE00800001807FF0001FC1EFFFFF000000000000000000000000000000000000007FFFFFFFC0000FFE00800001807FF0000B87EFFFFE000000000000000800000020000000000000007FFF0FFE000017FF0000000000FFF0000387E0FFFE0000000000000008000000F0000000001000003FFFCFFF80000FF70000000000CFF00001DFF7FFFE000",
	mem_init2 => "000000000003C00000030000000000000003FFFFFFF80000FF38000000000CFF40001FFFFFFFC000000000000000800000020000000000000001FFFFFFF80002FF1C0000000030FFC0000FFFFFFFC000000000000000800000000000000000000000FFFFFFF80002FE5E00000000787FC80007FFFFFF8000000000000000000000000000000000000000FFFFFFF80003FFEF00000000F3FFE00001FCFFFF00000000000000000000000000000000000000007FFF7FF80003FFEF00000000F3FFE00001F8FFFF00000000000000000000000000000000000000007FFF7FF80003FFE780000001EFFFE00001F8FFFE000000000000000000000000000000000000",
	mem_init1 => "00007FFFFFF80007FFF3C000000367FFE00007FCFFFE00000000000000000000000000000000000000007FC3FFF80007FE01E0000003887FE00007FF03FE00000000000001000000000000000000000000007F001FF00007FFFDE00000031FFFE00007FCE81E00000000000000000000000000000000000000007C000FE00007FFFFF00030037FFFE00007F8F81E00000000000000000000000000000000000000003C000FE0000FFFFFF000F007FFFFE00007F0FC1E00000000000000000000000000000000000000001F800000001FFFF8E000F8001FFFF8000000001C000000000000000000000000000000000000000007000000003FFFF8C000F0001FFF",
	mem_init0 => "F80000000038000000000000000000000000000000000000000007000000003FFFFCC001E0001FFFFC0000000030000000000000000000000000000000000000000006000000003FFFFC400100003FFFFFC000000030000200000000000000000000000000000000000007000000001FFFFE00C100003FFFFCC0000000E0000F00000000000000000000000000000000000007800000000FFFFE01C103807FFFF000000003E0000300000000000000000000000000000000000007C000000007FFFF01C007807FFFC000000003E0000200000000000000000000000000000000000007C000000007FFFF83C187C07FFF0000000007E000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000001E00000000000FE00781F00FF800000000007C0000000000000000000000000000000000000000003F00000000000FC00700700FF80000000000FC0000000000000000000000000000000000000000001F00000000000F000304C002F00000000000FC0000000000000000000000000000000000000000000F80000000080F0003FEC000F07000000000F80000000000000000000000000000000000000000000FC00000003FEF00002C0000F7FC00000001F00000000000000000000000000000000000000000000FC00000003FF8000000000007FC00000003F000000000000000000000000000000000000000000007C00000003",
	mem_init2 => "FF400000000000FFC00000003E000000000000000000000000000000000000000000007E00000803FFC00000000000FFC07000007C00000000000000000000000003C1F7FF00C000FC00003F00001803FFF00800000007FEC0100000FC00007FF7C01E7F07C07C000003C0C70E00C003DE00003F00001803FFF81800001007FDC0100000FC000060E1C20C1C0301FF800000E0C40E03E00E0380001F00001803D5F8080000001FBFC0100000F8000040E1878C0C020701C0000030C00E03E00E0380001F06000003BFFC000000003FFFC0000000F8000000E1878C0F060701C0000018C00E03781803C0001F80000003FFFC018000C03FFFC0000000F8000000",
	mem_init1 => "E18DCC07FC07006000000EC20E07781801C0001FC0000003FFFC038001C03FFFC0000003F8000020E18DCC070407006000003FC3FE043C1801C0000FE0000000FFFC00C003803FFF80000007F800003FE1B8EC07980F8060000070C30E041C1801C0000FE0000000FFFE00C003007FFF80000007F8000030E1B86C03980000600000E0C00E0C1C1E03800007F0000000FFFC00E007003FFF0000000FF0000000E1B07C03B80000E00000E0C00E0C1E0F03C00007FE000000FFFC00F00F003FFF0000000FF0000000E1F03C00E00601C00000E0C40E08070F03800007FE0000007FFC00F00F003FFF0000003FE0000040E1C03C00E00701C00000F0C40E180707",
	mem_init0 => "0E000003FF0000001FFC00F00F003FF80000003FE0000040E1C01C00E00783C000001FF7FF7C1FC0F8000003FF0000000FFC00F80F001FF00000007FC000007FF7801C0040067C00000000000000000000000003FF0000000FF0007C1F0007F00000007FC00000000000000000000000000000000000000000000003FF0000000FE000380E0007F0000000FFC00000000000000000000000000000000000000000000003FF0000000FF0003C1E0007F0000000FFC00000000000000000000000000000000000000000000001FF8000000FF8003E7E001FF0000001FF800000000000000000000000000000000000000000000001FFC0000007F8007EFE001FE0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000001FFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF000000000000000000FF7FFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFF800000000000000000000000000008000001FFFFFFFFFFFFF000000000000000001F9FFFFFFFFFFF8000000000000000000000000000080000",
	mem_init2 => "01FFFFFFFFFFFFF000000000000000001F9FF7FFFFFFFF80000000000000000000000000001C000001FFFFFFFFFFFFF800000000000000001FBFFFFFFFFFFF80000000000100000000000000000C000001FFFFFFFFFFFFF800000000000000001FCFF1FFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800000000000000000FC7F1FFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF000000000000000000FCFF1FFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF800000000000000001FFCFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFF860E0000000000700",
	mem_init1 => "1FFC3F8FFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFC7FFFFFFFFFFFFFCF3FFC3F8FFFFFFF800000200000000000000000000000000001FFFFFFFFFFFFFEFFFFFFFFFFFFFFEF3FF83F87FFFFFF800000200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000F80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFF0000003000000000000000000000000000007FFFFFFFFFFEFFF5FFFFFFFFFFFF8FFF8FF7FCFFFFFF0000000000000000000000000000000000007FFFFFFFFFFBFFF1FFFFFFFFFFFF0FFF8FF3FCFFFFFF000000000000000000",
	mem_init0 => "00000000000000000030FFFFFFFFFC1FFFFFFFFFFFFFFDFFFC7FC6030FFF8E00000000000000000000000000000000000039FFFFFFFFFF1FFFFFFFFFFFFFF9FFFC7FF7FFFFFF8E00000000000000000000000000000000000039FFFFFFFFFF1FFFE3FFFFFFFFF9FFF07FFFFFFFFF8C0000000000000000000000000000000000001FFFFFFFFFFFEFFF00FC7FFE3F00FFFA7FFFFFFFFF980000000000000000000000004000000000001FFFFFFFFFFFFFFF00FC3FFC3D00FFFFBFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFF003C3FFC3C00FFFFBFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N54
\CP|Selector11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~10_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( \CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\CP|go|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|go|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|go|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datad => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \CP|Selector11~10_combout\);

-- Location: M10K_X41_Y2_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y6_N0
\CP|Selector11~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~12_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) ) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a15~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \CP|Selector11~12_combout\);

-- Location: M10K_X49_Y16_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000FFFC00000000000000000000001FFF00000000000000000020000000000000000000000000000000FFFC00000000000000000000000FFF000000000000000000F0000000000000000000000000000000FFFC00000000000000000000001FFF00000000000000000030000000000000000000000000000000FFFC00000000000000000000001FFF000000000000000000000000000000000000000000000000007FFC00000000000000000000001FFE000000000000000000000000000000000000000000000000007FF000000000000000000000000FFE000000000000000000000000000000000000000000000000007FF00000000000000000000",
	mem_init2 => "0000FFE000000000000000000000000000000000000000000000000007FF000000000000000000000000FFE000000000000000000000000000000000000000000000000007FE000000000000000000000000FFE000000000000000000000000000000000000000000000000007FE000000000000000000000000FFE000000400000000000000000000000000000000000000000003FE000000000000000000000000FFE000000000000000000000000000000000000000000000000003FE0080000000000000000000407FE000000000000000000000000000000000000000000000000003FE01C0000000000000000000E07FC0000000000000000000000000",
	mem_init1 => "00000000000000000000000000FFFFE0000000000000000003FFFF0000000000000000000000000000000000000000000000000000FFFFE0000000000000000003FFFF0000000000000000000000000000000000000000000000000000FFFFE0000000000000000003FFFF0000000000000000000000000000000000000000000000000000FFFFE0000000000000000003FFFF00000000000000000000000000000000001000000000100000007FFFC0000000000000000003FFFE00000000000000000000000000000000000000000000000000007FFFC0000000000000000003FFFE00000000000000000000000000000000000000000000000000007FFFC0",
	mem_init0 => "000000000000000003FFFE00000000000000000000000000000000000000000000000000003FFFC0000000000000000003FFFC00000000000000000000000000000000000000000000000000003FFFC0000000000000000003FFFC00000000000000000000000000000000000000000000000000003FFFC0000000000000000003FFFC00000000000000000000000000000000000000000000000000001FFF80000000000000000001FFF800000000000000000000000000000000000008000000000800000FFF81000000000000000080FFF80000000000000000000000000000000000001C000000003E00000FFF80000000000000000001FFF80000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000003FF800000000000000000000000000000000000000000000001FFC0000003F8007C3F001FC0000003FF800000000000000000000000000000000000000000000000FFE0000001F800FC1F003FC0000007FF800000000000000000000000000000000004000000000000FFF0000000F807F80FC01F00000007FF000000000040000000000000000000000000000000000000FFF00000007803F80FC00E00000007FF000000000000000000000000000000000000000000000000FFF80060003003F80FC00C000E003FFF000000000000000000000000000000000000000000000000FFFC0010003802F81F000C000E001FFF000000000000000000000000",
	mem_init2 => "000000000000000000000000FFF1800F0000F800001F0000F000C7FF000000000000000000000000000000000000000000000000FFF8000700007800001F0000C0007FFF0000000000000000000000000000000000000000000000007FF80003F01FC0000003F00FC0003FFF0000000000000000000000000000000000000000000000003FFC0000FFFF00000000FFFE00007FFF0000000000000000000000000400000000000000000000003FFE3000000000000000000000007FFF0000000000000000000000000000000000000000000000003FFE300000000000000000000000FFFE0000000000000000000000000000000000000000000000001FFE3000",
	mem_init1 => "00000000000000000000FFFE0000000000000000000000000000000000000000000000001FFF500000000000000000000003FFFC0000000000000000000000000000000000000000000000001FFFCF00000000000000000000E3FFF80000000000000000000000000000000000000000000000001FFFCF80000000000000000000E7FFF80000000000000000000000000000000000000000000000001FEFCF80000000000000000000E7FFF80000000000000000000000000000008000000000000000001FEFC000000000000000000000E3FFF8000000000000000000000000000103C000000000400000001FFFC300000000000000000001E3FFF800000000",
	mem_init0 => "0000100000000000000000C000000000000000001FFFC7F100000000000000000FE3FFF80000000000000000000000000000008000000000000000000FFFCFFF00000000000000003FE3FFF00000000000000000000000000000000000000000000000000FFFDFFF06000000000007C03FD1FFF00000000000000000000000000000000000000000000000000FFFFFFF00000000000007003FC1FFF00000000000000000000000000000000000000000000000000FFFC7E000000000000000001F01FFF00000000000000000000000000000000000000000000000000FFFC00000000000000000000001FFF00000000000000000020000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000008000000000C00000FFF80000000000000000001FFF0000000000000000000000000000000000000080000000000000007FF80000000000000000001FFE0000000000000000000000000000000000000000000000000000003FFC0000000000000000001FFC0000000000000000000000000000000000000000000000000000003FFE0000000000000000003FFC0000000000000000000000000000000000000000000000000000001FFE0000000000000000007FF80000000000000000000000000000000000000000000000000000000FFE0000000000000000007FF80000000000000000000000000000000000000000000",
	mem_init2 => "0000000000007FF0000000000000000007FF800000000000000000000000000000010000000000000000000000003FF000000000000000000FFC000000000000000000000000000000000000000000000000000000003FE000000000000000000FF8000000000000000000000000000000000000000000000000000000001FF000000000000000000FF00000000000000000000000000000000000000000000000000000000007F000000000000000000FF00000000000000000000000000000000000000000000000000000000003FC00000000000000003F800000000000000000000000000000000000000000000000000000000000FE0000000000000000",
	mem_init1 => "3F0000000000000000000000000000000000000000000000000000000000007C00000000000000003E0000000000000200000000000000000000008000000000000000000000003E0000000000000000FE000000000000020000000000000000000003C000000000000000000000000B0000000000000001F80000000000000F0000000000000000000000C000000000000000000000000100000000000000078000000000000003000000000000000000000080000000000000000000000000000000000000003F8000000000000002000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000FFF800001FFF800000000000000000000000000000000000000000000000000000000000000000001FE0000007FF000000000000000000000000000000000000000000000000000000000000000000001FFF9001F8FC0000000000000000000000000000000000000000000000000000000000000000000007FFFFF7C000000000000000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000003E00000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\CP|go|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "GO1.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|GO:go|altsyncram:altsyncram_component|altsyncram_f6o1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|go|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|go|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N24
\CP|Selector11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~9_combout\ = ( \CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\) # ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))) ) ) ) # ( \CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (((\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))) ) ) ) # ( !\CP|go|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\CP|go|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|go|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|go|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datab => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \CP|go|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \CP|Selector11~9_combout\);

-- Location: M10K_X38_Y17_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y7_N54
\CP|Selector11~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~11_combout\ = ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\)) ) ) ) # ( !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- !\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & 
-- ((\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q\ & (\CP|bg_reg|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a[1]~DUPLICATE_q\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \CP|Selector11~11_combout\);

-- Location: MLABCELL_X39_Y6_N0
\CP|Selector11~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~18_combout\ = ( !\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & ( ((!\CP|Dgameover~combout\ & (\CP|Selector11~11_combout\ & ((\CP|WideOr15~combout\)))) # (\CP|Dgameover~combout\ & (((\CP|Selector11~11_combout\ & 
-- \CP|WideOr15~combout\)) # (\CP|Selector11~9_combout\)))) ) ) # ( \CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\CP|Selector11~10_combout\ & (((\CP|Selector11~12_combout\ & ((\CP|WideOr15~combout\)))))) # 
-- (\CP|Selector11~10_combout\ & (((\CP|Selector11~12_combout\ & ((\CP|WideOr15~combout\)))) # (\CP|Dgameover~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000100010001000100001111001111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector11~10_combout\,
	datab => \CP|ALT_INV_Dgameover~combout\,
	datac => \CP|ALT_INV_Selector11~12_combout\,
	datad => \CP|ALT_INV_Selector11~9_combout\,
	datae => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \CP|ALT_INV_WideOr15~combout\,
	datag => \CP|ALT_INV_Selector11~11_combout\,
	combout => \CP|Selector11~18_combout\);

-- Location: M10K_X76_Y9_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode768w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode751w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N42
\CP|Selector11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~4_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) 
-- ) # ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) 
-- ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0)) # ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) ) ) ) # 
-- ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \CP|Selector11~4_combout\);

-- Location: M10K_X58_Y6_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: MLABCELL_X59_Y6_N12
\CP|Selector11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~5_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\))) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & (((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & ((\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \CP|Selector11~5_combout\);

-- Location: M10K_X69_Y11_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode849w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "controlPath:CP|BG_New:bg_reg_AfterSlash|altsyncram:altsyncram_component|altsyncram_5mo1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|rden_decode|w_anode838w\(3),
	portadatain => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y6_N24
\CP|Selector11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~3_combout\ = ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \CP|Selector9~0_combout\ ) ) ) # ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|Selector9~0_combout\) ) ) ) # ( \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- !\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(0) & \CP|Selector9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000110011000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \CP|ALT_INV_Selector9~0_combout\,
	datae => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \CP|Selector11~3_combout\);

-- Location: LABCELL_X68_Y6_N9
\CP|Selector11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~6_combout\ = ( !\CP|Selector11~3_combout\ & ( ((!\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2) & (!\CP|Selector11~4_combout\)) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\CP|Selector11~5_combout\)))) # (\CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|address_reg_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111010101111101111101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \CP|bg_reg_AfterSlash|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \CP|ALT_INV_Selector11~4_combout\,
	datad => \CP|ALT_INV_Selector11~5_combout\,
	dataf => \CP|ALT_INV_Selector11~3_combout\,
	combout => \CP|Selector11~6_combout\);

-- Location: MLABCELL_X39_Y6_N30
\CP|Selector11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~7_combout\ = ( \CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( \CP|robot_reg|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( !\CP|Equal10~0_combout\ & ( \CP|Selector11~0_combout\ & ( 
-- \CP|hunter_reg|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( \CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( \CP|yoda_reg|altsyncram_component|auto_generated|q_a\(0) ) ) ) # ( !\CP|Equal10~0_combout\ & ( !\CP|Selector11~0_combout\ & ( 
-- \CP|soilder_reg|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|yoda_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \CP|robot_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \CP|soilder_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \CP|hunter_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \CP|ALT_INV_Equal10~0_combout\,
	dataf => \CP|ALT_INV_Selector11~0_combout\,
	combout => \CP|Selector11~7_combout\);

-- Location: MLABCELL_X39_Y6_N42
\CP|Selector11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~8_combout\ = ( \CP|Selector11~6_combout\ & ( \CP|Selector11~7_combout\ & ( (!\CP|Selector11~1_combout\ & (\CP|Selector11~2_combout\)) # (\CP|Selector11~1_combout\ & ((!\CP|Selector11~2_combout\ & 
-- (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(0))) # (\CP|Selector11~2_combout\ & ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(0)))))) ) ) ) # ( !\CP|Selector11~6_combout\ & ( \CP|Selector11~7_combout\ & ( (!\CP|Selector11~1_combout\) # 
-- ((!\CP|Selector11~2_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(0))) # (\CP|Selector11~2_combout\ & ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( \CP|Selector11~6_combout\ & ( !\CP|Selector11~7_combout\ & ( 
-- (\CP|Selector11~1_combout\ & ((!\CP|Selector11~2_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(0))) # (\CP|Selector11~2_combout\ & ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(0)))))) ) ) ) # ( !\CP|Selector11~6_combout\ & ( 
-- !\CP|Selector11~7_combout\ & ( (!\CP|Selector11~1_combout\ & (!\CP|Selector11~2_combout\)) # (\CP|Selector11~1_combout\ & ((!\CP|Selector11~2_combout\ & (\CP|jet_reg|altsyncram_component|auto_generated|q_a\(0))) # (\CP|Selector11~2_combout\ & 
-- ((\CP|lord_reg|altsyncram_component|auto_generated|q_a\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010011101000001000001010110101110101111110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_Selector11~1_combout\,
	datab => \CP|ALT_INV_Selector11~2_combout\,
	datac => \CP|jet_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \CP|lord_reg|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \CP|ALT_INV_Selector11~6_combout\,
	dataf => \CP|ALT_INV_Selector11~7_combout\,
	combout => \CP|Selector11~8_combout\);

-- Location: MLABCELL_X39_Y6_N54
\CP|Selector11~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|Selector11~14_combout\ = ( \CP|Selector11~18_combout\ & ( \CP|Selector11~8_combout\ & ( ((!\CP|Selector11~13_combout\) # (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3))) # (\CP|RCenable~combout\) ) ) ) # ( 
-- !\CP|Selector11~18_combout\ & ( \CP|Selector11~8_combout\ & ( (!\CP|Selector11~13_combout\) # (\CP|RCenable~combout\) ) ) ) # ( \CP|Selector11~18_combout\ & ( !\CP|Selector11~8_combout\ & ( (!\CP|Selector11~13_combout\) # 
-- (!\CP|bg_reg|altsyncram_component|auto_generated|address_reg_a\(3)) ) ) ) # ( !\CP|Selector11~18_combout\ & ( !\CP|Selector11~8_combout\ & ( !\CP|Selector11~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111001111110011011101110111011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CP|ALT_INV_RCenable~combout\,
	datab => \CP|ALT_INV_Selector11~13_combout\,
	datac => \CP|bg_reg|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \CP|ALT_INV_Selector11~18_combout\,
	dataf => \CP|ALT_INV_Selector11~8_combout\,
	combout => \CP|Selector11~14_combout\);

-- Location: MLABCELL_X39_Y6_N21
\CP|color_from_CP[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CP|color_from_CP\(0) = ( \CP|color_from_CP\(0) & ( \CP|Selector0~0_combout\ & ( \CP|Selector11~14_combout\ ) ) ) # ( !\CP|color_from_CP\(0) & ( \CP|Selector0~0_combout\ & ( \CP|Selector11~14_combout\ ) ) ) # ( \CP|color_from_CP\(0) & ( 
-- !\CP|Selector0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CP|ALT_INV_Selector11~14_combout\,
	datae => \CP|ALT_INV_color_from_CP\(0),
	dataf => \CP|ALT_INV_Selector0~0_combout\,
	combout => \CP|color_from_CP\(0));

-- Location: MLABCELL_X34_Y8_N48
\DP|color_out[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out[0]~11_combout\ = ( \DP|color_out[0]~10_combout\ & ( \CP|color_from_CP\(0) & ( (!\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)))) # 
-- (\DP|color_out[2]~3_combout\ & (((\DP|color_out[0]~9_combout\)) # (\DP|color_out[2]~2_combout\))) ) ) ) # ( !\DP|color_out[0]~10_combout\ & ( \CP|color_from_CP\(0) & ( (!\DP|color_out[2]~3_combout\ & ((!\DP|color_out[2]~2_combout\) # 
-- ((\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)))) # (\DP|color_out[2]~3_combout\ & (!\DP|color_out[2]~2_combout\ & ((\DP|color_out[0]~9_combout\)))) ) ) ) # ( \DP|color_out[0]~10_combout\ & ( !\CP|color_from_CP\(0) & ( 
-- (!\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & (\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\))) # (\DP|color_out[2]~3_combout\ & (((\DP|color_out[0]~9_combout\)) # (\DP|color_out[2]~2_combout\))) ) ) ) # 
-- ( !\DP|color_out[0]~10_combout\ & ( !\CP|color_from_CP\(0) & ( (!\DP|color_out[2]~3_combout\ & (\DP|color_out[2]~2_combout\ & (\DP|bgb|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\))) # (\DP|color_out[2]~3_combout\ & 
-- (!\DP|color_out[2]~2_combout\ & ((\DP|color_out[0]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \DP|ALT_INV_color_out[2]~3_combout\,
	datab => \DP|ALT_INV_color_out[2]~2_combout\,
	datac => \DP|bgb|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\,
	datad => \DP|ALT_INV_color_out[0]~9_combout\,
	datae => \DP|ALT_INV_color_out[0]~10_combout\,
	dataf => \CP|ALT_INV_color_from_CP\(0),
	combout => \DP|color_out[0]~11_combout\);

-- Location: MLABCELL_X34_Y8_N24
\DP|color_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \DP|color_out\(0) = ( \DP|color_out[0]~11_combout\ & ( (\DP|color_out[2]~5_combout\) # (\DP|color_out\(0)) ) ) # ( !\DP|color_out[0]~11_combout\ & ( (\DP|color_out\(0) & !\DP|color_out[2]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \DP|ALT_INV_color_out\(0),
	datad => \DP|ALT_INV_color_out[2]~5_combout\,
	dataf => \DP|ALT_INV_color_out[0]~11_combout\,
	combout => \DP|color_out\(0));

-- Location: M10K_X26_Y15_N0
\VGA|VideoMemory|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode626w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode808w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\VGA|VideoMemory|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode646w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode828w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode616w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode798w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode636w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode818w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N0
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\)))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (((\VGA|VideoMemory|auto_generated|out_address_reg_b\(1))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\))))) ) ) ) # ( 
-- \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1))))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ & ( 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\);

-- Location: M10K_X5_Y7_N0
\VGA|VideoMemory|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode665w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode838w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\VGA|VideoMemory|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode676w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode849w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: FF_X21_Y7_N25
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N15
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ ) ) # ( 
-- \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode586w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode768w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode596w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode778w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\VGA|VideoMemory|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode606w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode788w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "BG_New.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1bm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode569w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode751w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y7_N18
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ 
-- & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X21_Y7_N42
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ & ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2)) # (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ & ( 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2)) # 
-- (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & (((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ & \VGA|VideoMemory|auto_generated|out_address_reg_b\(2))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2))))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ & ( 
-- !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ & 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001000100000110011001100000011001110111000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	datac => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	datae => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	dataf => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


