{"vcs1":{"timestamp_begin":1733344925.519659553, "rt":3.21, "ut":0.58, "st":0.39}}
{"vcselab":{"timestamp_begin":1733344928.819796508, "rt":1.26, "ut":0.33, "st":0.21}}
{"link":{"timestamp_begin":1733344930.155014394, "rt":0.91, "ut":0.20, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733344924.796568278}
{"VCS_COMP_START_TIME": 1733344924.796568278}
{"VCS_COMP_END_TIME": 1733344932.394217019}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps test/precal_tb.sv verilog/pre_cal.sv verilog/matmul.sv verilog/fp_add.sv verilog/fp_mul.sv -o simv"}
{"vcs1": {"peak_mem": 558668}}
{"vcselab": {"peak_mem": 260848}}
