# ğŸ“˜ Week 1 â€“ RTL Design & Synthesis using Open-Source Tools  

Welcome to the **Week 1 Summary** of my RTL Design & Synthesis journey.  
This week covered **simulation, synthesis, verification, and hardware constructs** using tools like **Icarus Verilog, GTKWave, and Yosys**.  

---
Below are the main topics organized **Day-wise**, each with expandable sections containing links to subtopics.  



<details>
  <summary>ğŸ“˜ Day 1 â€“ RTL Design & Simulation Basics</summary>

- [ğŸ”¹ Introduction to Verilog & Tools](./Day1/Intro.md)  
- [ğŸ”¹ Writing & Simulating a 2:1 MUX](./Day1/mux2x1.v)  
- [ğŸ”¹ GTKWave Simulation Results](./Day1/Images/mux_waveform.png)  
- [ğŸ”¹ Yosys Synthesis Flow](./Day1/yosys_flow.md)  

</details>


<details>
  <summary>ğŸ“˜ Day 2 â€“ Logic Synthesis & Gate-level Simulation</summary>

- [ğŸ”¹ Synthesis with Yosys](./Day2/synthesis.md)  
- [ğŸ”¹ Gate-level Simulation (GLS)](./Day2/gls.md)  
- [ğŸ”¹ Inferred Latch Example](./Day2/inferred_latch.v)  
- [ğŸ”¹ Observations & Waveforms](./Day2/Images/)  

</details>



<details>
  <summary>ğŸ“˜ Day 3 â€“ Blocking vs Non-blocking, Sensitivity Lists</summary>

- [ğŸ”¹ Blocking vs Non-blocking Statements](./Day3/blocking_nonblocking.v)  
- [ğŸ”¹ Sensitivity List Mismatches](./Day3/sensitivity_list.v)  
- [ğŸ”¹ Labs on Simulation vs Synthesis Mismatch](./Day3/labs.md)  
- [ğŸ”¹ GTKWave Examples](./Day3/Images/)  

</details>



<details>
  <summary>ğŸ“˜ Day 4 â€“ If-Else & Case Constructs</summary>

- [ğŸ”¹ Priority Logic with If-Else](./Day4/if_else.v)  
- [ğŸ”¹ Case Statement Implementation](./Day4/case_mux.v)  
- [ğŸ”¹ Incomplete If & Case Issues](./Day4/incomplete_if_case.md)  
- [ğŸ”¹ Lab Examples + Netlists](./Day4/Images/)  

</details>


<details>
  <summary>ğŸ“˜ Day 5 â€“ Optimization in Synthesis</summary>

- [ğŸ”¹ Incomplete If-Case Labs](./Day5/incomp_if.v)  
- [ğŸ”¹ Overlapping Case Labs](./Day5/bad_case.v)  
- [ğŸ”¹ Procedural For Loop](./Day5/mux32x1.v)  
- [ğŸ”¹ Generate For Loop](./Day5/rca_generate.v)  
- [ğŸ”¹ Ripple Carry Adder using Generate](./Day5/rca.v)  
- [ğŸ”¹ Lab Waveforms & Netlists](./Day5/Images/)  
- [ğŸ”¹ Day 5 Summary](./Day5/summary.md)  

</details>


## ğŸ“Œ Quick Links  
- ğŸ”— [Week 1 Summary](./Week1_Summary.md)  
- ğŸ”— [All Images](./Images/)  
- ğŸ”— [References](./References.md)  

---

## ğŸ“… Day-wise Highlights  

### ğŸ”¹ Day 1 â€“ RTL Basics & Simulation Flow  
- Introduction to **Icarus Verilog** (simulation) and **GTKWave** (waveform visualization).  
- Wrote and simulated a **2:1 Multiplexer** in Verilog.  
- Learned the **RTL â†’ Simulation â†’ Waveform** flow.  

ğŸ“Œ *Tools:*  
| Task | Tool |
|------|------|
| Simulation | **Icarus Verilog (iverilog)** |
| Waveform Visualization | **GTKWave** |

---

### ğŸ”¹ Day 2 â€“ Introduction to Synthesis  
- Used **Yosys** for RTL-to-Gate-level synthesis.  
- Explored **RTL Netlist** vs **Synthesized Netlist**.  
- Observed how synthesis optimizes the design.  

ğŸ“Œ *Key Insight:* RTL describes behavior, while **synthesized netlist maps to actual hardware gates**.

---

### ğŸ”¹ Day 3 â€“ GLS & Synth-Sim Mismatch  
- Learned **GLS (Gate-Level Simulation)** using Yosys + Icarus.  
- Identified **simulation-synthesis mismatches** caused by bad coding practices.  
- Studied **blocking vs non-blocking** statements.  

âš ï¸ *Observation:* Mismatches often arise from **sensitivity list issues** or **incorrect blocking statements**.  

---

### ğŸ”¹ Day 4 â€“ Caveats in RTL Coding  
- Studied pitfalls in Verilog design like:  
  - **Blocking statement caveats**  
  - **Sensitivity list mismatches**  
  - **Latch inference issues**  
- Performed labs to verify mismatches between **RTL sim and GLS sim**.  

ğŸ“Œ *Learning:* Small coding mistakes â†’ **huge functional mismatches** in synthesized hardware.  

---

### ğŸ”¹ Day 5 â€“ Optimization in Synthesis  
- Focused on **If-Case constructs** and their caveats:  
  - Incomplete if/case â†’ inferred latches  
  - Overlapping cases â†’ unpredictable outputs  
  - Partial assignments â†’ latch inference  
- Explored **for loops vs generate loops**:  
  - Procedural `for` â†’ used inside `always` for behavior modeling  
  - `generate for` â†’ used outside `always` for structural replication  

ğŸ“Œ *Example Designs:* MUX (generate), DEMUX (case & generate), Ripple Carry Adder (generate).  

---

## ğŸ“Š Important Tables  

### Comparison: If vs Case  
| Feature | `if-else` | `case` |
|---------|-----------|---------|
| Synthesized As | Priority Logic (MUX chain) | Multiplexer |
| Strength | Handles priority | Cleaner, scalable |
| Caveat | Missing else â†’ latch | Overlapping items â†’ undefined |

---

### Comparison: Procedural vs Generate Loops  
| Feature | Procedural `for` Loop | `generate for` Loop |
|---------|------------------------|----------------------|
| Location | Inside `always` | Outside `always` |
| Function | Evaluating expressions | Instantiating hardware |
| Concept | Describes behavior | Describes structure |

---

## ğŸ“ˆ Flow Diagram  

```plaintext
 Verilog Code (RTL) 
        â”‚
        â–¼
  Simulation (Icarus) â”€â”€â–¶ Waveform (GTKWave)
        â”‚
        â–¼
  Synthesis (Yosys) â”€â”€â–¶ Netlist
        â”‚
        â–¼
 Gate-Level Simulation (GLS)
```

---
## âœ… Week 1 â€“ Final Summary  

- ğŸ“ Learned the **complete flow**: RTL â†’ Simulation â†’ Synthesis â†’ GLS.  
- ğŸ” Explored **pitfalls in Verilog coding**: incomplete if/case, overlapping case, blocking vs non-blocking, sensitivity list mismatches.  
- ğŸ§ª Hands-on **labs**: MUX, DEMUX, Ripple Carry Adder implemented & simulated.  
- ğŸ”€ Understood difference between **behavioral modeling** (`if`, procedural loops) and **structural modeling** (`generate for`).  
- ğŸš€ Built confidence in using **open-source tools** (Icarus, GTKWave, Yosys).  
- âœ¨ **Big Takeaway:** Correct RTL coding style is as important as functionality â€” poor coding = incorrect hardware!

---
## ğŸ“š References  

1. [Icarus Verilog](http://iverilog.icarus.com/) â€“ Simulation.  
2. [GTKWave](http://gtkwave.sourceforge.net/) â€“ Waveform visualization.  
3. [Yosys HQ](https://yosyshq.net/yosys/) â€“ Synthesis & optimization.  
4. [SkyWater Sky130 PDK](https://skywater-pdk.readthedocs.io/) â€“ Cell libraries.  
5. Sudip Misra NPTEL Course â€“ *Industry 4.0 and IIoT (Verilog Synthesis Part)*.

---
---

## Acknowledgments  

I would like to sincerely acknowledge and thank:  

- **Mr. Kunal Ghosh (Founder, VSD â€“ VLSI System Design)**  
  For his exceptional mentorship, guidance, and vision in enabling students to learn *RTL design, synthesis, and open-source VLSI flows*.  

- **VSD Team**  
  For curating the workshop content and providing continuous learning resources.  


- **Open-Source EDA Community**  
  For making powerful tools freely available, including:  
  - ğŸ–¥ï¸ [Icarus Verilog](http://iverilog.icarus.com/)  
  - ğŸ“Š [GTKWave](http://gtkwave.sourceforge.net/)  
  - âš™ï¸ [Yosys](https://yosyshq.net/yosys/)  

- **Faculty & Peers from the VLSI Department**  
  For their constant encouragement, support, and collaboration during this learning journey.  

---

âœ¨ This repository is dedicated to the spirit of **open-source hardware education** and the belief that *accessible knowledge can empower innovation in VLSI design*.  

