#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  3 10:09:03 2021
# Process ID: 8784
# Current directory: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10572 C:\Users\Microapple\Desktop\release_project\func_test_v0.01\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1'
INFO: [Project 1-313] Project file moved from 'C:/Users/Fxil/Desktop/nscscc2021_group_qualifier_submission-rc1/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 779.719 ; gain = 143.582
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:182]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:183]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:201]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:213]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:242]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:246]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:247]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:254]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:255]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:268]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:271]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:285]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:286]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:333]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:334]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:349]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:419]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:427]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:456]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:466]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:467]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 182 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:478]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:483]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:549]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 286 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 183 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 285 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 213 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/sim/divu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/sim/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 918.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 918.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 980.074 ; gain = 73.082
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 752000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 762000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 772000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 782000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 792000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 802000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 832000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 842000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 852000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 862000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 872000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 902000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 912000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 922000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 932000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 942000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 952000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 962000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 972000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 982000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 992000 ns] Test is running, debug_wb_pc = 0x00000000
        [1002000 ns] Test is running, debug_wb_pc = 0x00000000
        [1012000 ns] Test is running, debug_wb_pc = 0x00000000
        [1022000 ns] Test is running, debug_wb_pc = 0x00000000
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0x00000000
        [1052000 ns] Test is running, debug_wb_pc = 0x00000000
        [1062000 ns] Test is running, debug_wb_pc = 0x00000000
        [1072000 ns] Test is running, debug_wb_pc = 0x00000000
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0x00000000
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0x00000000
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
        [1222000 ns] Test is running, debug_wb_pc = 0x00000000
        [1232000 ns] Test is running, debug_wb_pc = 0x00000000
        [1242000 ns] Test is running, debug_wb_pc = 0x00000000
        [1252000 ns] Test is running, debug_wb_pc = 0x00000000
        [1262000 ns] Test is running, debug_wb_pc = 0x00000000
        [1272000 ns] Test is running, debug_wb_pc = 0x00000000
        [1282000 ns] Test is running, debug_wb_pc = 0x00000000
        [1292000 ns] Test is running, debug_wb_pc = 0x00000000
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0x00000000
        [1322000 ns] Test is running, debug_wb_pc = 0x00000000
        [1332000 ns] Test is running, debug_wb_pc = 0x00000000
        [1342000 ns] Test is running, debug_wb_pc = 0x00000000
        [1352000 ns] Test is running, debug_wb_pc = 0x00000000
        [1362000 ns] Test is running, debug_wb_pc = 0x00000000
        [1372000 ns] Test is running, debug_wb_pc = 0x00000000
        [1382000 ns] Test is running, debug_wb_pc = 0x00000000
        [1392000 ns] Test is running, debug_wb_pc = 0x00000000
        [1402000 ns] Test is running, debug_wb_pc = 0x00000000
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0x00000000
        [1432000 ns] Test is running, debug_wb_pc = 0x00000000
        [1442000 ns] Test is running, debug_wb_pc = 0x00000000
        [1452000 ns] Test is running, debug_wb_pc = 0x00000000
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0x00000000
        [1482000 ns] Test is running, debug_wb_pc = 0x00000000
        [1492000 ns] Test is running, debug_wb_pc = 0x00000000
        [1502000 ns] Test is running, debug_wb_pc = 0x00000000
        [1512000 ns] Test is running, debug_wb_pc = 0x00000000
        [1522000 ns] Test is running, debug_wb_pc = 0x00000000
        [1532000 ns] Test is running, debug_wb_pc = 0x00000000
        [1542000 ns] Test is running, debug_wb_pc = 0x00000000
        [1552000 ns] Test is running, debug_wb_pc = 0x00000000
        [1562000 ns] Test is running, debug_wb_pc = 0x00000000
        [1572000 ns] Test is running, debug_wb_pc = 0x00000000
        [1582000 ns] Test is running, debug_wb_pc = 0x00000000
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0x00000000
        [1612000 ns] Test is running, debug_wb_pc = 0x00000000
        [1622000 ns] Test is running, debug_wb_pc = 0x00000000
        [1632000 ns] Test is running, debug_wb_pc = 0x00000000
        [1642000 ns] Test is running, debug_wb_pc = 0x00000000
        [1652000 ns] Test is running, debug_wb_pc = 0x00000000
        [1662000 ns] Test is running, debug_wb_pc = 0x00000000
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0x00000000
        [1692000 ns] Test is running, debug_wb_pc = 0x00000000
        [1702000 ns] Test is running, debug_wb_pc = 0x00000000
        [1712000 ns] Test is running, debug_wb_pc = 0x00000000
        [1722000 ns] Test is running, debug_wb_pc = 0x00000000
        [1732000 ns] Test is running, debug_wb_pc = 0x00000000
        [1742000 ns] Test is running, debug_wb_pc = 0x00000000
        [1752000 ns] Test is running, debug_wb_pc = 0x00000000
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0x00000000
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0x00000000
        [1822000 ns] Test is running, debug_wb_pc = 0x00000000
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0x00000000
        [1862000 ns] Test is running, debug_wb_pc = 0x00000000
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0x00000000
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0x00000000
        [1932000 ns] Test is running, debug_wb_pc = 0x00000000
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0x00000000
        [1962000 ns] Test is running, debug_wb_pc = 0x00000000
        [1972000 ns] Test is running, debug_wb_pc = 0x00000000
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0x00000000
        [2002000 ns] Test is running, debug_wb_pc = 0x00000000
        [2012000 ns] Test is running, debug_wb_pc = 0x00000000
        [2022000 ns] Test is running, debug_wb_pc = 0x00000000
        [2032000 ns] Test is running, debug_wb_pc = 0x00000000
        [2042000 ns] Test is running, debug_wb_pc = 0x00000000
        [2052000 ns] Test is running, debug_wb_pc = 0x00000000
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0x00000000
        [2082000 ns] Test is running, debug_wb_pc = 0x00000000
        [2092000 ns] Test is running, debug_wb_pc = 0x00000000
        [2102000 ns] Test is running, debug_wb_pc = 0x00000000
        [2112000 ns] Test is running, debug_wb_pc = 0x00000000
        [2122000 ns] Test is running, debug_wb_pc = 0x00000000
        [2132000 ns] Test is running, debug_wb_pc = 0x00000000
        [2142000 ns] Test is running, debug_wb_pc = 0x00000000
        [2152000 ns] Test is running, debug_wb_pc = 0x00000000
        [2162000 ns] Test is running, debug_wb_pc = 0x00000000
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0x00000000
        [2192000 ns] Test is running, debug_wb_pc = 0x00000000
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0x00000000
        [2222000 ns] Test is running, debug_wb_pc = 0x00000000
        [2232000 ns] Test is running, debug_wb_pc = 0x00000000
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0x00000000
        [2262000 ns] Test is running, debug_wb_pc = 0x00000000
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0x00000000
        [2292000 ns] Test is running, debug_wb_pc = 0x00000000
        [2302000 ns] Test is running, debug_wb_pc = 0x00000000
        [2312000 ns] Test is running, debug_wb_pc = 0x00000000
        [2322000 ns] Test is running, debug_wb_pc = 0x00000000
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0x00000000
        [2392000 ns] Test is running, debug_wb_pc = 0x00000000
        [2402000 ns] Test is running, debug_wb_pc = 0x00000000
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0x00000000
        [2462000 ns] Test is running, debug_wb_pc = 0x00000000
        [2472000 ns] Test is running, debug_wb_pc = 0x00000000
        [2482000 ns] Test is running, debug_wb_pc = 0x00000000
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0x00000000
        [2562000 ns] Test is running, debug_wb_pc = 0x00000000
        [2572000 ns] Test is running, debug_wb_pc = 0x00000000
        [2582000 ns] Test is running, debug_wb_pc = 0x00000000
        [2592000 ns] Test is running, debug_wb_pc = 0x00000000
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0x00000000
        [2622000 ns] Test is running, debug_wb_pc = 0x00000000
        [2632000 ns] Test is running, debug_wb_pc = 0x00000000
        [2642000 ns] Test is running, debug_wb_pc = 0x00000000
        [2652000 ns] Test is running, debug_wb_pc = 0x00000000
        [2662000 ns] Test is running, debug_wb_pc = 0x00000000
        [2672000 ns] Test is running, debug_wb_pc = 0x00000000
        [2682000 ns] Test is running, debug_wb_pc = 0x00000000
        [2692000 ns] Test is running, debug_wb_pc = 0x00000000
        [2702000 ns] Test is running, debug_wb_pc = 0x00000000
        [2712000 ns] Test is running, debug_wb_pc = 0x00000000
        [2722000 ns] Test is running, debug_wb_pc = 0x00000000
        [2732000 ns] Test is running, debug_wb_pc = 0x00000000
        [2742000 ns] Test is running, debug_wb_pc = 0x00000000
        [2752000 ns] Test is running, debug_wb_pc = 0x00000000
        [2762000 ns] Test is running, debug_wb_pc = 0x00000000
        [2772000 ns] Test is running, debug_wb_pc = 0x00000000
        [2782000 ns] Test is running, debug_wb_pc = 0x00000000
        [2792000 ns] Test is running, debug_wb_pc = 0x00000000
        [2802000 ns] Test is running, debug_wb_pc = 0x00000000
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0x00000000
        [2832000 ns] Test is running, debug_wb_pc = 0x00000000
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0x00000000
        [2862000 ns] Test is running, debug_wb_pc = 0x00000000
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0x00000000
        [2892000 ns] Test is running, debug_wb_pc = 0x00000000
        [2902000 ns] Test is running, debug_wb_pc = 0x00000000
        [2912000 ns] Test is running, debug_wb_pc = 0x00000000
        [2922000 ns] Test is running, debug_wb_pc = 0x00000000
        [2932000 ns] Test is running, debug_wb_pc = 0x00000000
        [2942000 ns] Test is running, debug_wb_pc = 0x00000000
        [2952000 ns] Test is running, debug_wb_pc = 0x00000000
        [2962000 ns] Test is running, debug_wb_pc = 0x00000000
        [2972000 ns] Test is running, debug_wb_pc = 0x00000000
        [2982000 ns] Test is running, debug_wb_pc = 0x00000000
        [2992000 ns] Test is running, debug_wb_pc = 0x00000000
        [3002000 ns] Test is running, debug_wb_pc = 0x00000000
        [3012000 ns] Test is running, debug_wb_pc = 0x00000000
        [3022000 ns] Test is running, debug_wb_pc = 0x00000000
        [3032000 ns] Test is running, debug_wb_pc = 0x00000000
        [3042000 ns] Test is running, debug_wb_pc = 0x00000000
        [3052000 ns] Test is running, debug_wb_pc = 0x00000000
        [3062000 ns] Test is running, debug_wb_pc = 0x00000000
        [3072000 ns] Test is running, debug_wb_pc = 0x00000000
        [3082000 ns] Test is running, debug_wb_pc = 0x00000000
        [3092000 ns] Test is running, debug_wb_pc = 0x00000000
        [3102000 ns] Test is running, debug_wb_pc = 0x00000000
        [3112000 ns] Test is running, debug_wb_pc = 0x00000000
        [3122000 ns] Test is running, debug_wb_pc = 0x00000000
        [3132000 ns] Test is running, debug_wb_pc = 0x00000000
        [3142000 ns] Test is running, debug_wb_pc = 0x00000000
        [3152000 ns] Test is running, debug_wb_pc = 0x00000000
        [3162000 ns] Test is running, debug_wb_pc = 0x00000000
        [3172000 ns] Test is running, debug_wb_pc = 0x00000000
        [3182000 ns] Test is running, debug_wb_pc = 0x00000000
        [3192000 ns] Test is running, debug_wb_pc = 0x00000000
        [3202000 ns] Test is running, debug_wb_pc = 0x00000000
        [3212000 ns] Test is running, debug_wb_pc = 0x00000000
        [3222000 ns] Test is running, debug_wb_pc = 0x00000000
        [3232000 ns] Test is running, debug_wb_pc = 0x00000000
        [3242000 ns] Test is running, debug_wb_pc = 0x00000000
        [3252000 ns] Test is running, debug_wb_pc = 0x00000000
        [3262000 ns] Test is running, debug_wb_pc = 0x00000000
        [3272000 ns] Test is running, debug_wb_pc = 0x00000000
        [3282000 ns] Test is running, debug_wb_pc = 0x00000000
        [3292000 ns] Test is running, debug_wb_pc = 0x00000000
        [3302000 ns] Test is running, debug_wb_pc = 0x00000000
        [3312000 ns] Test is running, debug_wb_pc = 0x00000000
        [3322000 ns] Test is running, debug_wb_pc = 0x00000000
        [3332000 ns] Test is running, debug_wb_pc = 0x00000000
        [3342000 ns] Test is running, debug_wb_pc = 0x00000000
        [3352000 ns] Test is running, debug_wb_pc = 0x00000000
        [3362000 ns] Test is running, debug_wb_pc = 0x00000000
        [3372000 ns] Test is running, debug_wb_pc = 0x00000000
        [3382000 ns] Test is running, debug_wb_pc = 0x00000000
        [3392000 ns] Test is running, debug_wb_pc = 0x00000000
        [3402000 ns] Test is running, debug_wb_pc = 0x00000000
        [3412000 ns] Test is running, debug_wb_pc = 0x00000000
        [3422000 ns] Test is running, debug_wb_pc = 0x00000000
        [3432000 ns] Test is running, debug_wb_pc = 0x00000000
        [3442000 ns] Test is running, debug_wb_pc = 0x00000000
        [3452000 ns] Test is running, debug_wb_pc = 0x00000000
        [3462000 ns] Test is running, debug_wb_pc = 0x00000000
        [3472000 ns] Test is running, debug_wb_pc = 0x00000000
        [3482000 ns] Test is running, debug_wb_pc = 0x00000000
        [3492000 ns] Test is running, debug_wb_pc = 0x00000000
        [3502000 ns] Test is running, debug_wb_pc = 0x00000000
        [3512000 ns] Test is running, debug_wb_pc = 0x00000000
        [3522000 ns] Test is running, debug_wb_pc = 0x00000000
        [3532000 ns] Test is running, debug_wb_pc = 0x00000000
        [3542000 ns] Test is running, debug_wb_pc = 0x00000000
        [3552000 ns] Test is running, debug_wb_pc = 0x00000000
        [3562000 ns] Test is running, debug_wb_pc = 0x00000000
        [3572000 ns] Test is running, debug_wb_pc = 0x00000000
        [3582000 ns] Test is running, debug_wb_pc = 0x00000000
        [3592000 ns] Test is running, debug_wb_pc = 0x00000000
        [3602000 ns] Test is running, debug_wb_pc = 0x00000000
        [3612000 ns] Test is running, debug_wb_pc = 0x00000000
        [3622000 ns] Test is running, debug_wb_pc = 0x00000000
        [3632000 ns] Test is running, debug_wb_pc = 0x00000000
        [3642000 ns] Test is running, debug_wb_pc = 0x00000000
        [3652000 ns] Test is running, debug_wb_pc = 0x00000000
        [3662000 ns] Test is running, debug_wb_pc = 0x00000000
        [3672000 ns] Test is running, debug_wb_pc = 0x00000000
        [3682000 ns] Test is running, debug_wb_pc = 0x00000000
        [3692000 ns] Test is running, debug_wb_pc = 0x00000000
        [3702000 ns] Test is running, debug_wb_pc = 0x00000000
        [3712000 ns] Test is running, debug_wb_pc = 0x00000000
        [3722000 ns] Test is running, debug_wb_pc = 0x00000000
        [3732000 ns] Test is running, debug_wb_pc = 0x00000000
        [3742000 ns] Test is running, debug_wb_pc = 0x00000000
        [3752000 ns] Test is running, debug_wb_pc = 0x00000000
        [3762000 ns] Test is running, debug_wb_pc = 0x00000000
        [3772000 ns] Test is running, debug_wb_pc = 0x00000000
        [3782000 ns] Test is running, debug_wb_pc = 0x00000000
        [3792000 ns] Test is running, debug_wb_pc = 0x00000000
        [3802000 ns] Test is running, debug_wb_pc = 0x00000000
        [3812000 ns] Test is running, debug_wb_pc = 0x00000000
        [3822000 ns] Test is running, debug_wb_pc = 0x00000000
        [3832000 ns] Test is running, debug_wb_pc = 0x00000000
        [3842000 ns] Test is running, debug_wb_pc = 0x00000000
        [3852000 ns] Test is running, debug_wb_pc = 0x00000000
        [3862000 ns] Test is running, debug_wb_pc = 0x00000000
        [3872000 ns] Test is running, debug_wb_pc = 0x00000000
        [3882000 ns] Test is running, debug_wb_pc = 0x00000000
        [3892000 ns] Test is running, debug_wb_pc = 0x00000000
        [3902000 ns] Test is running, debug_wb_pc = 0x00000000
        [3912000 ns] Test is running, debug_wb_pc = 0x00000000
        [3922000 ns] Test is running, debug_wb_pc = 0x00000000
        [3932000 ns] Test is running, debug_wb_pc = 0x00000000
        [3942000 ns] Test is running, debug_wb_pc = 0x00000000
        [3952000 ns] Test is running, debug_wb_pc = 0x00000000
        [3962000 ns] Test is running, debug_wb_pc = 0x00000000
        [3972000 ns] Test is running, debug_wb_pc = 0x00000000
        [3982000 ns] Test is running, debug_wb_pc = 0x00000000
        [3992000 ns] Test is running, debug_wb_pc = 0x00000000
        [4002000 ns] Test is running, debug_wb_pc = 0x00000000
        [4012000 ns] Test is running, debug_wb_pc = 0x00000000
        [4022000 ns] Test is running, debug_wb_pc = 0x00000000
        [4032000 ns] Test is running, debug_wb_pc = 0x00000000
        [4042000 ns] Test is running, debug_wb_pc = 0x00000000
        [4052000 ns] Test is running, debug_wb_pc = 0x00000000
        [4062000 ns] Test is running, debug_wb_pc = 0x00000000
        [4072000 ns] Test is running, debug_wb_pc = 0x00000000
        [4082000 ns] Test is running, debug_wb_pc = 0x00000000
        [4092000 ns] Test is running, debug_wb_pc = 0x00000000
        [4102000 ns] Test is running, debug_wb_pc = 0x00000000
        [4112000 ns] Test is running, debug_wb_pc = 0x00000000
        [4122000 ns] Test is running, debug_wb_pc = 0x00000000
        [4132000 ns] Test is running, debug_wb_pc = 0x00000000
        [4142000 ns] Test is running, debug_wb_pc = 0x00000000
        [4152000 ns] Test is running, debug_wb_pc = 0x00000000
        [4162000 ns] Test is running, debug_wb_pc = 0x00000000
        [4172000 ns] Test is running, debug_wb_pc = 0x00000000
        [4182000 ns] Test is running, debug_wb_pc = 0x00000000
        [4192000 ns] Test is running, debug_wb_pc = 0x00000000
        [4202000 ns] Test is running, debug_wb_pc = 0x00000000
        [4212000 ns] Test is running, debug_wb_pc = 0x00000000
        [4222000 ns] Test is running, debug_wb_pc = 0x00000000
        [4232000 ns] Test is running, debug_wb_pc = 0x00000000
        [4242000 ns] Test is running, debug_wb_pc = 0x00000000
        [4252000 ns] Test is running, debug_wb_pc = 0x00000000
        [4262000 ns] Test is running, debug_wb_pc = 0x00000000
        [4272000 ns] Test is running, debug_wb_pc = 0x00000000
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 980.074 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1100.324 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 752000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 762000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 772000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 782000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 792000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 802000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 832000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 842000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 852000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 862000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 872000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 902000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 912000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 922000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 932000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 942000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 952000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 962000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 972000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 982000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 992000 ns] Test is running, debug_wb_pc = 0x00000000
        [1002000 ns] Test is running, debug_wb_pc = 0x00000000
        [1012000 ns] Test is running, debug_wb_pc = 0x00000000
        [1022000 ns] Test is running, debug_wb_pc = 0x00000000
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0x00000000
        [1052000 ns] Test is running, debug_wb_pc = 0x00000000
        [1062000 ns] Test is running, debug_wb_pc = 0x00000000
        [1072000 ns] Test is running, debug_wb_pc = 0x00000000
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0x00000000
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0x00000000
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
        [1222000 ns] Test is running, debug_wb_pc = 0x00000000
        [1232000 ns] Test is running, debug_wb_pc = 0x00000000
        [1242000 ns] Test is running, debug_wb_pc = 0x00000000
        [1252000 ns] Test is running, debug_wb_pc = 0x00000000
        [1262000 ns] Test is running, debug_wb_pc = 0x00000000
        [1272000 ns] Test is running, debug_wb_pc = 0x00000000
        [1282000 ns] Test is running, debug_wb_pc = 0x00000000
        [1292000 ns] Test is running, debug_wb_pc = 0x00000000
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0x00000000
        [1322000 ns] Test is running, debug_wb_pc = 0x00000000
        [1332000 ns] Test is running, debug_wb_pc = 0x00000000
        [1342000 ns] Test is running, debug_wb_pc = 0x00000000
        [1352000 ns] Test is running, debug_wb_pc = 0x00000000
        [1362000 ns] Test is running, debug_wb_pc = 0x00000000
        [1372000 ns] Test is running, debug_wb_pc = 0x00000000
        [1382000 ns] Test is running, debug_wb_pc = 0x00000000
        [1392000 ns] Test is running, debug_wb_pc = 0x00000000
        [1402000 ns] Test is running, debug_wb_pc = 0x00000000
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0x00000000
        [1432000 ns] Test is running, debug_wb_pc = 0x00000000
        [1442000 ns] Test is running, debug_wb_pc = 0x00000000
        [1452000 ns] Test is running, debug_wb_pc = 0x00000000
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0x00000000
        [1482000 ns] Test is running, debug_wb_pc = 0x00000000
        [1492000 ns] Test is running, debug_wb_pc = 0x00000000
        [1502000 ns] Test is running, debug_wb_pc = 0x00000000
        [1512000 ns] Test is running, debug_wb_pc = 0x00000000
        [1522000 ns] Test is running, debug_wb_pc = 0x00000000
        [1532000 ns] Test is running, debug_wb_pc = 0x00000000
        [1542000 ns] Test is running, debug_wb_pc = 0x00000000
        [1552000 ns] Test is running, debug_wb_pc = 0x00000000
        [1562000 ns] Test is running, debug_wb_pc = 0x00000000
        [1572000 ns] Test is running, debug_wb_pc = 0x00000000
        [1582000 ns] Test is running, debug_wb_pc = 0x00000000
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0x00000000
        [1612000 ns] Test is running, debug_wb_pc = 0x00000000
        [1622000 ns] Test is running, debug_wb_pc = 0x00000000
        [1632000 ns] Test is running, debug_wb_pc = 0x00000000
        [1642000 ns] Test is running, debug_wb_pc = 0x00000000
        [1652000 ns] Test is running, debug_wb_pc = 0x00000000
        [1662000 ns] Test is running, debug_wb_pc = 0x00000000
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0x00000000
        [1692000 ns] Test is running, debug_wb_pc = 0x00000000
        [1702000 ns] Test is running, debug_wb_pc = 0x00000000
        [1712000 ns] Test is running, debug_wb_pc = 0x00000000
        [1722000 ns] Test is running, debug_wb_pc = 0x00000000
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.324 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_top/soc_lite/resetn}} {{/tb_top/soc_lite/clk}} {{/tb_top/soc_lite/led}} {{/tb_top/soc_lite/led_rg0}} {{/tb_top/soc_lite/led_rg1}} {{/tb_top/soc_lite/num_csn}} {{/tb_top/soc_lite/num_a_g}} {{/tb_top/soc_lite/switch}} {{/tb_top/soc_lite/btn_key_col}} {{/tb_top/soc_lite/btn_key_row}} {{/tb_top/soc_lite/btn_step}} {{/tb_top/soc_lite/debug_wb_pc}} {{/tb_top/soc_lite/debug_wb_rf_wen}} {{/tb_top/soc_lite/debug_wb_rf_wnum}} {{/tb_top/soc_lite/debug_wb_rf_wdata}} {{/tb_top/soc_lite/cpu_clk}} {{/tb_top/soc_lite/sys_clk}} {{/tb_top/soc_lite/cpu_resetn_t}} {{/tb_top/soc_lite/cpu_resetn}} {{/tb_top/soc_lite/sys_resetn_t}} {{/tb_top/soc_lite/sys_resetn}} {{/tb_top/soc_lite/clk_91m}} {{/tb_top/soc_lite/cpu_arid}} {{/tb_top/soc_lite/cpu_araddr}} {{/tb_top/soc_lite/cpu_arlen}} {{/tb_top/soc_lite/cpu_arsize}} {{/tb_top/soc_lite/cpu_arburst}} {{/tb_top/soc_lite/cpu_arlock}} {{/tb_top/soc_lite/cpu_arcache}} {{/tb_top/soc_lite/cpu_arprot}} {{/tb_top/soc_lite/cpu_arvalid}} {{/tb_top/soc_lite/cpu_arready}} {{/tb_top/soc_lite/cpu_rid}} {{/tb_top/soc_lite/cpu_rdata}} {{/tb_top/soc_lite/cpu_rresp}} {{/tb_top/soc_lite/cpu_rlast}} {{/tb_top/soc_lite/cpu_rvalid}} {{/tb_top/soc_lite/cpu_rready}} {{/tb_top/soc_lite/cpu_awid}} {{/tb_top/soc_lite/cpu_awaddr}} {{/tb_top/soc_lite/cpu_awlen}} {{/tb_top/soc_lite/cpu_awsize}} {{/tb_top/soc_lite/cpu_awburst}} {{/tb_top/soc_lite/cpu_awlock}} {{/tb_top/soc_lite/cpu_awcache}} {{/tb_top/soc_lite/cpu_awprot}} {{/tb_top/soc_lite/cpu_awvalid}} {{/tb_top/soc_lite/cpu_awready}} {{/tb_top/soc_lite/cpu_wid}} {{/tb_top/soc_lite/cpu_wdata}} {{/tb_top/soc_lite/cpu_wstrb}} {{/tb_top/soc_lite/cpu_wlast}} {{/tb_top/soc_lite/cpu_wvalid}} {{/tb_top/soc_lite/cpu_wready}} {{/tb_top/soc_lite/cpu_bid}} {{/tb_top/soc_lite/cpu_bresp}} {{/tb_top/soc_lite/cpu_bvalid}} {{/tb_top/soc_lite/cpu_bready}} {{/tb_top/soc_lite/cpu_wrap_aclk}} {{/tb_top/soc_lite/cpu_wrap_aresetn}} {{/tb_top/soc_lite/cpu_wrap_arid}} {{/tb_top/soc_lite/cpu_wrap_araddr}} {{/tb_top/soc_lite/cpu_wrap_arlen}} {{/tb_top/soc_lite/cpu_wrap_arsize}} {{/tb_top/soc_lite/cpu_wrap_arburst}} {{/tb_top/soc_lite/cpu_wrap_arlock}} {{/tb_top/soc_lite/cpu_wrap_arcache}} {{/tb_top/soc_lite/cpu_wrap_arprot}} {{/tb_top/soc_lite/cpu_wrap_arvalid}} {{/tb_top/soc_lite/cpu_wrap_arready}} {{/tb_top/soc_lite/cpu_wrap_rid}} {{/tb_top/soc_lite/cpu_wrap_rdata}} {{/tb_top/soc_lite/cpu_wrap_rresp}} {{/tb_top/soc_lite/cpu_wrap_rlast}} {{/tb_top/soc_lite/cpu_wrap_rvalid}} {{/tb_top/soc_lite/cpu_wrap_rready}} {{/tb_top/soc_lite/cpu_wrap_awid}} {{/tb_top/soc_lite/cpu_wrap_awaddr}} {{/tb_top/soc_lite/cpu_wrap_awlen}} {{/tb_top/soc_lite/cpu_wrap_awsize}} {{/tb_top/soc_lite/cpu_wrap_awburst}} {{/tb_top/soc_lite/cpu_wrap_awlock}} {{/tb_top/soc_lite/cpu_wrap_awcache}} {{/tb_top/soc_lite/cpu_wrap_awprot}} {{/tb_top/soc_lite/cpu_wrap_awvalid}} {{/tb_top/soc_lite/cpu_wrap_awready}} {{/tb_top/soc_lite/cpu_wrap_wid}} {{/tb_top/soc_lite/cpu_wrap_wdata}} {{/tb_top/soc_lite/cpu_wrap_wstrb}} {{/tb_top/soc_lite/cpu_wrap_wlast}} {{/tb_top/soc_lite/cpu_wrap_wvalid}} {{/tb_top/soc_lite/cpu_wrap_wready}} {{/tb_top/soc_lite/cpu_wrap_bid}} {{/tb_top/soc_lite/cpu_wrap_bresp}} {{/tb_top/soc_lite/cpu_wrap_bvalid}} {{/tb_top/soc_lite/cpu_wrap_bready}} {{/tb_top/soc_lite/cpu_sync_arid}} {{/tb_top/soc_lite/cpu_sync_araddr}} {{/tb_top/soc_lite/cpu_sync_arlen}} {{/tb_top/soc_lite/cpu_sync_arsize}} {{/tb_top/soc_lite/cpu_sync_arburst}} {{/tb_top/soc_lite/cpu_sync_arlock}} {{/tb_top/soc_lite/cpu_sync_arcache}} {{/tb_top/soc_lite/cpu_sync_arprot}} {{/tb_top/soc_lite/cpu_sync_arvalid}} {{/tb_top/soc_lite/cpu_sync_arready}} {{/tb_top/soc_lite/cpu_sync_rid}} {{/tb_top/soc_lite/cpu_sync_rdata}} {{/tb_top/soc_lite/cpu_sync_rresp}} {{/tb_top/soc_lite/cpu_sync_rlast}} {{/tb_top/soc_lite/cpu_sync_rvalid}} {{/tb_top/soc_lite/cpu_sync_rready}} {{/tb_top/soc_lite/cpu_sync_awid}} {{/tb_top/soc_lite/cpu_sync_awaddr}} {{/tb_top/soc_lite/cpu_sync_awlen}} {{/tb_top/soc_lite/cpu_sync_awsize}} {{/tb_top/soc_lite/cpu_sync_awburst}} {{/tb_top/soc_lite/cpu_sync_awlock}} {{/tb_top/soc_lite/cpu_sync_awcache}} {{/tb_top/soc_lite/cpu_sync_awprot}} {{/tb_top/soc_lite/cpu_sync_awvalid}} {{/tb_top/soc_lite/cpu_sync_awready}} {{/tb_top/soc_lite/cpu_sync_wid}} {{/tb_top/soc_lite/cpu_sync_wdata}} {{/tb_top/soc_lite/cpu_sync_wstrb}} {{/tb_top/soc_lite/cpu_sync_wlast}} {{/tb_top/soc_lite/cpu_sync_wvalid}} {{/tb_top/soc_lite/cpu_sync_wready}} {{/tb_top/soc_lite/cpu_sync_bid}} {{/tb_top/soc_lite/cpu_sync_bresp}} {{/tb_top/soc_lite/cpu_sync_bvalid}} {{/tb_top/soc_lite/cpu_sync_bready}} {{/tb_top/soc_lite/ram_arid}} {{/tb_top/soc_lite/ram_araddr}} {{/tb_top/soc_lite/ram_arlen}} {{/tb_top/soc_lite/ram_arsize}} {{/tb_top/soc_lite/ram_arburst}} {{/tb_top/soc_lite/ram_arlock}} {{/tb_top/soc_lite/ram_arcache}} {{/tb_top/soc_lite/ram_arprot}} {{/tb_top/soc_lite/ram_arvalid}} {{/tb_top/soc_lite/ram_arready}} {{/tb_top/soc_lite/ram_rid}} {{/tb_top/soc_lite/ram_rdata}} {{/tb_top/soc_lite/ram_rresp}} {{/tb_top/soc_lite/ram_rlast}} {{/tb_top/soc_lite/ram_rvalid}} {{/tb_top/soc_lite/ram_rready}} {{/tb_top/soc_lite/ram_awid}} {{/tb_top/soc_lite/ram_awaddr}} {{/tb_top/soc_lite/ram_awlen}} {{/tb_top/soc_lite/ram_awsize}} {{/tb_top/soc_lite/ram_awburst}} {{/tb_top/soc_lite/ram_awlock}} {{/tb_top/soc_lite/ram_awcache}} {{/tb_top/soc_lite/ram_awprot}} {{/tb_top/soc_lite/ram_awvalid}} {{/tb_top/soc_lite/ram_awready}} {{/tb_top/soc_lite/ram_wid}} {{/tb_top/soc_lite/ram_wdata}} {{/tb_top/soc_lite/ram_wstrb}} {{/tb_top/soc_lite/ram_wlast}} {{/tb_top/soc_lite/ram_wvalid}} {{/tb_top/soc_lite/ram_wready}} {{/tb_top/soc_lite/ram_bid}} {{/tb_top/soc_lite/ram_bresp}} {{/tb_top/soc_lite/ram_bvalid}} {{/tb_top/soc_lite/ram_bready}} {{/tb_top/soc_lite/conf_arid}} {{/tb_top/soc_lite/conf_araddr}} {{/tb_top/soc_lite/conf_arlen}} {{/tb_top/soc_lite/conf_arsize}} {{/tb_top/soc_lite/conf_arburst}} {{/tb_top/soc_lite/conf_arlock}} {{/tb_top/soc_lite/conf_arcache}} {{/tb_top/soc_lite/conf_arprot}} {{/tb_top/soc_lite/conf_arvalid}} {{/tb_top/soc_lite/conf_arready}} {{/tb_top/soc_lite/conf_rid}} {{/tb_top/soc_lite/conf_rdata}} {{/tb_top/soc_lite/conf_rresp}} {{/tb_top/soc_lite/conf_rlast}} {{/tb_top/soc_lite/conf_rvalid}} {{/tb_top/soc_lite/conf_rready}} {{/tb_top/soc_lite/conf_awid}} {{/tb_top/soc_lite/conf_awaddr}} {{/tb_top/soc_lite/conf_awlen}} {{/tb_top/soc_lite/conf_awsize}} {{/tb_top/soc_lite/conf_awburst}} {{/tb_top/soc_lite/conf_awlock}} {{/tb_top/soc_lite/conf_awcache}} {{/tb_top/soc_lite/conf_awprot}} {{/tb_top/soc_lite/conf_awvalid}} {{/tb_top/soc_lite/conf_awready}} {{/tb_top/soc_lite/conf_wid}} {{/tb_top/soc_lite/conf_wdata}} {{/tb_top/soc_lite/conf_wstrb}} {{/tb_top/soc_lite/conf_wlast}} {{/tb_top/soc_lite/conf_wvalid}} {{/tb_top/soc_lite/conf_wready}} {{/tb_top/soc_lite/conf_bid}} {{/tb_top/soc_lite/conf_bresp}} {{/tb_top/soc_lite/conf_bvalid}} {{/tb_top/soc_lite/conf_bready}} {{/tb_top/soc_lite/ram_random_mask}} {{/tb_top/soc_lite/SIMULATION}} 
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:583]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:589]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:591]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:593]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:642]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1100.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:583]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:589]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:591]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:593]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:642]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:367]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1100.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:583]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:589]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:591]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:593]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:642]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1100.324 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 752000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 762000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 772000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 782000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 792000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 802000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 832000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 842000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 852000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 862000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 872000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 902000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 912000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 922000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 932000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 942000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 952000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 962000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 972000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 982000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 992000 ns] Test is running, debug_wb_pc = 0x00000000
        [1002000 ns] Test is running, debug_wb_pc = 0x00000000
        [1012000 ns] Test is running, debug_wb_pc = 0x00000000
        [1022000 ns] Test is running, debug_wb_pc = 0x00000000
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0x00000000
        [1052000 ns] Test is running, debug_wb_pc = 0x00000000
        [1062000 ns] Test is running, debug_wb_pc = 0x00000000
        [1072000 ns] Test is running, debug_wb_pc = 0x00000000
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0x00000000
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0x00000000
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
        [1222000 ns] Test is running, debug_wb_pc = 0x00000000
        [1232000 ns] Test is running, debug_wb_pc = 0x00000000
        [1242000 ns] Test is running, debug_wb_pc = 0x00000000
        [1252000 ns] Test is running, debug_wb_pc = 0x00000000
        [1262000 ns] Test is running, debug_wb_pc = 0x00000000
        [1272000 ns] Test is running, debug_wb_pc = 0x00000000
        [1282000 ns] Test is running, debug_wb_pc = 0x00000000
        [1292000 ns] Test is running, debug_wb_pc = 0x00000000
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0x00000000
        [1322000 ns] Test is running, debug_wb_pc = 0x00000000
        [1332000 ns] Test is running, debug_wb_pc = 0x00000000
        [1342000 ns] Test is running, debug_wb_pc = 0x00000000
        [1352000 ns] Test is running, debug_wb_pc = 0x00000000
        [1362000 ns] Test is running, debug_wb_pc = 0x00000000
        [1372000 ns] Test is running, debug_wb_pc = 0x00000000
        [1382000 ns] Test is running, debug_wb_pc = 0x00000000
        [1392000 ns] Test is running, debug_wb_pc = 0x00000000
        [1402000 ns] Test is running, debug_wb_pc = 0x00000000
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0x00000000
        [1432000 ns] Test is running, debug_wb_pc = 0x00000000
        [1442000 ns] Test is running, debug_wb_pc = 0x00000000
        [1452000 ns] Test is running, debug_wb_pc = 0x00000000
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0x00000000
        [1482000 ns] Test is running, debug_wb_pc = 0x00000000
        [1492000 ns] Test is running, debug_wb_pc = 0x00000000
        [1502000 ns] Test is running, debug_wb_pc = 0x00000000
        [1512000 ns] Test is running, debug_wb_pc = 0x00000000
        [1522000 ns] Test is running, debug_wb_pc = 0x00000000
        [1532000 ns] Test is running, debug_wb_pc = 0x00000000
        [1542000 ns] Test is running, debug_wb_pc = 0x00000000
        [1552000 ns] Test is running, debug_wb_pc = 0x00000000
        [1562000 ns] Test is running, debug_wb_pc = 0x00000000
        [1572000 ns] Test is running, debug_wb_pc = 0x00000000
        [1582000 ns] Test is running, debug_wb_pc = 0x00000000
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0x00000000
        [1612000 ns] Test is running, debug_wb_pc = 0x00000000
        [1622000 ns] Test is running, debug_wb_pc = 0x00000000
        [1632000 ns] Test is running, debug_wb_pc = 0x00000000
        [1642000 ns] Test is running, debug_wb_pc = 0x00000000
        [1652000 ns] Test is running, debug_wb_pc = 0x00000000
        [1662000 ns] Test is running, debug_wb_pc = 0x00000000
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0x00000000
        [1692000 ns] Test is running, debug_wb_pc = 0x00000000
        [1702000 ns] Test is running, debug_wb_pc = 0x00000000
        [1712000 ns] Test is running, debug_wb_pc = 0x00000000
        [1722000 ns] Test is running, debug_wb_pc = 0x00000000
        [1732000 ns] Test is running, debug_wb_pc = 0x00000000
        [1742000 ns] Test is running, debug_wb_pc = 0x00000000
        [1752000 ns] Test is running, debug_wb_pc = 0x00000000
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0x00000000
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0x00000000
        [1822000 ns] Test is running, debug_wb_pc = 0x00000000
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0x00000000
        [1862000 ns] Test is running, debug_wb_pc = 0x00000000
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0x00000000
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0x00000000
        [1932000 ns] Test is running, debug_wb_pc = 0x00000000
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0x00000000
        [1962000 ns] Test is running, debug_wb_pc = 0x00000000
        [1972000 ns] Test is running, debug_wb_pc = 0x00000000
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0x00000000
        [2002000 ns] Test is running, debug_wb_pc = 0x00000000
        [2012000 ns] Test is running, debug_wb_pc = 0x00000000
        [2022000 ns] Test is running, debug_wb_pc = 0x00000000
        [2032000 ns] Test is running, debug_wb_pc = 0x00000000
        [2042000 ns] Test is running, debug_wb_pc = 0x00000000
        [2052000 ns] Test is running, debug_wb_pc = 0x00000000
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0x00000000
        [2082000 ns] Test is running, debug_wb_pc = 0x00000000
        [2092000 ns] Test is running, debug_wb_pc = 0x00000000
        [2102000 ns] Test is running, debug_wb_pc = 0x00000000
        [2112000 ns] Test is running, debug_wb_pc = 0x00000000
        [2122000 ns] Test is running, debug_wb_pc = 0x00000000
        [2132000 ns] Test is running, debug_wb_pc = 0x00000000
        [2142000 ns] Test is running, debug_wb_pc = 0x00000000
        [2152000 ns] Test is running, debug_wb_pc = 0x00000000
        [2162000 ns] Test is running, debug_wb_pc = 0x00000000
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0x00000000
        [2192000 ns] Test is running, debug_wb_pc = 0x00000000
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0x00000000
        [2222000 ns] Test is running, debug_wb_pc = 0x00000000
        [2232000 ns] Test is running, debug_wb_pc = 0x00000000
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0x00000000
        [2262000 ns] Test is running, debug_wb_pc = 0x00000000
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0x00000000
        [2292000 ns] Test is running, debug_wb_pc = 0x00000000
        [2302000 ns] Test is running, debug_wb_pc = 0x00000000
        [2312000 ns] Test is running, debug_wb_pc = 0x00000000
        [2322000 ns] Test is running, debug_wb_pc = 0x00000000
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0x00000000
        [2392000 ns] Test is running, debug_wb_pc = 0x00000000
        [2402000 ns] Test is running, debug_wb_pc = 0x00000000
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0x00000000
        [2462000 ns] Test is running, debug_wb_pc = 0x00000000
        [2472000 ns] Test is running, debug_wb_pc = 0x00000000
        [2482000 ns] Test is running, debug_wb_pc = 0x00000000
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0x00000000
        [2562000 ns] Test is running, debug_wb_pc = 0x00000000
        [2572000 ns] Test is running, debug_wb_pc = 0x00000000
        [2582000 ns] Test is running, debug_wb_pc = 0x00000000
        [2592000 ns] Test is running, debug_wb_pc = 0x00000000
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0x00000000
        [2622000 ns] Test is running, debug_wb_pc = 0x00000000
        [2632000 ns] Test is running, debug_wb_pc = 0x00000000
        [2642000 ns] Test is running, debug_wb_pc = 0x00000000
        [2652000 ns] Test is running, debug_wb_pc = 0x00000000
        [2662000 ns] Test is running, debug_wb_pc = 0x00000000
        [2672000 ns] Test is running, debug_wb_pc = 0x00000000
        [2682000 ns] Test is running, debug_wb_pc = 0x00000000
        [2692000 ns] Test is running, debug_wb_pc = 0x00000000
        [2702000 ns] Test is running, debug_wb_pc = 0x00000000
        [2712000 ns] Test is running, debug_wb_pc = 0x00000000
        [2722000 ns] Test is running, debug_wb_pc = 0x00000000
        [2732000 ns] Test is running, debug_wb_pc = 0x00000000
        [2742000 ns] Test is running, debug_wb_pc = 0x00000000
        [2752000 ns] Test is running, debug_wb_pc = 0x00000000
        [2762000 ns] Test is running, debug_wb_pc = 0x00000000
        [2772000 ns] Test is running, debug_wb_pc = 0x00000000
        [2782000 ns] Test is running, debug_wb_pc = 0x00000000
        [2792000 ns] Test is running, debug_wb_pc = 0x00000000
        [2802000 ns] Test is running, debug_wb_pc = 0x00000000
        [2812000 ns] Test is running, debug_wb_pc = 0x00000000
        [2822000 ns] Test is running, debug_wb_pc = 0x00000000
        [2832000 ns] Test is running, debug_wb_pc = 0x00000000
        [2842000 ns] Test is running, debug_wb_pc = 0x00000000
        [2852000 ns] Test is running, debug_wb_pc = 0x00000000
        [2862000 ns] Test is running, debug_wb_pc = 0x00000000
        [2872000 ns] Test is running, debug_wb_pc = 0x00000000
        [2882000 ns] Test is running, debug_wb_pc = 0x00000000
        [2892000 ns] Test is running, debug_wb_pc = 0x00000000
        [2902000 ns] Test is running, debug_wb_pc = 0x00000000
        [2912000 ns] Test is running, debug_wb_pc = 0x00000000
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v: file does not exist.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1141.391 ; gain = 41.066
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: soc_axi_lite_top
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
WARNING: [Synth 8-992] IMPause_IF is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
WARNING: [Synth 8-992] PC_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [Synth 8-992] rs_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [Synth 8-992] rt_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [Synth 8-992] PCSrc_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [Synth 8-992] PCSrcForward_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [Synth 8-992] RDataValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [Synth 8-992] HILOValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [Synth 8-992] ERET_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
WARNING: [Synth 8-992] RegWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [Synth 8-992] HIWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [Synth 8-992] LOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [Synth 8-992] HILOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [Synth 8-992] PCSrc_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [Synth 8-992] ERET_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [Synth 8-992] WAddr_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [Synth 8-992] MDUPause_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [Synth 8-992] PC_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [Synth 8-992] WAddr_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [Synth 8-992] RegWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [Synth 8-992] HIWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [Synth 8-992] LOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [Synth 8-992] HILOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [Synth 8-992] ERET_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [Synth 8-992] MemEN_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [Synth 8-992] PCSrc_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [Synth 8-992] DMPause_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [Synth 8-992] RegWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:583]
WARNING: [Synth 8-992] HIWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [Synth 8-992] LOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [Synth 8-992] HILOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [Synth 8-992] WAddr_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:589]
WARNING: [Synth 8-992] HILO_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:591]
WARNING: [Synth 8-992] ERET_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:593]
WARNING: [Synth 8-992] WData_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:642]
WARNING: [Synth 8-992] PC_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [Synth 8-6901] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [Synth 8-6901] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [Synth 8-6901] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [Synth 8-6901] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.570 ; gain = 234.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_axi_lite_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:108]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_interface' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v:34]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_interface' (2#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v:34]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'WRConflict' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WRConflict' (3#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CU' (4#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register inst_req_reg in module IF. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:58]
INFO: [Synth 8-6155] done synthesizing module 'IF' (6#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (7#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID1' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (8#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (9#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegHILO' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegHILO' (10#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (11#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID' (12#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (13#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:33]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MDU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div' (15#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divu' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divu' (16#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element divst_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:62]
INFO: [Synth 8-6155] done synthesizing module 'MDU' (17#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX' (18#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (19#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register data_req_reg in module MEM. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:54]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (20#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CP0' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
	Parameter SYSCALL bound to: 5'b01000 
	Parameter BREAK bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'CP0' (22#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (24#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap' (25#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter' (26#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1x2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1x2' (27#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (28#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_ram_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:107]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (29#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:192]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:193]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (30#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (31#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:65]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[0]
WARNING: [Synth 8-3331] design MEM has unconnected port CF
WARNING: [Synth 8-3331] design MEM has unconnected port OF
WARNING: [Synth 8-3331] design MDU has unconnected port rst
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[27]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[26]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[25]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[24]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[23]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[22]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[21]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[20]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[19]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[18]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[17]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[16]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[15]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[14]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[13]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[12]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[11]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[10]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[9]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[8]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[7]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[6]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1771.711 ; gain = 306.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1771.711 ; gain = 306.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1771.711 ; gain = 306.520
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.dcp' for cell 'u_axi_clock_sync'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.dcp' for cell 'u_axi_crossbar_1x2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/div.dcp' for cell 'u_cpu/ex/mdu/div1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/divu.dcp' for cell 'u_cpu/ex/mdu/div2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.dcp' for cell 'u_axi_ram/ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1780.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc:5]
Finished Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc]
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1972.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2035.871 ; gain = 570.680
81 Infos, 149 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2035.871 ; gain = 887.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2039.691 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2039.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.691 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 2039.691 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/soc_lite/u_cpu/cu/CLK}} {{/tb_top/soc_lite/u_cpu/cu/RST}} {{/tb_top/soc_lite/u_cpu/cu/MDUPause}} {{/tb_top/soc_lite/u_cpu/cu/IMPause}} {{/tb_top/soc_lite/u_cpu/cu/DMPause}} {{/tb_top/soc_lite/u_cpu/cu/rs}} {{/tb_top/soc_lite/u_cpu/cu/rt}} {{/tb_top/soc_lite/u_cpu/cu/RDataValid}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_EX}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_MEM}} {{/tb_top/soc_lite/u_cpu/cu/WAddr_WB}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/RegWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOValid}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HIWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/LOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_EX}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_MEM}} {{/tb_top/soc_lite/u_cpu/cu/HILOWrite_WB}} {{/tb_top/soc_lite/u_cpu/cu/Jump_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_ID}} {{/tb_top/soc_lite/u_cpu/cu/Branch_EX}} {{/tb_top/soc_lite/u_cpu/cu/Branch_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_ID}} {{/tb_top/soc_lite/u_cpu/cu/ERET_EX}} {{/tb_top/soc_lite/u_cpu/cu/ERET_MEM}} {{/tb_top/soc_lite/u_cpu/cu/ERET_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF}} {{/tb_top/soc_lite/u_cpu/cu/CLK_IF_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID}} {{/tb_top/soc_lite/u_cpu/cu/CLK_ID_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX}} {{/tb_top/soc_lite/u_cpu/cu/CLK_EX_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM}} {{/tb_top/soc_lite/u_cpu/cu/CLK_MEM_WB}} {{/tb_top/soc_lite/u_cpu/cu/CLK_WB}} {{/tb_top/soc_lite/u_cpu/cu/WRPause}} {{/tb_top/soc_lite/u_cpu/cu/ControlPause}} {{/tb_top/soc_lite/u_cpu/cu/PCEN}} {{/tb_top/soc_lite/u_cpu/cu/WRPause_WRConflict}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause}} {{/tb_top/soc_lite/u_cpu/cu/WRPause0}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause1}} {{/tb_top/soc_lite/u_cpu/cu/JumpPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause0}} {{/tb_top/soc_lite/u_cpu/cu/BranchPause1}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause0}} {{/tb_top/soc_lite/u_cpu/cu/ERETPause1}} {{/tb_top/soc_lite/u_cpu/cu/IF_EN}} {{/tb_top/soc_lite/u_cpu/cu/IF_ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EN}} {{/tb_top/soc_lite/u_cpu/cu/ID_EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_EN}} {{/tb_top/soc_lite/u_cpu/cu/EX_MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_EN}} {{/tb_top/soc_lite/u_cpu/cu/MEM_WB_EN}} {{/tb_top/soc_lite/u_cpu/cu/WB_EN}} 
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 752000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 762000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 772000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 782000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 792000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 802000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 832000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 842000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 852000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 862000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 872000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 902000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 912000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 922000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 932000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 942000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 952000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 962000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 972000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 982000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 992000 ns] Test is running, debug_wb_pc = 0x00000000
        [1002000 ns] Test is running, debug_wb_pc = 0x00000000
        [1012000 ns] Test is running, debug_wb_pc = 0x00000000
        [1022000 ns] Test is running, debug_wb_pc = 0x00000000
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0x00000000
        [1052000 ns] Test is running, debug_wb_pc = 0x00000000
        [1062000 ns] Test is running, debug_wb_pc = 0x00000000
        [1072000 ns] Test is running, debug_wb_pc = 0x00000000
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0x00000000
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0x00000000
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
        [1222000 ns] Test is running, debug_wb_pc = 0x00000000
        [1232000 ns] Test is running, debug_wb_pc = 0x00000000
        [1242000 ns] Test is running, debug_wb_pc = 0x00000000
        [1252000 ns] Test is running, debug_wb_pc = 0x00000000
        [1262000 ns] Test is running, debug_wb_pc = 0x00000000
        [1272000 ns] Test is running, debug_wb_pc = 0x00000000
        [1282000 ns] Test is running, debug_wb_pc = 0x00000000
        [1292000 ns] Test is running, debug_wb_pc = 0x00000000
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0x00000000
        [1322000 ns] Test is running, debug_wb_pc = 0x00000000
        [1332000 ns] Test is running, debug_wb_pc = 0x00000000
        [1342000 ns] Test is running, debug_wb_pc = 0x00000000
        [1352000 ns] Test is running, debug_wb_pc = 0x00000000
        [1362000 ns] Test is running, debug_wb_pc = 0x00000000
        [1372000 ns] Test is running, debug_wb_pc = 0x00000000
        [1382000 ns] Test is running, debug_wb_pc = 0x00000000
        [1392000 ns] Test is running, debug_wb_pc = 0x00000000
        [1402000 ns] Test is running, debug_wb_pc = 0x00000000
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0x00000000
        [1432000 ns] Test is running, debug_wb_pc = 0x00000000
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2039.691 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/soc_lite/u_cpu/If/CLK}} {{/tb_top/soc_lite/u_cpu/If/RST}} {{/tb_top/soc_lite/u_cpu/If/PCEN}} {{/tb_top/soc_lite/u_cpu/If/MemBusy}} {{/tb_top/soc_lite/u_cpu/If/PCSrc1}} {{/tb_top/soc_lite/u_cpu/If/PCSrc2}} {{/tb_top/soc_lite/u_cpu/If/PCSrc3}} {{/tb_top/soc_lite/u_cpu/If/inPC1}} {{/tb_top/soc_lite/u_cpu/If/inPC2}} {{/tb_top/soc_lite/u_cpu/If/inPC3}} {{/tb_top/soc_lite/u_cpu/If/outPC}} {{/tb_top/soc_lite/u_cpu/If/Inst}} {{/tb_top/soc_lite/u_cpu/If/IMPause}} {{/tb_top/soc_lite/u_cpu/If/inst_rdata}} {{/tb_top/soc_lite/u_cpu/If/inst_addr_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_data_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_req}} {{/tb_top/soc_lite/u_cpu/If/inst_wr}} {{/tb_top/soc_lite/u_cpu/If/inst_size}} {{/tb_top/soc_lite/u_cpu/If/inst_addr}} {{/tb_top/soc_lite/u_cpu/If/inst_wdata}} {{/tb_top/soc_lite/u_cpu/If/inPC}} {{/tb_top/soc_lite/u_cpu/If/PCSrc}} {{/tb_top/soc_lite/u_cpu/If/IFEN}} 
refresh_design
WARNING: [Synth 8-992] IMPause_IF is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
WARNING: [Synth 8-992] PC_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [Synth 8-992] rs_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [Synth 8-992] rt_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [Synth 8-992] PCSrc_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [Synth 8-992] PCSrcForward_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [Synth 8-992] RDataValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [Synth 8-992] HILOValid_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [Synth 8-992] ERET_ID is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
WARNING: [Synth 8-992] RegWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [Synth 8-992] HIWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [Synth 8-992] LOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [Synth 8-992] HILOWrite_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [Synth 8-992] PCSrc_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [Synth 8-992] ERET_ID_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [Synth 8-992] WAddr_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [Synth 8-992] MDUPause_EX is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [Synth 8-992] PC_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [Synth 8-992] WAddr_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [Synth 8-992] RegWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [Synth 8-992] HIWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [Synth 8-992] LOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [Synth 8-992] HILOWrite_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [Synth 8-992] ERET_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [Synth 8-992] MemEN_EX_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [Synth 8-992] PCSrc_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [Synth 8-992] DMPause_MEM is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [Synth 8-992] RegWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [Synth 8-992] HIWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [Synth 8-992] LOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [Synth 8-992] HILOWrite_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [Synth 8-992] WAddr_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [Synth 8-992] HILO_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [Synth 8-992] ERET_MEM_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [Synth 8-992] WData_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [Synth 8-992] PC_WB is already implicitly declared earlier [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [Synth 8-6901] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [Synth 8-6901] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [Synth 8-6901] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [Synth 8-6901] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2948.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_axi_lite_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:65]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/clk_pll_stub.v:5]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:108]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu_axi_interface' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v:34]
INFO: [Synth 8-6155] done synthesizing module 'cpu_axi_interface' (2#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v:34]
INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'WRConflict' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WRConflict' (3#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CU' (4#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register inst_req_reg in module IF. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:57]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register Inst_reg in module IF. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:66]
INFO: [Synth 8-6155] done synthesizing module 'IF' (6#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (7#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID1' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID1' (8#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (9#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegHILO' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegHILO' (10#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (11#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID' (12#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (13#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:33]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MDU' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div' (15#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'divu' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'divu' (16#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/divu_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element divst_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:62]
INFO: [Synth 8-6155] done synthesizing module 'MDU' (17#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX' (18#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (19#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register data_req_reg in module MEM. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:55]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (20#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (21#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'CP0' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
	Parameter SYSCALL bound to: 5'b01000 
	Parameter BREAK bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'CP0' (22#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WB' (23#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (24#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'mycpu_top' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap' (25#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v:34]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter' (26#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1x2' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1x2' (27#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (28#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/.Xil/Vivado-8784-DESKTOP-AVFRCEL/realtime/axi_ram_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:107]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (29#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:37]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:73]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:192]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:193]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (30#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (31#1) [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:65]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[0]
WARNING: [Synth 8-3331] design MEM has unconnected port CF
WARNING: [Synth 8-3331] design MEM has unconnected port OF
WARNING: [Synth 8-3331] design MDU has unconnected port rst
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[27]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[26]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[25]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[24]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[23]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[22]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[21]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[20]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[19]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[18]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[17]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[16]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[15]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[14]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[13]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[12]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[11]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[10]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[9]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[8]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[7]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[6]
WARNING: [Synth 8-3331] design ID2 has unconnected port inPC[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2948.871 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2948.871 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2948.871 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.dcp' for cell 'u_axi_clock_sync'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.dcp' for cell 'u_axi_crossbar_1x2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/div.dcp' for cell 'u_cpu/ex/mdu/div1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/divu.dcp' for cell 'u_cpu/ex/mdu/div2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.dcp' for cell 'u_axi_ram/ram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2948.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc:5]
Finished Parsing XDC File [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/soc_lite.xdc]
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2948.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegHILO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol MDUPause_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:152]
INFO: [VRFC 10-2458] undeclared symbol IMPause_IF, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:153]
INFO: [VRFC 10-2458] undeclared symbol DMPause_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:154]
INFO: [VRFC 10-2458] undeclared symbol rs_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:155]
INFO: [VRFC 10-2458] undeclared symbol rt_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:156]
INFO: [VRFC 10-2458] undeclared symbol RDataValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:157]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:158]
INFO: [VRFC 10-2458] undeclared symbol WAddr_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:159]
INFO: [VRFC 10-2458] undeclared symbol WAddr_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:160]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:161]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:162]
INFO: [VRFC 10-2458] undeclared symbol RegWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:163]
INFO: [VRFC 10-2458] undeclared symbol HILOValid_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:164]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:165]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:166]
INFO: [VRFC 10-2458] undeclared symbol HIWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:167]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:168]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:169]
INFO: [VRFC 10-2458] undeclared symbol LOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:170]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:171]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:172]
INFO: [VRFC 10-2458] undeclared symbol HILOWrite_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:173]
INFO: [VRFC 10-2458] undeclared symbol PCSrcForward_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:174]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:175]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:176]
INFO: [VRFC 10-2458] undeclared symbol PCSrc_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:177]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:178]
INFO: [VRFC 10-2458] undeclared symbol ERET_ID_EX, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:179]
INFO: [VRFC 10-2458] undeclared symbol ERET_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:180]
INFO: [VRFC 10-2458] undeclared symbol ERET_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:181]
WARNING: [VRFC 10-2938] 'IMPause_IF' is already implicitly declared on line 153 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:199]
INFO: [VRFC 10-2458] undeclared symbol MemEN_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:205]
INFO: [VRFC 10-2458] undeclared symbol PC_EX_MEM, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:207]
INFO: [VRFC 10-2458] undeclared symbol PC_ID, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:209]
INFO: [VRFC 10-2458] undeclared symbol PC_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:211]
WARNING: [VRFC 10-2938] 'PC_ID' is already implicitly declared on line 209 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:240]
WARNING: [VRFC 10-2938] 'rs_ID' is already implicitly declared on line 155 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:244]
WARNING: [VRFC 10-2938] 'rt_ID' is already implicitly declared on line 156 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:245]
WARNING: [VRFC 10-2938] 'PCSrc_ID' is already implicitly declared on line 175 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:252]
WARNING: [VRFC 10-2938] 'PCSrcForward_ID' is already implicitly declared on line 174 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:253]
WARNING: [VRFC 10-2938] 'RDataValid_ID' is already implicitly declared on line 157 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:266]
WARNING: [VRFC 10-2938] 'HILOValid_ID' is already implicitly declared on line 164 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:267]
WARNING: [VRFC 10-2938] 'ERET_ID' is already implicitly declared on line 178 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:269]
INFO: [VRFC 10-2458] undeclared symbol WData_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:283]
INFO: [VRFC 10-2458] undeclared symbol HILO_MEM_WB, assumed default net type wire [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:284]
WARNING: [VRFC 10-2938] 'RegWrite_ID_EX' is already implicitly declared on line 161 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:328]
WARNING: [VRFC 10-2938] 'HIWrite_ID_EX' is already implicitly declared on line 165 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:329]
WARNING: [VRFC 10-2938] 'LOWrite_ID_EX' is already implicitly declared on line 168 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:330]
WARNING: [VRFC 10-2938] 'HILOWrite_ID_EX' is already implicitly declared on line 171 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:331]
WARNING: [VRFC 10-2938] 'PCSrc_ID_EX' is already implicitly declared on line 176 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:332]
WARNING: [VRFC 10-2938] 'ERET_ID_EX' is already implicitly declared on line 179 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:347]
WARNING: [VRFC 10-2938] 'WAddr_EX' is already implicitly declared on line 158 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:417]
WARNING: [VRFC 10-2938] 'MDUPause_EX' is already implicitly declared on line 152 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:425]
WARNING: [VRFC 10-2938] 'PC_EX_MEM' is already implicitly declared on line 207 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:454]
WARNING: [VRFC 10-2938] 'WAddr_EX_MEM' is already implicitly declared on line 159 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:461]
WARNING: [VRFC 10-2938] 'RegWrite_EX_MEM' is already implicitly declared on line 162 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:462]
WARNING: [VRFC 10-2938] 'HIWrite_EX_MEM' is already implicitly declared on line 166 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:463]
WARNING: [VRFC 10-2938] 'LOWrite_EX_MEM' is already implicitly declared on line 169 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:464]
WARNING: [VRFC 10-2938] 'HILOWrite_EX_MEM' is already implicitly declared on line 172 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:465]
WARNING: [VRFC 10-2938] 'ERET_EX_MEM' is already implicitly declared on line 180 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:476]
WARNING: [VRFC 10-2938] 'MemEN_EX_MEM' is already implicitly declared on line 205 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:481]
WARNING: [VRFC 10-2938] 'PCSrc_MEM' is already implicitly declared on line 177 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:547]
WARNING: [VRFC 10-2938] 'DMPause_MEM' is already implicitly declared on line 154 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:548]
WARNING: [VRFC 10-2938] 'RegWrite_MEM_WB' is already implicitly declared on line 163 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:584]
WARNING: [VRFC 10-2938] 'HIWrite_MEM_WB' is already implicitly declared on line 167 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:585]
WARNING: [VRFC 10-2938] 'LOWrite_MEM_WB' is already implicitly declared on line 170 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:586]
WARNING: [VRFC 10-2938] 'HILOWrite_MEM_WB' is already implicitly declared on line 173 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:587]
WARNING: [VRFC 10-2938] 'WAddr_MEM_WB' is already implicitly declared on line 160 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:590]
WARNING: [VRFC 10-2938] 'HILO_MEM_WB' is already implicitly declared on line 284 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:592]
WARNING: [VRFC 10-2938] 'ERET_MEM_WB' is already implicitly declared on line 181 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:594]
WARNING: [VRFC 10-2938] 'WData_WB' is already implicitly declared on line 283 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:643]
WARNING: [VRFC 10-2938] 'PC_WB' is already implicitly declared on line 211 [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:644]
WARNING: [VRFC 10-3380] identifier 'PC0_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:55]
WARNING: [VRFC 10-3380] identifier 'RegWrite_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:56]
WARNING: [VRFC 10-3380] identifier 'WAddr_MEM_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:57]
WARNING: [VRFC 10-3380] identifier 'WData_WB' is used before its declaration [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRConflict
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2948.871 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xelab -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L axi_clock_converter_v2_1_19 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:327]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:345]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:691]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/rtl/soc_axi_lite_top.v:707]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module xil_defaultlib.cpu_axi_interface
Compiling module xil_defaultlib.WRConflict
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.RegHILO
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture div_arch of entity xil_defaultlib.div [div_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture divu_arch of entity xil_defaultlib.divu [divu_default]
Compiling module xil_defaultlib.MDU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_clock_converter_v2_1_19.axi_clock_converter_v2_1_19_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_4.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_4.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_4.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_4.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2948.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2948.871 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2948.871 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/soc_lite/u_cpu/If/CLK}} {{/tb_top/soc_lite/u_cpu/If/RST}} {{/tb_top/soc_lite/u_cpu/If/PCEN}} {{/tb_top/soc_lite/u_cpu/If/MemBusy}} {{/tb_top/soc_lite/u_cpu/If/PCSrc1}} {{/tb_top/soc_lite/u_cpu/If/PCSrc2}} {{/tb_top/soc_lite/u_cpu/If/PCSrc3}} {{/tb_top/soc_lite/u_cpu/If/inPC1}} {{/tb_top/soc_lite/u_cpu/If/inPC2}} {{/tb_top/soc_lite/u_cpu/If/inPC3}} {{/tb_top/soc_lite/u_cpu/If/outPC}} {{/tb_top/soc_lite/u_cpu/If/Inst}} {{/tb_top/soc_lite/u_cpu/If/IMPause}} {{/tb_top/soc_lite/u_cpu/If/inst_rdata}} {{/tb_top/soc_lite/u_cpu/If/inst_addr_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_data_ok}} {{/tb_top/soc_lite/u_cpu/If/inst_req}} {{/tb_top/soc_lite/u_cpu/If/inst_wr}} {{/tb_top/soc_lite/u_cpu/If/inst_size}} {{/tb_top/soc_lite/u_cpu/If/inst_addr}} {{/tb_top/soc_lite/u_cpu/If/inst_wdata}} {{/tb_top/soc_lite/u_cpu/If/inPC}} {{/tb_top/soc_lite/u_cpu/If/PCSrc}} {{/tb_top/soc_lite/u_cpu/If/IFEN}} 
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x00000000
        [  32000 ns] Test is running, debug_wb_pc = 0x00000000
        [  42000 ns] Test is running, debug_wb_pc = 0x00000000
        [  52000 ns] Test is running, debug_wb_pc = 0x00000000
        [  62000 ns] Test is running, debug_wb_pc = 0x00000000
        [  72000 ns] Test is running, debug_wb_pc = 0x00000000
        [  82000 ns] Test is running, debug_wb_pc = 0x00000000
        [  92000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 102000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 112000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 122000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 132000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 142000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 152000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 162000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 172000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 182000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 192000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 202000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 212000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 222000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 232000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 242000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 252000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 262000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 272000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 282000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 292000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 302000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 312000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 322000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 332000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 342000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 352000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 362000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 372000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 382000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 392000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 402000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 412000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 422000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 432000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 442000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 452000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 462000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 472000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 482000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 492000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 502000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 512000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 522000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 532000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 542000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 552000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 562000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 572000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 582000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 592000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 602000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 612000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 622000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 632000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 642000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 652000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 662000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 672000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 682000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 692000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 702000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 712000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 722000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 732000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 742000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 752000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 762000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 772000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 782000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 792000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 802000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 812000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 822000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 832000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 842000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 852000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 862000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 872000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 882000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 892000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 902000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 912000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 922000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 932000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 942000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 952000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 962000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 972000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 982000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 992000 ns] Test is running, debug_wb_pc = 0x00000000
        [1002000 ns] Test is running, debug_wb_pc = 0x00000000
        [1012000 ns] Test is running, debug_wb_pc = 0x00000000
        [1022000 ns] Test is running, debug_wb_pc = 0x00000000
        [1032000 ns] Test is running, debug_wb_pc = 0x00000000
        [1042000 ns] Test is running, debug_wb_pc = 0x00000000
        [1052000 ns] Test is running, debug_wb_pc = 0x00000000
        [1062000 ns] Test is running, debug_wb_pc = 0x00000000
        [1072000 ns] Test is running, debug_wb_pc = 0x00000000
        [1082000 ns] Test is running, debug_wb_pc = 0x00000000
        [1092000 ns] Test is running, debug_wb_pc = 0x00000000
        [1102000 ns] Test is running, debug_wb_pc = 0x00000000
        [1112000 ns] Test is running, debug_wb_pc = 0x00000000
        [1122000 ns] Test is running, debug_wb_pc = 0x00000000
        [1132000 ns] Test is running, debug_wb_pc = 0x00000000
        [1142000 ns] Test is running, debug_wb_pc = 0x00000000
        [1152000 ns] Test is running, debug_wb_pc = 0x00000000
        [1162000 ns] Test is running, debug_wb_pc = 0x00000000
        [1172000 ns] Test is running, debug_wb_pc = 0x00000000
        [1182000 ns] Test is running, debug_wb_pc = 0x00000000
        [1192000 ns] Test is running, debug_wb_pc = 0x00000000
        [1202000 ns] Test is running, debug_wb_pc = 0x00000000
        [1212000 ns] Test is running, debug_wb_pc = 0x00000000
        [1222000 ns] Test is running, debug_wb_pc = 0x00000000
        [1232000 ns] Test is running, debug_wb_pc = 0x00000000
        [1242000 ns] Test is running, debug_wb_pc = 0x00000000
        [1252000 ns] Test is running, debug_wb_pc = 0x00000000
        [1262000 ns] Test is running, debug_wb_pc = 0x00000000
        [1272000 ns] Test is running, debug_wb_pc = 0x00000000
        [1282000 ns] Test is running, debug_wb_pc = 0x00000000
        [1292000 ns] Test is running, debug_wb_pc = 0x00000000
        [1302000 ns] Test is running, debug_wb_pc = 0x00000000
        [1312000 ns] Test is running, debug_wb_pc = 0x00000000
        [1322000 ns] Test is running, debug_wb_pc = 0x00000000
        [1332000 ns] Test is running, debug_wb_pc = 0x00000000
        [1342000 ns] Test is running, debug_wb_pc = 0x00000000
        [1352000 ns] Test is running, debug_wb_pc = 0x00000000
        [1362000 ns] Test is running, debug_wb_pc = 0x00000000
        [1372000 ns] Test is running, debug_wb_pc = 0x00000000
        [1382000 ns] Test is running, debug_wb_pc = 0x00000000
        [1392000 ns] Test is running, debug_wb_pc = 0x00000000
        [1402000 ns] Test is running, debug_wb_pc = 0x00000000
        [1412000 ns] Test is running, debug_wb_pc = 0x00000000
        [1422000 ns] Test is running, debug_wb_pc = 0x00000000
        [1432000 ns] Test is running, debug_wb_pc = 0x00000000
        [1442000 ns] Test is running, debug_wb_pc = 0x00000000
        [1452000 ns] Test is running, debug_wb_pc = 0x00000000
        [1462000 ns] Test is running, debug_wb_pc = 0x00000000
        [1472000 ns] Test is running, debug_wb_pc = 0x00000000
        [1482000 ns] Test is running, debug_wb_pc = 0x00000000
        [1492000 ns] Test is running, debug_wb_pc = 0x00000000
        [1502000 ns] Test is running, debug_wb_pc = 0x00000000
        [1512000 ns] Test is running, debug_wb_pc = 0x00000000
        [1522000 ns] Test is running, debug_wb_pc = 0x00000000
        [1532000 ns] Test is running, debug_wb_pc = 0x00000000
        [1542000 ns] Test is running, debug_wb_pc = 0x00000000
        [1552000 ns] Test is running, debug_wb_pc = 0x00000000
        [1562000 ns] Test is running, debug_wb_pc = 0x00000000
        [1572000 ns] Test is running, debug_wb_pc = 0x00000000
        [1582000 ns] Test is running, debug_wb_pc = 0x00000000
        [1592000 ns] Test is running, debug_wb_pc = 0x00000000
        [1602000 ns] Test is running, debug_wb_pc = 0x00000000
        [1612000 ns] Test is running, debug_wb_pc = 0x00000000
        [1622000 ns] Test is running, debug_wb_pc = 0x00000000
        [1632000 ns] Test is running, debug_wb_pc = 0x00000000
        [1642000 ns] Test is running, debug_wb_pc = 0x00000000
        [1652000 ns] Test is running, debug_wb_pc = 0x00000000
        [1662000 ns] Test is running, debug_wb_pc = 0x00000000
        [1672000 ns] Test is running, debug_wb_pc = 0x00000000
        [1682000 ns] Test is running, debug_wb_pc = 0x00000000
        [1692000 ns] Test is running, debug_wb_pc = 0x00000000
        [1702000 ns] Test is running, debug_wb_pc = 0x00000000
        [1712000 ns] Test is running, debug_wb_pc = 0x00000000
        [1722000 ns] Test is running, debug_wb_pc = 0x00000000
        [1732000 ns] Test is running, debug_wb_pc = 0x00000000
        [1742000 ns] Test is running, debug_wb_pc = 0x00000000
        [1752000 ns] Test is running, debug_wb_pc = 0x00000000
        [1762000 ns] Test is running, debug_wb_pc = 0x00000000
        [1772000 ns] Test is running, debug_wb_pc = 0x00000000
        [1782000 ns] Test is running, debug_wb_pc = 0x00000000
        [1792000 ns] Test is running, debug_wb_pc = 0x00000000
        [1802000 ns] Test is running, debug_wb_pc = 0x00000000
        [1812000 ns] Test is running, debug_wb_pc = 0x00000000
        [1822000 ns] Test is running, debug_wb_pc = 0x00000000
        [1832000 ns] Test is running, debug_wb_pc = 0x00000000
        [1842000 ns] Test is running, debug_wb_pc = 0x00000000
        [1852000 ns] Test is running, debug_wb_pc = 0x00000000
        [1862000 ns] Test is running, debug_wb_pc = 0x00000000
        [1872000 ns] Test is running, debug_wb_pc = 0x00000000
        [1882000 ns] Test is running, debug_wb_pc = 0x00000000
        [1892000 ns] Test is running, debug_wb_pc = 0x00000000
        [1902000 ns] Test is running, debug_wb_pc = 0x00000000
        [1912000 ns] Test is running, debug_wb_pc = 0x00000000
        [1922000 ns] Test is running, debug_wb_pc = 0x00000000
        [1932000 ns] Test is running, debug_wb_pc = 0x00000000
        [1942000 ns] Test is running, debug_wb_pc = 0x00000000
        [1952000 ns] Test is running, debug_wb_pc = 0x00000000
        [1962000 ns] Test is running, debug_wb_pc = 0x00000000
        [1972000 ns] Test is running, debug_wb_pc = 0x00000000
        [1982000 ns] Test is running, debug_wb_pc = 0x00000000
        [1992000 ns] Test is running, debug_wb_pc = 0x00000000
        [2002000 ns] Test is running, debug_wb_pc = 0x00000000
        [2012000 ns] Test is running, debug_wb_pc = 0x00000000
        [2022000 ns] Test is running, debug_wb_pc = 0x00000000
        [2032000 ns] Test is running, debug_wb_pc = 0x00000000
        [2042000 ns] Test is running, debug_wb_pc = 0x00000000
        [2052000 ns] Test is running, debug_wb_pc = 0x00000000
        [2062000 ns] Test is running, debug_wb_pc = 0x00000000
        [2072000 ns] Test is running, debug_wb_pc = 0x00000000
        [2082000 ns] Test is running, debug_wb_pc = 0x00000000
        [2092000 ns] Test is running, debug_wb_pc = 0x00000000
        [2102000 ns] Test is running, debug_wb_pc = 0x00000000
        [2112000 ns] Test is running, debug_wb_pc = 0x00000000
        [2122000 ns] Test is running, debug_wb_pc = 0x00000000
        [2132000 ns] Test is running, debug_wb_pc = 0x00000000
        [2142000 ns] Test is running, debug_wb_pc = 0x00000000
        [2152000 ns] Test is running, debug_wb_pc = 0x00000000
        [2162000 ns] Test is running, debug_wb_pc = 0x00000000
        [2172000 ns] Test is running, debug_wb_pc = 0x00000000
        [2182000 ns] Test is running, debug_wb_pc = 0x00000000
        [2192000 ns] Test is running, debug_wb_pc = 0x00000000
        [2202000 ns] Test is running, debug_wb_pc = 0x00000000
        [2212000 ns] Test is running, debug_wb_pc = 0x00000000
        [2222000 ns] Test is running, debug_wb_pc = 0x00000000
        [2232000 ns] Test is running, debug_wb_pc = 0x00000000
        [2242000 ns] Test is running, debug_wb_pc = 0x00000000
        [2252000 ns] Test is running, debug_wb_pc = 0x00000000
        [2262000 ns] Test is running, debug_wb_pc = 0x00000000
        [2272000 ns] Test is running, debug_wb_pc = 0x00000000
        [2282000 ns] Test is running, debug_wb_pc = 0x00000000
        [2292000 ns] Test is running, debug_wb_pc = 0x00000000
        [2302000 ns] Test is running, debug_wb_pc = 0x00000000
        [2312000 ns] Test is running, debug_wb_pc = 0x00000000
        [2322000 ns] Test is running, debug_wb_pc = 0x00000000
        [2332000 ns] Test is running, debug_wb_pc = 0x00000000
        [2342000 ns] Test is running, debug_wb_pc = 0x00000000
        [2352000 ns] Test is running, debug_wb_pc = 0x00000000
        [2362000 ns] Test is running, debug_wb_pc = 0x00000000
        [2372000 ns] Test is running, debug_wb_pc = 0x00000000
        [2382000 ns] Test is running, debug_wb_pc = 0x00000000
        [2392000 ns] Test is running, debug_wb_pc = 0x00000000
        [2402000 ns] Test is running, debug_wb_pc = 0x00000000
        [2412000 ns] Test is running, debug_wb_pc = 0x00000000
        [2422000 ns] Test is running, debug_wb_pc = 0x00000000
        [2432000 ns] Test is running, debug_wb_pc = 0x00000000
        [2442000 ns] Test is running, debug_wb_pc = 0x00000000
        [2452000 ns] Test is running, debug_wb_pc = 0x00000000
        [2462000 ns] Test is running, debug_wb_pc = 0x00000000
        [2472000 ns] Test is running, debug_wb_pc = 0x00000000
        [2482000 ns] Test is running, debug_wb_pc = 0x00000000
        [2492000 ns] Test is running, debug_wb_pc = 0x00000000
        [2502000 ns] Test is running, debug_wb_pc = 0x00000000
        [2512000 ns] Test is running, debug_wb_pc = 0x00000000
        [2522000 ns] Test is running, debug_wb_pc = 0x00000000
        [2532000 ns] Test is running, debug_wb_pc = 0x00000000
        [2542000 ns] Test is running, debug_wb_pc = 0x00000000
        [2552000 ns] Test is running, debug_wb_pc = 0x00000000
        [2562000 ns] Test is running, debug_wb_pc = 0x00000000
        [2572000 ns] Test is running, debug_wb_pc = 0x00000000
        [2582000 ns] Test is running, debug_wb_pc = 0x00000000
        [2592000 ns] Test is running, debug_wb_pc = 0x00000000
        [2602000 ns] Test is running, debug_wb_pc = 0x00000000
        [2612000 ns] Test is running, debug_wb_pc = 0x00000000
        [2622000 ns] Test is running, debug_wb_pc = 0x00000000
        [2632000 ns] Test is running, debug_wb_pc = 0x00000000
        [2642000 ns] Test is running, debug_wb_pc = 0x00000000
        [2652000 ns] Test is running, debug_wb_pc = 0x00000000
        [2662000 ns] Test is running, debug_wb_pc = 0x00000000
        [2672000 ns] Test is running, debug_wb_pc = 0x00000000
        [2682000 ns] Test is running, debug_wb_pc = 0x00000000
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2948.871 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/soc_lite/u_cpu/mem/CLK}} {{/tb_top/soc_lite/u_cpu/mem/RST}} {{/tb_top/soc_lite/u_cpu/mem/ALURes}} {{/tb_top/soc_lite/u_cpu/mem/CF}} {{/tb_top/soc_lite/u_cpu/mem/OF}} {{/tb_top/soc_lite/u_cpu/mem/SF}} {{/tb_top/soc_lite/u_cpu/mem/ZF}} {{/tb_top/soc_lite/u_cpu/mem/inRegWrite}} {{/tb_top/soc_lite/u_cpu/mem/MemWData}} {{/tb_top/soc_lite/u_cpu/mem/inPCSrc}} {{/tb_top/soc_lite/u_cpu/mem/MemWrite}} {{/tb_top/soc_lite/u_cpu/mem/BranchType}} {{/tb_top/soc_lite/u_cpu/mem/MemSize}} {{/tb_top/soc_lite/u_cpu/mem/MemSignExt}} {{/tb_top/soc_lite/u_cpu/mem/MemEN}} {{/tb_top/soc_lite/u_cpu/mem/outRegWrite}} {{/tb_top/soc_lite/u_cpu/mem/MemRData}} {{/tb_top/soc_lite/u_cpu/mem/outPCSrc}} {{/tb_top/soc_lite/u_cpu/mem/DMPause}} {{/tb_top/soc_lite/u_cpu/mem/data_rdata}} {{/tb_top/soc_lite/u_cpu/mem/data_addr_ok}} {{/tb_top/soc_lite/u_cpu/mem/data_data_ok}} {{/tb_top/soc_lite/u_cpu/mem/data_req}} {{/tb_top/soc_lite/u_cpu/mem/data_wr}} {{/tb_top/soc_lite/u_cpu/mem/data_size}} {{/tb_top/soc_lite/u_cpu/mem/data_addr}} {{/tb_top/soc_lite/u_cpu/mem/data_wdata}} {{/tb_top/soc_lite/u_cpu/mem/Write}} {{/tb_top/soc_lite/u_cpu/mem/WData}} {{/tb_top/soc_lite/u_cpu/mem/RData}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  3 13:41:41 2021...
