{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:27:00 2011 " "Info: Processing started: Sun Nov 06 22:27:00 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_top -c i2c_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc164_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hc164_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc164_driver " "Info: Found entity 1: hc164_driver" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_drive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_drive " "Info: Found entity 1: i2c_drive" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Info: Found entity 1: i2c_top" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_top " "Info: Elaborating entity \"i2c_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_drive i2c_drive:inst " "Info: Elaborating entity \"i2c_drive\" for hierarchy \"i2c_drive:inst\"" {  } { { "i2c_top.bdf" "inst" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 248 392 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc164_driver hc164_driver:inst1 " "Info: Elaborating entity \"hc164_driver\" for hierarchy \"hc164_driver:inst1\"" {  } { { "i2c_top.bdf" "inst1" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 312 248 416 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[0\] hc164_driver:inst1\|clk_cnt\[0\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[0\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[0\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|db_r\[5\] i2c_drive:inst\|db_r\[7\] " "Info: Duplicate register \"i2c_drive:inst\|db_r\[5\]\" merged to single register \"i2c_drive:inst\|db_r\[7\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|db_r\[4\] i2c_drive:inst\|db_r\[6\] " "Info: Duplicate register \"i2c_drive:inst\|db_r\[4\]\" merged to single register \"i2c_drive:inst\|db_r\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|db_r\[3\] i2c_drive:inst\|db_r\[6\] " "Info: Duplicate register \"i2c_drive:inst\|db_r\[3\]\" merged to single register \"i2c_drive:inst\|db_r\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[1\] hc164_driver:inst1\|clk_cnt\[1\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[1\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[1\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[2\] hc164_driver:inst1\|clk_cnt\[2\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[2\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[2\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[3\] hc164_driver:inst1\|clk_cnt\[3\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[3\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[3\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[4\] hc164_driver:inst1\|clk_cnt\[4\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[4\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[4\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[5\] hc164_driver:inst1\|clk_cnt\[5\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[5\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[5\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[6\] hc164_driver:inst1\|clk_cnt\[6\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[6\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[6\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[7\] hc164_driver:inst1\|clk_cnt\[7\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[7\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[7\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[8\] hc164_driver:inst1\|clk_cnt\[8\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[8\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[8\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[9\] hc164_driver:inst1\|clk_cnt\[9\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[9\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[9\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[10\] hc164_driver:inst1\|clk_cnt\[10\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[10\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[10\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[11\] hc164_driver:inst1\|clk_cnt\[11\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[11\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[11\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[12\] hc164_driver:inst1\|clk_cnt\[12\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[12\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[12\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[13\] hc164_driver:inst1\|clk_cnt\[13\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[13\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[13\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[14\] hc164_driver:inst1\|clk_cnt\[14\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[14\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[14\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_20ms\[15\] hc164_driver:inst1\|clk_cnt\[15\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_20ms\[15\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[15\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "i2c_drive:inst\|db_r\[6\] data_in GND " "Warning (14130): Reduced register \"i2c_drive:inst\|db_r\[6\]\" with stuck data_in port to stuck value GND" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|i2c_top\|i2c_drive:inst\|cstate 13 " "Info: State machine \"\|i2c_top\|i2c_drive:inst\|cstate\" contains 13 states" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|i2c_top\|i2c_drive:inst\|cnt 5 " "Info: State machine \"\|i2c_top\|i2c_drive:inst\|cnt\" contains 5 states" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|i2c_top\|i2c_drive:inst\|cstate " "Info: Selected Auto state machine encoding method for state machine \"\|i2c_top\|i2c_drive:inst\|cstate\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|i2c_top\|i2c_drive:inst\|cstate " "Info: Encoding result for state machine \"\|i2c_top\|i2c_drive:inst\|cstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.STOP2 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.STOP2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.STOP1 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.STOP1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ACK4 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ACK4\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.DATA " "Info: Encoded state bit \"i2c_drive:inst\|cstate.DATA\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ACK3 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ACK3\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ADD3 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ADD3\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.START2 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.START2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ACK2 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ACK2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ADD2 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ADD2\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ACK1 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ACK1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.ADD1 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.ADD1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.START1 " "Info: Encoded state bit \"i2c_drive:inst\|cstate.START1\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cstate.IDLE " "Info: Encoded state bit \"i2c_drive:inst\|cstate.IDLE\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.IDLE 0000000000000 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.IDLE\" uses code string \"0000000000000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.START1 0000000000011 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.START1\" uses code string \"0000000000011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ADD1 0000000000101 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ADD1\" uses code string \"0000000000101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ACK1 0000000001001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ACK1\" uses code string \"0000000001001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ADD2 0000000010001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ADD2\" uses code string \"0000000010001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ACK2 0000000100001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ACK2\" uses code string \"0000000100001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.START2 0000001000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.START2\" uses code string \"0000001000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ADD3 0000010000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ADD3\" uses code string \"0000010000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ACK3 0000100000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ACK3\" uses code string \"0000100000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.DATA 0001000000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.DATA\" uses code string \"0001000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.ACK4 0010000000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.ACK4\" uses code string \"0010000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.STOP1 0100000000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.STOP1\" uses code string \"0100000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cstate.STOP2 1000000000001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cstate.STOP2\" uses code string \"1000000000001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 128 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|i2c_top\|i2c_drive:inst\|cnt " "Info: Selected Auto state machine encoding method for state machine \"\|i2c_top\|i2c_drive:inst\|cnt\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|i2c_top\|i2c_drive:inst\|cnt " "Info: Encoding result for state machine \"\|i2c_top\|i2c_drive:inst\|cnt\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cnt.000 " "Info: Encoded state bit \"i2c_drive:inst\|cnt.000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cnt.011 " "Info: Encoded state bit \"i2c_drive:inst\|cnt.011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cnt.010 " "Info: Encoded state bit \"i2c_drive:inst\|cnt.010\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cnt.001 " "Info: Encoded state bit \"i2c_drive:inst\|cnt.001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "i2c_drive:inst\|cnt.101 " "Info: Encoded state bit \"i2c_drive:inst\|cnt.101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 80 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cnt.101 00000 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cnt.101\" uses code string \"00000\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 80 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cnt.001 00011 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cnt.001\" uses code string \"00011\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cnt.010 00101 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cnt.010\" uses code string \"00101\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cnt.011 01001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cnt.011\" uses code string \"01001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|i2c_top\|i2c_drive:inst\|cnt.000 10001 " "Info: State \"\|i2c_top\|i2c_drive:inst\|cnt.000\" uses code string \"10001\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_delay\[0\] hc164_driver:inst1\|clk_cnt\[0\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_delay\[0\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[0\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "i2c_drive:inst\|cnt_delay\[1\] hc164_driver:inst1\|clk_cnt\[1\] " "Info: Duplicate register \"i2c_drive:inst\|cnt_delay\[1\]\" merged to single register \"hc164_driver:inst1\|clk_cnt\[1\]\"" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 33 -1 0 } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 33 -1 0 } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cnt.101 " "Info: Register \"i2c_drive:inst\|cnt.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cstate~177 " "Info: Register \"i2c_drive:inst\|cstate~177\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cstate~178 " "Info: Register \"i2c_drive:inst\|cstate~178\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cstate~179 " "Info: Register \"i2c_drive:inst\|cstate~179\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cstate~180 " "Info: Register \"i2c_drive:inst\|cstate~180\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cnt~14 " "Info: Register \"i2c_drive:inst\|cnt~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "i2c_drive:inst\|cnt~15 " "Info: Register \"i2c_drive:inst\|cnt~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 464 48 216 480 "SW\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Info: Implemented 193 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:27:05 2011 " "Info: Processing ended: Sun Nov 06 22:27:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:27:06 2011 " "Info: Processing started: Sun Nov 06 22:27:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c_top EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"i2c_top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted some destinations of signal \"rst_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_drive:inst\|db_r\[7\]~197 " "Info: Destination \"i2c_drive:inst\|db_r\[7\]~197\" may be non-global or may not use global clock" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 8 176 176 "rst_n" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { rst_n } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 8 176 176 "rst_n" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Buzzer " "Warning: Node \"Buzzer\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Buzzer" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DS18B20_DAT " "Warning: Node \"DS18B20_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DS18B20_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK2 " "Warning: Node \"GCLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GCLK3 " "Warning: Node \"GCLK3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GCLK3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Rx " "Warning: Node \"IrDA_Rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Rx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IrDA_Tx " "Warning: Node \"IrDA_Tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "IrDA_Tx" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[10\] " "Warning: Node \"JP2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[11\] " "Warning: Node \"JP2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[12\] " "Warning: Node \"JP2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[13\] " "Warning: Node \"JP2\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[14\] " "Warning: Node \"JP2\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[15\] " "Warning: Node \"JP2\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[16\] " "Warning: Node \"JP2\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[17\] " "Warning: Node \"JP2\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[18\] " "Warning: Node \"JP2\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[19\] " "Warning: Node \"JP2\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[20\] " "Warning: Node \"JP2\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[21\] " "Warning: Node \"JP2\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[22\] " "Warning: Node \"JP2\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[23\] " "Warning: Node \"JP2\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[24\] " "Warning: Node \"JP2\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[25\] " "Warning: Node \"JP2\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[26\] " "Warning: Node \"JP2\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[27\] " "Warning: Node \"JP2\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[28\] " "Warning: Node \"JP2\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[29\] " "Warning: Node \"JP2\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[30\] " "Warning: Node \"JP2\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[31\] " "Warning: Node \"JP2\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[32\] " "Warning: Node \"JP2\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[33\] " "Warning: Node \"JP2\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[34\] " "Warning: Node \"JP2\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[35\] " "Warning: Node \"JP2\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[36\] " "Warning: Node \"JP2\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[37\] " "Warning: Node \"JP2\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[38\] " "Warning: Node \"JP2\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[39\] " "Warning: Node \"JP2\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[3\] " "Warning: Node \"JP2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[40\] " "Warning: Node \"JP2\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[4\] " "Warning: Node \"JP2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[5\] " "Warning: Node \"JP2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[6\] " "Warning: Node \"JP2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[7\] " "Warning: Node \"JP2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[8\] " "Warning: Node \"JP2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP2\[9\] " "Warning: Node \"JP2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP2\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[10\] " "Warning: Node \"JP3\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[11\] " "Warning: Node \"JP3\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[12\] " "Warning: Node \"JP3\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[13\] " "Warning: Node \"JP3\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[14\] " "Warning: Node \"JP3\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[15\] " "Warning: Node \"JP3\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[16\] " "Warning: Node \"JP3\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[17\] " "Warning: Node \"JP3\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[18\] " "Warning: Node \"JP3\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[19\] " "Warning: Node \"JP3\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[1\] " "Warning: Node \"JP3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[20\] " "Warning: Node \"JP3\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[21\] " "Warning: Node \"JP3\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[22\] " "Warning: Node \"JP3\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[23\] " "Warning: Node \"JP3\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[24\] " "Warning: Node \"JP3\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[25\] " "Warning: Node \"JP3\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[26\] " "Warning: Node \"JP3\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[27\] " "Warning: Node \"JP3\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[28\] " "Warning: Node \"JP3\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[29\] " "Warning: Node \"JP3\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[2\] " "Warning: Node \"JP3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[30\] " "Warning: Node \"JP3\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[31\] " "Warning: Node \"JP3\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[32\] " "Warning: Node \"JP3\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[33\] " "Warning: Node \"JP3\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[34\] " "Warning: Node \"JP3\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[35\] " "Warning: Node \"JP3\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[36\] " "Warning: Node \"JP3\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[37\] " "Warning: Node \"JP3\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[38\] " "Warning: Node \"JP3\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[39\] " "Warning: Node \"JP3\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[3\] " "Warning: Node \"JP3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[40\] " "Warning: Node \"JP3\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[4\] " "Warning: Node \"JP3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[5\] " "Warning: Node \"JP3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[6\] " "Warning: Node \"JP3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[7\] " "Warning: Node \"JP3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[8\] " "Warning: Node \"JP3\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "JP3\[9\] " "Warning: Node \"JP3\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "JP3\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[1\] " "Warning: Node \"KEY_H\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[2\] " "Warning: Node \"KEY_H\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[3\] " "Warning: Node \"KEY_H\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_H\[4\] " "Warning: Node \"KEY_H\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_H\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[1\] " "Warning: Node \"KEY_V\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[2\] " "Warning: Node \"KEY_V\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[3\] " "Warning: Node \"KEY_V\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_V\[4\] " "Warning: Node \"KEY_V\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY_V\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Warning: Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Warning: Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RELAY " "Warning: Node \"RELAY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RELAY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCL " "Warning: Node \"RTC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SDA " "Warning: Node \"RTC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_R " "Warning: Node \"Uart1_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart1_T " "Warning: Node \"Uart1_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart1_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_R " "Warning: Node \"Uart2_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Uart2_T " "Warning: Node \"Uart2_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Uart2_T" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Warning: Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Warning: Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Warning: Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Warning: Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Warning: Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[0\] " "Warning: Node \"lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[1\] " "Warning: Node \"lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[2\] " "Warning: Node \"lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[3\] " "Warning: Node \"lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Warning: Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Warning: Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Warning: Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Warning: Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Warning: Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_psb " "Warning: Node \"lcd_psb\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_psb" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ret " "Warning: Node \"lcd_ret\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_ret" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Warning: Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Warning: Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.739 ns register pin " "Info: Estimated most critical path is register to pin delay of 11.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:inst\|read_data\[4\] 1 REG LAB_X5_Y1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y1; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.914 ns) 2.499 ns hc164_driver:inst1\|WideOr3~54 2 COMB LAB_X4_Y4 1 " "Info: 2: + IC(1.585 ns) + CELL(0.914 ns) = 2.499 ns; Loc. = LAB_X4_Y4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr3~54'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { i2c_drive:inst|read_data[4] hc164_driver:inst1|WideOr3~54 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.200 ns) 4.079 ns hc164_driver:inst1\|WideOr3~55 3 COMB LAB_X3_Y4 1 " "Info: 3: + IC(1.380 ns) + CELL(0.200 ns) = 4.079 ns; Loc. = LAB_X3_Y4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr3~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { hc164_driver:inst1|WideOr3~54 hc164_driver:inst1|WideOr3~55 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 5.259 ns hc164_driver:inst1\|Mux5~154 4 COMB LAB_X3_Y4 1 " "Info: 4: + IC(0.980 ns) + CELL(0.200 ns) = 5.259 ns; Loc. = LAB_X3_Y4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:inst1|WideOr3~55 hc164_driver:inst1|Mux5~154 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 6.439 ns hc164_driver:inst1\|Mux5~155 5 COMB LAB_X3_Y4 1 " "Info: 5: + IC(0.669 ns) + CELL(0.511 ns) = 6.439 ns; Loc. = LAB_X3_Y4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:inst1|Mux5~154 hc164_driver:inst1|Mux5~155 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 7.619 ns hc164_driver:inst1\|Mux5~156 6 COMB LAB_X3_Y4 1 " "Info: 6: + IC(0.980 ns) + CELL(0.200 ns) = 7.619 ns; Loc. = LAB_X3_Y4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~156'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:inst1|Mux5~155 hc164_driver:inst1|Mux5~156 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(2.322 ns) 11.739 ns HC_SI 7 PIN PIN_26 0 " "Info: 7: + IC(1.798 ns) + CELL(2.322 ns) = 11.739 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.120 ns" { hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 352 448 624 368 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.347 ns ( 37.03 % ) " "Info: Total cell delay = 4.347 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.392 ns ( 62.97 % ) " "Info: Total interconnect delay = 7.392 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.739 ns" { i2c_drive:inst|read_data[4] hc164_driver:inst1|WideOr3~54 hc164_driver:inst1|WideOr3~55 hc164_driver:inst1|Mux5~154 hc164_driver:inst1|Mux5~155 hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Info: Average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "i2c_drive:inst\|sda_link " "Info: Following pins have the same output enable: i2c_drive:inst\|sda_link" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDA 3.3-V LVTTL " "Info: Type bidirectional pin SDA uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { SDA } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 122 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Allocated 165 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:27:10 2011 " "Info: Processing ended: Sun Nov 06 22:27:10 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:27:11 2011 " "Info: Processing started: Sun Nov 06 22:27:11 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:27:12 2011 " "Info: Processing ended: Sun Nov 06 22:27:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:27:13 2011 " "Info: Processing started: Sun Nov 06 22:27:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c_drive:inst\|cnt.011 register i2c_drive:inst\|sda_r 98.33 MHz 10.17 ns Internal " "Info: Clock \"clk\" has Internal fmax of 98.33 MHz between source register \"i2c_drive:inst\|cnt.011\" and destination register \"i2c_drive:inst\|sda_r\" (period= 10.17 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.461 ns + Longest register register " "Info: + Longest register to register delay is 9.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:inst\|cnt.011 1 REG LC_X5_Y1_N4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N4; Fanout = 12; REG Node = 'i2c_drive:inst\|cnt.011'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:inst|cnt.011 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.399 ns) + CELL(0.511 ns) 3.910 ns i2c_drive:inst\|sda_r~382 2 COMB LC_X6_Y3_N0 1 " "Info: 2: + IC(3.399 ns) + CELL(0.511 ns) = 3.910 ns; Loc. = LC_X6_Y3_N0; Fanout = 1; COMB Node = 'i2c_drive:inst\|sda_r~382'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.910 ns" { i2c_drive:inst|cnt.011 i2c_drive:inst|sda_r~382 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(0.200 ns) 6.608 ns i2c_drive:inst\|sda_r~383 3 COMB LC_X3_Y2_N7 1 " "Info: 3: + IC(2.498 ns) + CELL(0.200 ns) = 6.608 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; COMB Node = 'i2c_drive:inst\|sda_r~383'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { i2c_drive:inst|sda_r~382 i2c_drive:inst|sda_r~383 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.511 ns) 7.884 ns i2c_drive:inst\|Selector1~504 4 COMB LC_X3_Y2_N6 1 " "Info: 4: + IC(0.765 ns) + CELL(0.511 ns) = 7.884 ns; Loc. = LC_X3_Y2_N6; Fanout = 1; COMB Node = 'i2c_drive:inst\|Selector1~504'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { i2c_drive:inst|sda_r~383 i2c_drive:inst|Selector1~504 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.804 ns) 9.461 ns i2c_drive:inst\|sda_r 5 REG LC_X3_Y2_N5 7 " "Info: 5: + IC(0.773 ns) + CELL(0.804 ns) = 9.461 ns; Loc. = LC_X3_Y2_N5; Fanout = 7; REG Node = 'i2c_drive:inst\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { i2c_drive:inst|Selector1~504 i2c_drive:inst|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.026 ns ( 21.41 % ) " "Info: Total cell delay = 2.026 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.435 ns ( 78.59 % ) " "Info: Total interconnect delay = 7.435 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { i2c_drive:inst|cnt.011 i2c_drive:inst|sda_r~382 i2c_drive:inst|sda_r~383 i2c_drive:inst|Selector1~504 i2c_drive:inst|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { i2c_drive:inst|cnt.011 {} i2c_drive:inst|sda_r~382 {} i2c_drive:inst|sda_r~383 {} i2c_drive:inst|Selector1~504 {} i2c_drive:inst|sda_r {} } { 0.000ns 3.399ns 2.498ns 0.765ns 0.773ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.505 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.918 ns) 6.505 ns i2c_drive:inst\|sda_r 2 REG LC_X3_Y2_N5 7 " "Info: 2: + IC(4.455 ns) + CELL(0.918 ns) = 6.505 ns; Loc. = LC_X3_Y2_N5; Fanout = 7; REG Node = 'i2c_drive:inst\|sda_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { clk i2c_drive:inst|sda_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.455 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|sda_r {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.505 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.918 ns) 6.505 ns i2c_drive:inst\|cnt.011 2 REG LC_X5_Y1_N4 12 " "Info: 2: + IC(4.455 ns) + CELL(0.918 ns) = 6.505 ns; Loc. = LC_X5_Y1_N4; Fanout = 12; REG Node = 'i2c_drive:inst\|cnt.011'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { clk i2c_drive:inst|cnt.011 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.455 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|cnt.011 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|cnt.011 {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|sda_r {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|cnt.011 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|cnt.011 {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 129 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { i2c_drive:inst|cnt.011 i2c_drive:inst|sda_r~382 i2c_drive:inst|sda_r~383 i2c_drive:inst|Selector1~504 i2c_drive:inst|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.461 ns" { i2c_drive:inst|cnt.011 {} i2c_drive:inst|sda_r~382 {} i2c_drive:inst|sda_r~383 {} i2c_drive:inst|Selector1~504 {} i2c_drive:inst|sda_r {} } { 0.000ns 3.399ns 2.498ns 0.765ns 0.773ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.804ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|sda_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|sda_r {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|cnt.011 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|cnt.011 {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "i2c_drive:inst\|read_data\[4\] SDA clk 0.859 ns register " "Info: tsu for register \"i2c_drive:inst\|read_data\[4\]\" (data pin = \"SDA\", clock pin = \"clk\") is 0.859 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.031 ns + Longest pin register " "Info: + Longest pin to register delay is 7.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDA 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDA~0 2 COMB IOC_X8_Y4_N2 8 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N2; Fanout = 8; COMB Node = 'SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDA SDA~0 } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.308 ns) + CELL(0.591 ns) 7.031 ns i2c_drive:inst\|read_data\[4\] 3 REG LC_X5_Y1_N0 9 " "Info: 3: + IC(5.308 ns) + CELL(0.591 ns) = 7.031 ns; Loc. = LC_X5_Y1_N0; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { SDA~0 i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.51 % ) " "Info: Total cell delay = 1.723 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.308 ns ( 75.49 % ) " "Info: Total interconnect delay = 5.308 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { SDA SDA~0 i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 5.308ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.505 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.918 ns) 6.505 ns i2c_drive:inst\|read_data\[4\] 2 REG LC_X5_Y1_N0 9 " "Info: 2: + IC(4.455 ns) + CELL(0.918 ns) = 6.505 ns; Loc. = LC_X5_Y1_N0; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.455 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { SDA SDA~0 i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 5.308ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI i2c_drive:inst\|read_data\[4\] 19.445 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"i2c_drive:inst\|read_data\[4\]\" is 19.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.505 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.918 ns) 6.505 ns i2c_drive:inst\|read_data\[4\] 2 REG LC_X5_Y1_N0 9 " "Info: 2: + IC(4.455 ns) + CELL(0.918 ns) = 6.505 ns; Loc. = LC_X5_Y1_N0; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.455 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.564 ns + Longest register pin " "Info: + Longest register to pin delay is 12.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:inst\|read_data\[4\] 1 REG LC_X5_Y1_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N0; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.859 ns) + CELL(0.200 ns) 3.059 ns hc164_driver:inst1\|WideOr1~40 2 COMB LC_X4_Y4_N7 1 " "Info: 2: + IC(2.859 ns) + CELL(0.200 ns) = 3.059 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr1~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { i2c_drive:inst|read_data[4] hc164_driver:inst1|WideOr1~40 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.511 ns) 4.325 ns hc164_driver:inst1\|WideOr1~41 3 COMB LC_X4_Y4_N6 1 " "Info: 3: + IC(0.755 ns) + CELL(0.511 ns) = 4.325 ns; Loc. = LC_X4_Y4_N6; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr1~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { hc164_driver:inst1|WideOr1~40 hc164_driver:inst1|WideOr1~41 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.511 ns) 6.040 ns hc164_driver:inst1\|Mux5~152 4 COMB LC_X3_Y4_N1 1 " "Info: 4: + IC(1.204 ns) + CELL(0.511 ns) = 6.040 ns; Loc. = LC_X3_Y4_N1; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~152'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { hc164_driver:inst1|WideOr1~41 hc164_driver:inst1|Mux5~152 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.200 ns) 6.961 ns hc164_driver:inst1\|Mux5~153 5 COMB LC_X3_Y4_N4 1 " "Info: 5: + IC(0.721 ns) + CELL(0.200 ns) = 6.961 ns; Loc. = LC_X3_Y4_N4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~153'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { hc164_driver:inst1|Mux5~152 hc164_driver:inst1|Mux5~153 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.511 ns) 8.247 ns hc164_driver:inst1\|Mux5~156 6 COMB LC_X3_Y4_N2 1 " "Info: 6: + IC(0.775 ns) + CELL(0.511 ns) = 8.247 ns; Loc. = LC_X3_Y4_N2; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~156'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { hc164_driver:inst1|Mux5~153 hc164_driver:inst1|Mux5~156 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(2.322 ns) 12.564 ns HC_SI 7 PIN PIN_26 0 " "Info: 7: + IC(1.995 ns) + CELL(2.322 ns) = 12.564 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 352 448 624 368 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.255 ns ( 33.87 % ) " "Info: Total cell delay = 4.255 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.309 ns ( 66.13 % ) " "Info: Total interconnect delay = 8.309 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { i2c_drive:inst|read_data[4] hc164_driver:inst1|WideOr1~40 hc164_driver:inst1|WideOr1~41 hc164_driver:inst1|Mux5~152 hc164_driver:inst1|Mux5~153 hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { i2c_drive:inst|read_data[4] {} hc164_driver:inst1|WideOr1~40 {} hc164_driver:inst1|WideOr1~41 {} hc164_driver:inst1|Mux5~152 {} hc164_driver:inst1|Mux5~153 {} hc164_driver:inst1|Mux5~156 {} HC_SI {} } { 0.000ns 2.859ns 0.755ns 1.204ns 0.721ns 0.775ns 1.995ns } { 0.000ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[4] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.564 ns" { i2c_drive:inst|read_data[4] hc164_driver:inst1|WideOr1~40 hc164_driver:inst1|WideOr1~41 hc164_driver:inst1|Mux5~152 hc164_driver:inst1|Mux5~153 hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.564 ns" { i2c_drive:inst|read_data[4] {} hc164_driver:inst1|WideOr1~40 {} hc164_driver:inst1|WideOr1~41 {} hc164_driver:inst1|Mux5~152 {} hc164_driver:inst1|Mux5~153 {} hc164_driver:inst1|Mux5~156 {} HC_SI {} } { 0.000ns 2.859ns 0.755ns 1.204ns 0.721ns 0.775ns 1.995ns } { 0.000ns 0.200ns 0.511ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "i2c_drive:inst\|read_data\[7\] SDA clk 0.880 ns register " "Info: th for register \"i2c_drive:inst\|read_data\[7\]\" (data pin = \"SDA\", clock pin = \"clk\") is 0.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.505 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.455 ns) + CELL(0.918 ns) 6.505 ns i2c_drive:inst\|read_data\[7\] 2 REG LC_X4_Y4_N9 9 " "Info: 2: + IC(4.455 ns) + CELL(0.918 ns) = 6.505 ns; Loc. = LC_X4_Y4_N9; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.373 ns" { clk i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.51 % ) " "Info: Total cell delay = 2.050 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.455 ns ( 68.49 % ) " "Info: Total interconnect delay = 4.455 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[7] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.846 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDA 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDA~0 2 COMB IOC_X8_Y4_N2 8 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N2; Fanout = 8; COMB Node = 'SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDA SDA~0 } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.123 ns) + CELL(0.591 ns) 5.846 ns i2c_drive:inst\|read_data\[7\] 3 REG LC_X4_Y4_N9 9 " "Info: 3: + IC(4.123 ns) + CELL(0.591 ns) = 5.846 ns; Loc. = LC_X4_Y4_N9; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { SDA~0 i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 29.47 % ) " "Info: Total cell delay = 1.723 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 70.53 % ) " "Info: Total interconnect delay = 4.123 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { SDA SDA~0 i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[7] {} } { 0.000ns 0.000ns 4.123ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { clk i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[7] {} } { 0.000ns 0.000ns 4.455ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { SDA SDA~0 i2c_drive:inst|read_data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[7] {} } { 0.000ns 0.000ns 4.123ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:27:15 2011 " "Info: Processing ended: Sun Nov 06 22:27:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Info: Quartus II Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
