<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="mipsfpga_test2_util_vector_logic_0_0_synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1528451288">
  <File Type="RDS-DCP" Name="mipsfpga_test2_util_vector_logic_0_0.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/mipsfpga_test2_util_vector_logic_0_0_synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL-PB" Name="mipsfpga_test2_util_vector_logic_0_0_utilization_synth.pb"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/mipsfpga_test2_util_vector_logic_0_0_synth_1/sources.xml"/>
  <File Type="RDS-PROPCONSTRS" Name="mipsfpga_test2_util_vector_logic_0_0_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="mipsfpga_test2_util_vector_logic_0_0.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/mipsfpga_test2_util_vector_logic_0_0_synth_1/mipsfpga_test2_util_vector_logic_0_0_synth_1.psg"/>
  <File Type="RDS-RDS" Name="mipsfpga_test2_util_vector_logic_0_0.vds"/>
  <File Type="RDS-UTIL" Name="mipsfpga_test2_util_vector_logic_0_0_utilization_synth.rpt"/>
  <File Type="VDS-TIMINGSUMMARY" Name="mipsfpga_test2_util_vector_logic_0_0_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="mipsfpga_test2_util_vector_logic_0_0_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_vector_logic_0_0">
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_util_vector_logic_0_0/mipsfpga_test2_util_vector_logic_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mipsfpga_test2_util_vector_logic_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mipsfpga_test2_util_vector_logic_0_0">
    <File Path="$PSRCDIR/sources_1/bd/mipsfpga_test2/ip/mipsfpga_test2_util_vector_logic_0_0/mipsfpga_test2_util_vector_logic_0_0.xci">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="mipsfpga_test2_util_vector_logic_0_0"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
