<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>System Architect Developer Center</title>

    <link rel="stylesheet" href="/css/dk_PCI_express_IP_support_center.css">
    <link rel="stylesheet" href="/css/dk_nav_header.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

<!-- --------------------------------------------------------------------- -->
<section>
    <nav class="mb_sub_nv">
        <div class="mv_breadcrumb">
            <ol class="mv_spark_breadcrumb_items">
                <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                <li><a href="">FPGA Product Support</a></li>
                <li><a href="">FPGA Support Resources</a></li>
                <li><p class="mb-0">System Architect Developer Support Center</p></li>
            </ol>
        </div>
    </nav>
</section>
<!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">System Architect Developer Center</h1>
            <p style="color: #fff;">FPGAs are used across a broad range of systems. The System Architect Developer Center provides you with information on how Intel® FPGAs can add value to your system design.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#dk_design_considerations" class="text-dark text-decoration-none py-4 d-block">
                            1. Design Considerations		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_learning_res_pererequisites" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Learning Resources and Prerequisites		
                        </a>
                    </li>
                    <li>
                        <a href="#dk_add_support_res" class="text-dark text-decoration-none py-4 d-block">
                            3. Additional Support Resources	
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------- 1. Design Considerations ------------------------------>
    <section id="dk_design_considerations">
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Design Considerations</h2>
                <p><b>Applications for Intel® FPGAs<br>
                </b><br>
               Intel® FPGAs are a critical element in many emerging technologies<b>.</b></p>
               <p class="mb-0">Select the links below to see how Intel® FPGA technology is shaping the future.</p>
               <ul>
                <li><a class="b_special_a1" href="">Video broadcast over IP and Pro A/V solutions</a></li>
                <li><a class="b_special_a1" href="">Data center FPGAs for storage technology</a></li>
                <li><a class="b_special_a1" href="">FPGA industry solution webcasts and videos</a></li>
                <li><a class="b_special_a1" href="">IoT (internet of things) SoC and FPGA solutions</a></li>
                <li><a class="b_special_a1" href="">Machine vision FPGA computer vision</a></li>
                <li><a class="b_special_a1" href="">FPGA medical - FPGAs in healthcare</a></li>
                <li><a class="b_special_a1" href="">Smart grid FPGA for energy applications</a></li>
                <li><a class="b_special_a1" href="">Military FPGA - defense grade FPGAs</a></li>
                </ul>
                <p class="mb-0">For more information on applications for Intel® FPGAs visit our applications page.</p>
                <p class="mb-0">Visit our solutions page for easy-to-use, world-class solutions that can be integrated seamlessly into your design.</p>
                <ul>
                    <li><a class="b_special_a1" href="">Intel® FPGA industry applications</a></li>
                </ul>

                <h3 style="padding: 1rem 0rem; font-weight: 350;">Intel® FPGA Products</h3>

                <p class="description"> Explore Intel® FPGA products and capabilities as well as our extensive suite of intellectual property (IP) cores. </p>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Topic</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Overview</a></p></td>
                            <td><p>Intel® FPGAs offer a wide variety of configurable embedded SRAM, high-speed transceivers, high-speed I/Os, logic blocks, and routing. Built-in IP combined with outstanding software tools lower FPGA development time, power, and cost.</p>
                        <ul>
                            <li><a class="b_special_a1" href="">Intel Agilex® series</a>:&nbsp;Learn more about the new Intel® Agilex™ FPGA portfolio, expanded to offer four tiers of application-optimized products.</li>
                            <li><a class="b_special_a1" href="">Intel® Stratix® series</a>: The Intel&nbsp;Stratix&nbsp;device family enables you to deliver high-performance, state-of-the-art products to market faster with lower risk and higher productivity.</li>
                            <li><a class="b_special_a1" href="">Intel® Arria® series</a>:&nbsp;The Intel Arria device family delivers optimal performance and power efficiency in the midrange.</li>
                            <li><a class="b_special_a1" href="">Intel® Cyclone® series</a>:&nbsp;The Intel Cyclone&nbsp;device family&nbsp;is built to meet your low-power, cost-sensitive design needs&nbsp;that&nbsp;enables you to get to market faster.</li>
                            <li><a class="b_special_a1" href="">Intel®&nbsp;MAX® series</a>: The&nbsp;Intel MAX device&nbsp;family&nbsp;revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor programmable logic device.</li>
                            <li><a class="b_special_a1" href="">Configuration devices</a>:&nbsp;Intel® FPGA configuration devices are the ideal complement to our FPGAs.</li></ul></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Intel® SoC FPGAs</a></p></td>
                            <td><p>Intel SoC FPGAs integrate an ARM*-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. It combines the performance and power savings of hard IP with the flexibility of programmable logic.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Intellectual Property Overview</a></p></td>
                            <td><p>The Intel® FPGA IP portfolio includes a unique combination of soft and hardened IP cores along with reference designs to complement your application’s performance and IP strategies. On top of that, our straightforward selection of&nbsp;<a class="b_special_a1" href="">development kits</a>&nbsp;give you the flexibility to test multiple types of platforms using a single board.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Intellectual Property Selector</a></p></td>
                            <td><p>This website allows you&nbsp;to select and sort IP by technology, provider, and&nbsp;end market.</p></td>
                        </tr>
                        </tbody>
                </table>

                <h3 style="padding: 1rem 0rem; font-weight: 300;">Power Products</h3>

                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Topic</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Power Resource Center</a></p></td>
                            <td><p>Combining Intel®&nbsp;FPGAs and SoCs with Intel® Enpirion®&nbsp;power products enables optimized solutions with:</p>
                         <ul>
                             <li>Validated reference designs and development kits:&nbsp;Faster time to market while lowering risk and minimizing costly, time-consuming board spins</li>
                             <li>Higher system efficiency:&nbsp;Lower power consumption and less heat</li>
                             <li>A highly integrated and more power dense footprint:&nbsp;Advanced functionality in a small solution size</li>
                             <li>Fewer components and a single supplier:&nbsp;Increase system reliability, lower cost, and streamline manufacturing</li>
                             <li>Easy-to-use planning and design tools:&nbsp;Spend less time and frustration on design, more time on your core IP</li>
                        </ul>
                        </td>
                        </tr>
                        </tbody>
                </table>

            </div>
        </div>
    </section>
    <!-- ------------------ 2. Learning Resources and Prerequisites  ------------------->

    <section id="dk_learning_res_pererequisites">
        <div style="padding: 1rem 0rem 2rem;">
            <div class="container">
                <h2 style="font-weight: 350; padding-bottom: 1.5rem;">2. Learning Resources and Prerequisites</h2>
                <p><b>Design Flow<br>
                    <br>
                    </b>This figure shows the typical design flow using an Intel® FPGA or SoC FPGA device. For more detailed explanation of each step, refer to the <a class="b_special_a1" href="">AN 597 Getting Started Flow for Board Designs</a>.</p>
            </div>
        </div>
    </section>

    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/darshit_image/board-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
                <p class="mt-3"><b>Foundational Learning Resources</b></p>
                
                <table class="mv_product_table w-100 mb-4">
                    <thead>
                        <tr>
                            <th>
                                <p class="mb-2">Topic</p>
                            </th>
                            <th>
                                <p class="mb-2">Description</p>
                            </th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="data" data-category-id="">
                            <td height="19" width="362"><a class="b_special_a1" href="">Intel® FPGA Basics and Getting Started</a></td>
                            <td><p>FPGA is an acronym for&nbsp;<b><u>F</u></b>ield&nbsp;<b><u>P</u></b>rogrammable&nbsp;<b><u>G</u></b>ate&nbsp;<b><u>A</u></b>rray. It is a semiconductor IC where a large majority of the electrical functionality inside the device can be changed.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Download and Installation Support Resources</a></p></td>
                            <td><p>You have several options for software download, software updates, and additional device support. The option you choose depends on your download speed, design requirements, and installation methods.</p></td>
                        </tr>
                        <tr class="data" data-category-id="">
                            <td><p><a class="b_special_a1" href="">Technical Training</a></p></td>
                            <td><p>Intel® FPGA Technical Training offers training to help you sharpen your competitive edge. Take advantage of the interactivity of one of our instructor-led/virtual classroom courses, or the flexibility and convenience of an online course today.</p></td>
                        </tr>
                        </tbody>
                </table>

            </div>
        </div>
    </section>


    <!-- -----------------------------  3. Additional Support Resources  -------------------- -->

    <section id="dk_add_support_res">
            <div class="container">
                <h2 style="font-weight: 350;">3. Additional Support Resources</h2>
                <p><b>Intel® FPGA Community</b><br>
                    <br>
                    <a class="b_special_a1" href="">Intel® FPGA Community</a> is a community website that enables collaboration between different users of Intel® FPGA products. Check the "Embedded Design Suite (EDS)" and "SoC Discussion" sections. Use the search engine to find relevant material. You are also encouraged to update and contribute.<br>
                </p>
            </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- ------------------  Explore Other Developer Centers   ------------------->

    <section>
        <div style="padding: 1rem 0rem 1.5rem;">
            <div class="container">
                <h3 style="font-weight: 300; padding-bottom: 1.5rem;">Explore Other Developer Centers</h3>
                <p class="mb-0">For other design guidelines, visit the following Developer Centers:</p>
                <ul>
                    <li><b><a class="b_special_a1" href="" title="Board Developer Center">Board Developer Center</a></b> - Contains detailed guidelines and considerations for high-speed PCB designs with Altera® FPGAs and SoC FPGAs.<br>
                    </li>
                    <li><b><a class="b_special_a1" href="" title="Embedded Software Developer Center">Embedded Software Developer Center</a></b> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><b><a class="b_special_a1" href="" title="FPGA Developer Center">FPGA Developer Center</a></b> - Contains resources to complete your Altera® FPGA design.</li>
                </ul>
            </div>
        </div>
    </section>

    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Use the 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content dk_Cyclone_fmc">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/darshit_image/board-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ----------------------------------------------------------------------------- -->

    </body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>