Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Mar 19 16:26:41 2025
| Host         : DESKTOP-TRNDI3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FSM_timing_summary_routed.rpt -pb FSM_timing_summary_routed.pb -rpx FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (45)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cancel (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_current_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_current_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_current_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   49          inf        0.000                      0                   49           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 deno_10
                            (input port)
  Destination:            over_flag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.036ns  (logic 1.415ns (28.105%)  route 3.621ns (71.895%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  deno_10 (IN)
                         net (fo=0)                   0.000     0.000    deno_10
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  deno_10_IBUF_inst/O
                         net (fo=5, routed)           1.676     2.461    deno_10_IBUF
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.053     2.514 r  sum_money_r_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     2.514    sum_money_r_reg[3]_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     2.893 r  sum_money_r_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.612     3.505    in8[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.142     3.647 r  over_flag_reg_i_2/O
                         net (fo=1, routed)           0.568     4.215    over_flag_reg_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I1_O)        0.056     4.271 r  over_flag_reg_i_1/O
                         net (fo=1, routed)           0.765     5.036    over_flag__0
    SLICE_X0Y14          LDCE                                         r  over_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 end_trans_r_reg/G
                            (positive level-sensitive latch)
  Destination:            end_trans
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.574ns  (logic 2.832ns (61.922%)  route 1.742ns (38.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  end_trans_r_reg/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  end_trans_r_reg/Q
                         net (fo=1, routed)           1.742     2.091    end_trans_OBUF
    N21                  OBUF (Prop_obuf_I_O)         2.483     4.574 r  end_trans_OBUF_inst/O
                         net (fo=0)                   0.000     4.574    end_trans
    N21                                                               r  end_trans (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 2.807ns (64.061%)  route 1.575ns (35.939%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  sum_money_r_reg[6]/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[6]/Q
                         net (fo=4, routed)           1.575     1.924    sum_money_OBUF[6]
    R21                  OBUF (Prop_obuf_I_O)         2.458     4.381 r  sum_money_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.381    sum_money[6]
    R21                                                               r  sum_money[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 2.806ns (64.049%)  route 1.575ns (35.951%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          LDCE                         0.000     0.000 r  sum_money_r_reg[5]/G
    SLICE_X1Y12          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[5]/Q
                         net (fo=4, routed)           1.575     1.924    sum_money_OBUF[5]
    P21                  OBUF (Prop_obuf_I_O)         2.457     4.381 r  sum_money_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.381    sum_money[5]
    P21                                                               r  sum_money[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 2.858ns (65.318%)  route 1.518ns (34.682%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          LDCE                         0.000     0.000 r  sum_money_r_reg[2]/G
    SLICE_X2Y13          LDCE (EnToQ_ldce_G_Q)        0.389     0.389 r  sum_money_r_reg[2]/Q
                         net (fo=5, routed)           1.518     1.907    sum_money_OBUF[2]
    T24                  OBUF (Prop_obuf_I_O)         2.469     4.376 r  sum_money_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.376    sum_money[2]
    T24                                                               r  sum_money[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 2.820ns (64.753%)  route 1.535ns (35.247%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  sum_money_r_reg[4]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[4]/Q
                         net (fo=5, routed)           1.535     1.884    sum_money_OBUF[4]
    R22                  OBUF (Prop_obuf_I_O)         2.471     4.355 r  sum_money_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.355    sum_money[4]
    R22                                                               r  sum_money[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.317ns  (logic 2.830ns (65.564%)  route 1.486ns (34.436%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          LDCE                         0.000     0.000 r  sum_money_r_reg[7]/G
    SLICE_X1Y14          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[7]/Q
                         net (fo=4, routed)           1.486     1.835    sum_money_OBUF[7]
    N22                  OBUF (Prop_obuf_I_O)         2.481     4.317 r  sum_money_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.317    sum_money[7]
    N22                                                               r  sum_money[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 price_r_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            price[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.264ns  (logic 2.790ns (65.426%)  route 1.474ns (34.574%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          LDCE                         0.000     0.000 r  price_r_reg[4]/G
    SLICE_X1Y10          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  price_r_reg[4]/Q
                         net (fo=3, routed)           1.474     1.823    price_OBUF[4]
    U19                  OBUF (Prop_obuf_I_O)         2.441     4.264 r  price_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.264    price[4]
    U19                                                               r  price[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.262ns  (logic 2.818ns (66.133%)  route 1.443ns (33.867%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  sum_money_r_reg[3]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[3]/Q
                         net (fo=5, routed)           1.443     1.792    sum_money_OBUF[3]
    R23                  OBUF (Prop_obuf_I_O)         2.469     4.262 r  sum_money_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.262    sum_money[3]
    R23                                                               r  sum_money[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_money_r_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sum_money[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.247ns  (logic 2.821ns (66.421%)  route 1.426ns (33.579%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          LDCE                         0.000     0.000 r  sum_money_r_reg[1]/G
    SLICE_X1Y13          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  sum_money_r_reg[1]/Q
                         net (fo=5, routed)           1.426     1.775    sum_money_OBUF[1]
    T25                  OBUF (Prop_obuf_I_O)         2.472     4.247 r  sum_money_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.247    sum_money[1]
    T25                                                               r  sum_money[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.155ns (59.266%)  route 0.107ns (40.734%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.107     0.198    FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.064     0.262 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.262    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.191%)  route 0.143ns (52.809%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.143     0.243    FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.028     0.271 r  FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.271    FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.705%)  route 0.194ns (60.295%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[5]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.194     0.294    FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.028     0.322 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y10          FDPE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.128ns (38.851%)  route 0.201ns (61.149%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.201     0.301    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.028     0.329 r  FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.329    FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.128ns (32.866%)  route 0.261ns (67.134%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[5]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.261     0.361    FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.028     0.389 r  FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y10          FDCE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_money_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.131ns (31.609%)  route 0.283ns (68.391%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.283     0.383    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.031     0.414 r  sum_money_r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.414    sum_money_r[5]
    SLICE_X1Y12          LDCE                                         r  sum_money_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            end_trans_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.130ns (30.792%)  route 0.292ns (69.208%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]/C
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.143     0.243    FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.030     0.273 r  end_trans_r_reg_i_1/O
                         net (fo=1, routed)           0.149     0.422    end_trans_r_reg_i_1_n_0
    SLICE_X0Y9           LDCE                                         r  end_trans_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_money_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.130ns (29.931%)  route 0.304ns (70.069%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.201     0.301    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.030     0.331 r  sum_money_r_reg[6]_i_1/O
                         net (fo=1, routed)           0.103     0.434    sum_money_r[6]
    SLICE_X0Y12          LDCE                                         r  sum_money_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_money_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.128ns (27.940%)  route 0.330ns (72.060%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.330     0.430    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.028     0.458 r  sum_money_r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.458    sum_money_r[3]
    SLICE_X1Y13          LDCE                                         r  sum_money_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_money_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.128ns (27.879%)  route 0.331ns (72.121%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE                         0.000     0.000 r  FSM_onehot_current_state_reg[2]/C
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_current_state_reg[2]/Q
                         net (fo=13, routed)          0.331     0.431    FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.028     0.459 r  sum_money_r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.459    sum_money_r[1]
    SLICE_X1Y13          LDCE                                         r  sum_money_r_reg[1]/D
  -------------------------------------------------------------------    -------------------





