
stm32world_i2c_itg3200.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  08005a88  08005a88  00006a88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f08  08005f08  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005f08  08005f08  00006f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f10  08005f10  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f10  08005f10  00006f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f14  08005f14  00006f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005f18  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000071d4  2**0
                  CONTENTS
 10 .bss          00000214  200001d4  200001d4  000071d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200003e8  200003e8  000071d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dced  00000000  00000000  00007204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c2e  00000000  00000000  00014ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000683b  00000000  00000000  00016b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000009c8  00000000  00000000  0001d360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000794  00000000  00000000  0001dd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001f896  00000000  00000000  0001e4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010c9c  00000000  00000000  0003dd52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000bc077  00000000  00000000  0004e9ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0010aa65  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002c4c  00000000  00000000  0010aaa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005c  00000000  00000000  0010d6f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005a6c 	.word	0x08005a6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08005a6c 	.word	0x08005a6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000f38:	b084      	sub	sp, #16
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	9201      	str	r2, [sp, #4]
 8000f3e:	4b10      	ldr	r3, [pc, #64]	@ (8000f80 <MX_GPIO_Init+0x48>)
 8000f40:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f42:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8000f46:	6319      	str	r1, [r3, #48]	@ 0x30
 8000f48:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f4a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8000f4e:	9101      	str	r1, [sp, #4]
 8000f50:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f52:	9202      	str	r2, [sp, #8]
 8000f54:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f56:	f041 0102 	orr.w	r1, r1, #2
 8000f5a:	6319      	str	r1, [r3, #48]	@ 0x30
 8000f5c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f5e:	f001 0102 	and.w	r1, r1, #2
 8000f62:	9102      	str	r1, [sp, #8]
 8000f64:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f66:	9203      	str	r2, [sp, #12]
 8000f68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f6a:	f042 0201 	orr.w	r2, r2, #1
 8000f6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	9303      	str	r3, [sp, #12]
 8000f78:	9b03      	ldr	r3, [sp, #12]

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800

08000f84 <_write>:
    if (fd == 1 || fd == 2) {
 8000f84:	3801      	subs	r0, #1
 8000f86:	2801      	cmp	r0, #1
 8000f88:	d80a      	bhi.n	8000fa0 <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 8000f8a:	b510      	push	{r4, lr}
 8000f8c:	4614      	mov	r4, r2
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000f8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f92:	b292      	uxth	r2, r2
 8000f94:	4805      	ldr	r0, [pc, #20]	@ (8000fac <_write+0x28>)
 8000f96:	f001 feac 	bl	8002cf2 <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 8000f9a:	b920      	cbnz	r0, 8000fa6 <_write+0x22>
            return len;
 8000f9c:	4620      	mov	r0, r4
}
 8000f9e:	bd10      	pop	{r4, pc}
    return -1;
 8000fa0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8000fa4:	4770      	bx	lr
            return -1;
 8000fa6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000faa:	e7f8      	b.n	8000f9e <_write+0x1a>
 8000fac:	200001f8 	.word	0x200001f8

08000fb0 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb0:	b672      	cpsid	i
void Error_Handler(void)
{
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <Error_Handler+0x2>

08000fb4 <MX_USART1_UART_Init>:
{
 8000fb4:	b508      	push	{r3, lr}
    huart1.Instance = USART1;
 8000fb6:	480a      	ldr	r0, [pc, #40]	@ (8000fe0 <MX_USART1_UART_Init+0x2c>)
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe4 <MX_USART1_UART_Init+0x30>)
 8000fba:	6003      	str	r3, [r0, #0]
    huart1.Init.BaudRate = 921600;
 8000fbc:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 8000fc0:	6043      	str	r3, [r0, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	6083      	str	r3, [r0, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8000fc6:	60c3      	str	r3, [r0, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8000fc8:	6103      	str	r3, [r0, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8000fca:	220c      	movs	r2, #12
 8000fcc:	6142      	str	r2, [r0, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	6183      	str	r3, [r0, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd0:	61c3      	str	r3, [r0, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fd2:	f001 fe5e 	bl	8002c92 <HAL_UART_Init>
 8000fd6:	b900      	cbnz	r0, 8000fda <MX_USART1_UART_Init+0x26>
}
 8000fd8:	bd08      	pop	{r3, pc}
        Error_Handler();
 8000fda:	f7ff ffe9 	bl	8000fb0 <Error_Handler>
 8000fde:	bf00      	nop
 8000fe0:	200001f8 	.word	0x200001f8
 8000fe4:	40011000 	.word	0x40011000

08000fe8 <MX_I2C2_Init>:
{
 8000fe8:	b508      	push	{r3, lr}
    hi2c2.Instance = I2C2;
 8000fea:	480a      	ldr	r0, [pc, #40]	@ (8001014 <MX_I2C2_Init+0x2c>)
 8000fec:	4b0a      	ldr	r3, [pc, #40]	@ (8001018 <MX_I2C2_Init+0x30>)
 8000fee:	6003      	str	r3, [r0, #0]
    hi2c2.Init.ClockSpeed = 400000;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <MX_I2C2_Init+0x34>)
 8000ff2:	6043      	str	r3, [r0, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	6083      	str	r3, [r0, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8000ff8:	60c3      	str	r3, [r0, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ffa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ffe:	6102      	str	r2, [r0, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001000:	6143      	str	r3, [r0, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8001002:	6183      	str	r3, [r0, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001004:	61c3      	str	r3, [r0, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001006:	6203      	str	r3, [r0, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001008:	f000 fe2e 	bl	8001c68 <HAL_I2C_Init>
 800100c:	b900      	cbnz	r0, 8001010 <MX_I2C2_Init+0x28>
}
 800100e:	bd08      	pop	{r3, pc}
        Error_Handler();
 8001010:	f7ff ffce 	bl	8000fb0 <Error_Handler>
 8001014:	20000240 	.word	0x20000240
 8001018:	40005800 	.word	0x40005800
 800101c:	00061a80 	.word	0x00061a80

08001020 <SystemClock_Config>:
{
 8001020:	b500      	push	{lr}
 8001022:	b095      	sub	sp, #84	@ 0x54
    RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001024:	2230      	movs	r2, #48	@ 0x30
 8001026:	2100      	movs	r1, #0
 8001028:	a808      	add	r0, sp, #32
 800102a:	f002 fe5b 	bl	8003ce4 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800102e:	2300      	movs	r3, #0
 8001030:	9303      	str	r3, [sp, #12]
 8001032:	9304      	str	r3, [sp, #16]
 8001034:	9305      	str	r3, [sp, #20]
 8001036:	9306      	str	r3, [sp, #24]
 8001038:	9307      	str	r3, [sp, #28]
    __HAL_RCC_PWR_CLK_ENABLE();
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	4a20      	ldr	r2, [pc, #128]	@ (80010c0 <SystemClock_Config+0xa0>)
 800103e:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001040:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8001044:	6411      	str	r1, [r2, #64]	@ 0x40
 8001046:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001048:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800104c:	9201      	str	r2, [sp, #4]
 800104e:	9a01      	ldr	r2, [sp, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <SystemClock_Config+0xa4>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001062:	9302      	str	r3, [sp, #8]
 8001064:	9b02      	ldr	r3, [sp, #8]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001066:	2301      	movs	r3, #1
 8001068:	9308      	str	r3, [sp, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800106e:	9309      	str	r3, [sp, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001070:	2302      	movs	r3, #2
 8001072:	930e      	str	r3, [sp, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001074:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001078:	920f      	str	r2, [sp, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 8;
 800107a:	2208      	movs	r2, #8
 800107c:	9210      	str	r2, [sp, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 168;
 800107e:	22a8      	movs	r2, #168	@ 0xa8
 8001080:	9211      	str	r2, [sp, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001082:	9312      	str	r3, [sp, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8001084:	2304      	movs	r3, #4
 8001086:	9313      	str	r3, [sp, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	a808      	add	r0, sp, #32
 800108a:	f001 f9cf 	bl	800242c <HAL_RCC_OscConfig>
 800108e:	b998      	cbnz	r0, 80010b8 <SystemClock_Config+0x98>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001090:	230f      	movs	r3, #15
 8001092:	9303      	str	r3, [sp, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001094:	2302      	movs	r3, #2
 8001096:	9304      	str	r3, [sp, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001098:	2300      	movs	r3, #0
 800109a:	9305      	str	r3, [sp, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800109c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010a0:	9306      	str	r3, [sp, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010a6:	9307      	str	r3, [sp, #28]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010a8:	2105      	movs	r1, #5
 80010aa:	a803      	add	r0, sp, #12
 80010ac:	f001 fc22 	bl	80028f4 <HAL_RCC_ClockConfig>
 80010b0:	b920      	cbnz	r0, 80010bc <SystemClock_Config+0x9c>
}
 80010b2:	b015      	add	sp, #84	@ 0x54
 80010b4:	f85d fb04 	ldr.w	pc, [sp], #4
        Error_Handler();
 80010b8:	f7ff ff7a 	bl	8000fb0 <Error_Handler>
        Error_Handler();
 80010bc:	f7ff ff78 	bl	8000fb0 <Error_Handler>
 80010c0:	40023800 	.word	0x40023800
 80010c4:	40007000 	.word	0x40007000

080010c8 <main>:
{
 80010c8:	b570      	push	{r4, r5, r6, lr}
 80010ca:	b08c      	sub	sp, #48	@ 0x30
    HAL_Init();
 80010cc:	f000 f9ce 	bl	800146c <HAL_Init>
    SystemClock_Config();
 80010d0:	f7ff ffa6 	bl	8001020 <SystemClock_Config>
    MX_GPIO_Init();
 80010d4:	f7ff ff30 	bl	8000f38 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 80010d8:	f7ff ff6c 	bl	8000fb4 <MX_USART1_UART_Init>
    MX_I2C2_Init();
 80010dc:	f7ff ff84 	bl	8000fe8 <MX_I2C2_Init>
    printf("\n\n\n--------\nStarting\n");
 80010e0:	4835      	ldr	r0, [pc, #212]	@ (80011b8 <main+0xf0>)
 80010e2:	f002 fd1f 	bl	8003b24 <puts>
    printf("Scan i2c2\n");
 80010e6:	4835      	ldr	r0, [pc, #212]	@ (80011bc <main+0xf4>)
 80010e8:	f002 fd1c 	bl	8003b24 <puts>
    for (uint8_t i = 0; i < 128; i++) {
 80010ec:	2400      	movs	r4, #0
 80010ee:	e005      	b.n	80010fc <main+0x34>
            printf("-- ");
 80010f0:	4833      	ldr	r0, [pc, #204]	@ (80011c0 <main+0xf8>)
 80010f2:	f002 fca7 	bl	8003a44 <iprintf>
 80010f6:	e010      	b.n	800111a <main+0x52>
    for (uint8_t i = 0; i < 128; i++) {
 80010f8:	3401      	adds	r4, #1
 80010fa:	b2e4      	uxtb	r4, r4
 80010fc:	f014 0f80 	tst.w	r4, #128	@ 0x80
 8001100:	d115      	bne.n	800112e <main+0x66>
        if (HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t) (i << 1), 3, 5) == HAL_OK) {
 8001102:	2305      	movs	r3, #5
 8001104:	2203      	movs	r2, #3
 8001106:	0061      	lsls	r1, r4, #1
 8001108:	482e      	ldr	r0, [pc, #184]	@ (80011c4 <main+0xfc>)
 800110a:	f001 f8c5 	bl	8002298 <HAL_I2C_IsDeviceReady>
 800110e:	2800      	cmp	r0, #0
 8001110:	d1ee      	bne.n	80010f0 <main+0x28>
            printf("%2x ", i);
 8001112:	4621      	mov	r1, r4
 8001114:	482c      	ldr	r0, [pc, #176]	@ (80011c8 <main+0x100>)
 8001116:	f002 fc95 	bl	8003a44 <iprintf>
        if (i > 0 && (i + 1) % 16 == 0)
 800111a:	2c00      	cmp	r4, #0
 800111c:	d0ec      	beq.n	80010f8 <main+0x30>
 800111e:	1c63      	adds	r3, r4, #1
 8001120:	f013 0f0f 	tst.w	r3, #15
 8001124:	d1e8      	bne.n	80010f8 <main+0x30>
            printf("\n");
 8001126:	200a      	movs	r0, #10
 8001128:	f002 fc9e 	bl	8003a68 <putchar>
 800112c:	e7e4      	b.n	80010f8 <main+0x30>
    printf("\n");
 800112e:	200a      	movs	r0, #10
 8001130:	f002 fc9a 	bl	8003a68 <putchar>
    printf("Initialising ITG3200\n");
 8001134:	4825      	ldr	r0, [pc, #148]	@ (80011cc <main+0x104>)
 8001136:	f002 fcf5 	bl	8003b24 <puts>
    if (itg3200_init(&itg, &hi2c2, ITG3200_DEFAULT_ADDR) != ITG3200_OK) {
 800113a:	2268      	movs	r2, #104	@ 0x68
 800113c:	4921      	ldr	r1, [pc, #132]	@ (80011c4 <main+0xfc>)
 800113e:	4824      	ldr	r0, [pc, #144]	@ (80011d0 <main+0x108>)
 8001140:	f001 fe90 	bl	8002e64 <itg3200_init>
 8001144:	b918      	cbnz	r0, 800114e <main+0x86>
    for (uint8_t i = 0; i < 128; i++) {
 8001146:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800114a:	2400      	movs	r4, #0
 800114c:	e02f      	b.n	80011ae <main+0xe6>
        printf("Error\n");
 800114e:	4821      	ldr	r0, [pc, #132]	@ (80011d4 <main+0x10c>)
 8001150:	f002 fce8 	bl	8003b24 <puts>
 8001154:	e7f7      	b.n	8001146 <main+0x7e>
            itg3200_get_temp(&itg, &temperature);
 8001156:	4e1e      	ldr	r6, [pc, #120]	@ (80011d0 <main+0x108>)
 8001158:	a908      	add	r1, sp, #32
 800115a:	4630      	mov	r0, r6
 800115c:	f001 fee8 	bl	8002f30 <itg3200_get_temp>
            itg3200_get_rot(&itg, &x, &y, &z);
 8001160:	ab0b      	add	r3, sp, #44	@ 0x2c
 8001162:	aa0a      	add	r2, sp, #40	@ 0x28
 8001164:	a909      	add	r1, sp, #36	@ 0x24
 8001166:	4630      	mov	r0, r6
 8001168:	f001 ff12 	bl	8002f90 <itg3200_get_rot>
            printf("Tick %lu (loop = %lu temp = %0.2f x = %0.2f y = %0.2f z = %0.2f)\n", now / 1000, loop_cnt, temperature, x, y, z);
 800116c:	4e1a      	ldr	r6, [pc, #104]	@ (80011d8 <main+0x110>)
 800116e:	fba6 3605 	umull	r3, r6, r6, r5
 8001172:	09b6      	lsrs	r6, r6, #6
 8001174:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8001176:	f7ff f9e7 	bl	8000548 <__aeabi_f2d>
 800117a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800117e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001180:	f7ff f9e2 	bl	8000548 <__aeabi_f2d>
 8001184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001188:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800118a:	f7ff f9dd 	bl	8000548 <__aeabi_f2d>
 800118e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001192:	9808      	ldr	r0, [sp, #32]
 8001194:	f7ff f9d8 	bl	8000548 <__aeabi_f2d>
 8001198:	e9cd 0100 	strd	r0, r1, [sp]
 800119c:	4622      	mov	r2, r4
 800119e:	4631      	mov	r1, r6
 80011a0:	480e      	ldr	r0, [pc, #56]	@ (80011dc <main+0x114>)
 80011a2:	f002 fc4f 	bl	8003a44 <iprintf>
            next_tick = now + 1000;
 80011a6:	f505 727a 	add.w	r2, r5, #1000	@ 0x3e8
            loop_cnt = 0;
 80011aa:	2400      	movs	r4, #0
        ++loop_cnt;
 80011ac:	3401      	adds	r4, #1
        now = uwTick;
 80011ae:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <main+0x118>)
 80011b0:	681d      	ldr	r5, [r3, #0]
        if (now >= next_tick) {
 80011b2:	42aa      	cmp	r2, r5
 80011b4:	d8fa      	bhi.n	80011ac <main+0xe4>
 80011b6:	e7ce      	b.n	8001156 <main+0x8e>
 80011b8:	08005a88 	.word	0x08005a88
 80011bc:	08005aa0 	.word	0x08005aa0
 80011c0:	08005ab4 	.word	0x08005ab4
 80011c4:	20000240 	.word	0x20000240
 80011c8:	08005aac 	.word	0x08005aac
 80011cc:	08005ab8 	.word	0x08005ab8
 80011d0:	200001f0 	.word	0x200001f0
 80011d4:	08005ad0 	.word	0x08005ad0
 80011d8:	10624dd3 	.word	0x10624dd3
 80011dc:	08005ad8 	.word	0x08005ad8
 80011e0:	20000298 	.word	0x20000298

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e6:	2100      	movs	r1, #0
 80011e8:	9100      	str	r1, [sp, #0]
 80011ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001218 <HAL_MspInit+0x34>)
 80011ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011f2:	645a      	str	r2, [r3, #68]	@ 0x44
 80011f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011f6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80011fa:	9200      	str	r2, [sp, #0]
 80011fc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	9101      	str	r1, [sp, #4]
 8001200:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001202:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001206:	641a      	str	r2, [r3, #64]	@ 0x40
 8001208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001212:	b002      	add	sp, #8
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800

0800121c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800121c:	b530      	push	{r4, r5, lr}
 800121e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	2300      	movs	r3, #0
 8001222:	9303      	str	r3, [sp, #12]
 8001224:	9304      	str	r3, [sp, #16]
 8001226:	9305      	str	r3, [sp, #20]
 8001228:	9306      	str	r3, [sp, #24]
 800122a:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C2)
 800122c:	6802      	ldr	r2, [r0, #0]
 800122e:	4b14      	ldr	r3, [pc, #80]	@ (8001280 <HAL_I2C_MspInit+0x64>)
 8001230:	429a      	cmp	r2, r3
 8001232:	d001      	beq.n	8001238 <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001234:	b009      	add	sp, #36	@ 0x24
 8001236:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001238:	2500      	movs	r5, #0
 800123a:	9501      	str	r5, [sp, #4]
 800123c:	4c11      	ldr	r4, [pc, #68]	@ (8001284 <HAL_I2C_MspInit+0x68>)
 800123e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	6323      	str	r3, [r4, #48]	@ 0x30
 8001246:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	9301      	str	r3, [sp, #4]
 800124e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001250:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001254:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001256:	2312      	movs	r3, #18
 8001258:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125a:	2303      	movs	r3, #3
 800125c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800125e:	2304      	movs	r3, #4
 8001260:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	a903      	add	r1, sp, #12
 8001264:	4808      	ldr	r0, [pc, #32]	@ (8001288 <HAL_I2C_MspInit+0x6c>)
 8001266:	f000 f9ab 	bl	80015c0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800126a:	9502      	str	r5, [sp, #8]
 800126c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800126e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001272:	6423      	str	r3, [r4, #64]	@ 0x40
 8001274:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	9b02      	ldr	r3, [sp, #8]
}
 800127e:	e7d9      	b.n	8001234 <HAL_I2C_MspInit+0x18>
 8001280:	40005800 	.word	0x40005800
 8001284:	40023800 	.word	0x40023800
 8001288:	40020400 	.word	0x40020400

0800128c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800128c:	b500      	push	{lr}
 800128e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001290:	2300      	movs	r3, #0
 8001292:	9303      	str	r3, [sp, #12]
 8001294:	9304      	str	r3, [sp, #16]
 8001296:	9305      	str	r3, [sp, #20]
 8001298:	9306      	str	r3, [sp, #24]
 800129a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800129c:	6802      	ldr	r2, [r0, #0]
 800129e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80012a2:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d002      	beq.n	80012b0 <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80012aa:	b009      	add	sp, #36	@ 0x24
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80012b0:	2100      	movs	r1, #0
 80012b2:	9101      	str	r1, [sp, #4]
 80012b4:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80012b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012ba:	f042 0210 	orr.w	r2, r2, #16
 80012be:	645a      	str	r2, [r3, #68]	@ 0x44
 80012c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012c2:	f002 0210 	and.w	r2, r2, #16
 80012c6:	9201      	str	r2, [sp, #4]
 80012c8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	9102      	str	r1, [sp, #8]
 80012cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ce:	f042 0201 	orr.w	r2, r2, #1
 80012d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	9302      	str	r3, [sp, #8]
 80012dc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012de:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012ec:	2307      	movs	r3, #7
 80012ee:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	a903      	add	r1, sp, #12
 80012f2:	4802      	ldr	r0, [pc, #8]	@ (80012fc <HAL_UART_MspInit+0x70>)
 80012f4:	f000 f964 	bl	80015c0 <HAL_GPIO_Init>
}
 80012f8:	e7d7      	b.n	80012aa <HAL_UART_MspInit+0x1e>
 80012fa:	bf00      	nop
 80012fc:	40020000 	.word	0x40020000

08001300 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001300:	e7fe      	b.n	8001300 <NMI_Handler>

08001302 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001302:	e7fe      	b.n	8001302 <HardFault_Handler>

08001304 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <MemManage_Handler>

08001306 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001306:	e7fe      	b.n	8001306 <BusFault_Handler>

08001308 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	e7fe      	b.n	8001308 <UsageFault_Handler>

0800130a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130a:	4770      	bx	lr

0800130c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800130c:	4770      	bx	lr

0800130e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130e:	4770      	bx	lr

08001310 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001310:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001312:	f000 f8c5 	bl	80014a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001316:	bd08      	pop	{r3, pc}

08001318 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001318:	2001      	movs	r0, #1
 800131a:	4770      	bx	lr

0800131c <_kill>:

int _kill(int pid, int sig)
{
 800131c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800131e:	f002 fd33 	bl	8003d88 <__errno>
 8001322:	2316      	movs	r3, #22
 8001324:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001326:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800132a:	bd08      	pop	{r3, pc}

0800132c <_exit>:

void _exit (int status)
{
 800132c:	b508      	push	{r3, lr}
  _kill(status, -1);
 800132e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001332:	f7ff fff3 	bl	800131c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001336:	e7fe      	b.n	8001336 <_exit+0xa>

08001338 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001338:	b570      	push	{r4, r5, r6, lr}
 800133a:	460c      	mov	r4, r1
 800133c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133e:	2500      	movs	r5, #0
 8001340:	e006      	b.n	8001350 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001342:	f3af 8000 	nop.w
 8001346:	4621      	mov	r1, r4
 8001348:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800134e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001350:	42b5      	cmp	r5, r6
 8001352:	dbf6      	blt.n	8001342 <_read+0xa>
  }

  return len;
}
 8001354:	4630      	mov	r0, r6
 8001356:	bd70      	pop	{r4, r5, r6, pc}

08001358 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001358:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800135c:	4770      	bx	lr

0800135e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800135e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001362:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001364:	2000      	movs	r0, #0
 8001366:	4770      	bx	lr

08001368 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001368:	2001      	movs	r0, #1
 800136a:	4770      	bx	lr

0800136c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800136c:	2000      	movs	r0, #0
 800136e:	4770      	bx	lr

08001370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001370:	b510      	push	{r4, lr}
 8001372:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001374:	4a0c      	ldr	r2, [pc, #48]	@ (80013a8 <_sbrk+0x38>)
 8001376:	490d      	ldr	r1, [pc, #52]	@ (80013ac <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001378:	480d      	ldr	r0, [pc, #52]	@ (80013b0 <_sbrk+0x40>)
 800137a:	6800      	ldr	r0, [r0, #0]
 800137c:	b140      	cbz	r0, 8001390 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137e:	480c      	ldr	r0, [pc, #48]	@ (80013b0 <_sbrk+0x40>)
 8001380:	6800      	ldr	r0, [r0, #0]
 8001382:	4403      	add	r3, r0
 8001384:	1a52      	subs	r2, r2, r1
 8001386:	4293      	cmp	r3, r2
 8001388:	d806      	bhi.n	8001398 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800138a:	4a09      	ldr	r2, [pc, #36]	@ (80013b0 <_sbrk+0x40>)
 800138c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800138e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001390:	4807      	ldr	r0, [pc, #28]	@ (80013b0 <_sbrk+0x40>)
 8001392:	4c08      	ldr	r4, [pc, #32]	@ (80013b4 <_sbrk+0x44>)
 8001394:	6004      	str	r4, [r0, #0]
 8001396:	e7f2      	b.n	800137e <_sbrk+0xe>
    errno = ENOMEM;
 8001398:	f002 fcf6 	bl	8003d88 <__errno>
 800139c:	230c      	movs	r3, #12
 800139e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80013a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013a4:	e7f3      	b.n	800138e <_sbrk+0x1e>
 80013a6:	bf00      	nop
 80013a8:	20020000 	.word	0x20020000
 80013ac:	00000400 	.word	0x00000400
 80013b0:	20000294 	.word	0x20000294
 80013b4:	200003e8 	.word	0x200003e8

080013b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013b8:	4a03      	ldr	r2, [pc, #12]	@ (80013c8 <SystemInit+0x10>)
 80013ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80013be:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001404 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013d0:	f7ff fff2 	bl	80013b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80013fa:	f002 fccb 	bl	8003d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013fe:	f7ff fe63 	bl	80010c8 <main>
  bx  lr    
 8001402:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001410:	08005f18 	.word	0x08005f18
  ldr r2, =_sbss
 8001414:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001418:	200003e8 	.word	0x200003e8

0800141c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC_IRQHandler>
	...

08001420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001420:	b510      	push	{r4, lr}
 8001422:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <HAL_InitTick+0x40>)
 8001426:	781a      	ldrb	r2, [r3, #0]
 8001428:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001430:	4a0c      	ldr	r2, [pc, #48]	@ (8001464 <HAL_InitTick+0x44>)
 8001432:	6810      	ldr	r0, [r2, #0]
 8001434:	fbb0 f0f3 	udiv	r0, r0, r3
 8001438:	f000 f8ae 	bl	8001598 <HAL_SYSTICK_Config>
 800143c:	b968      	cbnz	r0, 800145a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143e:	2c0f      	cmp	r4, #15
 8001440:	d901      	bls.n	8001446 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001442:	2001      	movs	r0, #1
 8001444:	e00a      	b.n	800145c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001446:	2200      	movs	r2, #0
 8001448:	4621      	mov	r1, r4
 800144a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800144e:	f000 f893 	bl	8001578 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001452:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <HAL_InitTick+0x48>)
 8001454:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001456:	2000      	movs	r0, #0
 8001458:	e000      	b.n	800145c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800145a:	2001      	movs	r0, #1
}
 800145c:	bd10      	pop	{r4, pc}
 800145e:	bf00      	nop
 8001460:	20000004 	.word	0x20000004
 8001464:	20000000 	.word	0x20000000
 8001468:	20000008 	.word	0x20000008

0800146c <HAL_Init>:
{
 800146c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800146e:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <HAL_Init+0x30>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001476:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800147e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001486:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001488:	2003      	movs	r0, #3
 800148a:	f000 f863 	bl	8001554 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800148e:	200f      	movs	r0, #15
 8001490:	f7ff ffc6 	bl	8001420 <HAL_InitTick>
  HAL_MspInit();
 8001494:	f7ff fea6 	bl	80011e4 <HAL_MspInit>
}
 8001498:	2000      	movs	r0, #0
 800149a:	bd08      	pop	{r3, pc}
 800149c:	40023c00 	.word	0x40023c00

080014a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014a0:	4a03      	ldr	r2, [pc, #12]	@ (80014b0 <HAL_IncTick+0x10>)
 80014a2:	6811      	ldr	r1, [r2, #0]
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <HAL_IncTick+0x14>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	440b      	add	r3, r1
 80014aa:	6013      	str	r3, [r2, #0]
}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000298 	.word	0x20000298
 80014b4:	20000004 	.word	0x20000004

080014b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014b8:	4b01      	ldr	r3, [pc, #4]	@ (80014c0 <HAL_GetTick+0x8>)
 80014ba:	6818      	ldr	r0, [r3, #0]
}
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20000298 	.word	0x20000298

080014c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014c4:	b538      	push	{r3, r4, r5, lr}
 80014c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80014c8:	f7ff fff6 	bl	80014b8 <HAL_GetTick>
 80014cc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ce:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 80014d2:	d002      	beq.n	80014da <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <HAL_Delay+0x24>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80014da:	f7ff ffed 	bl	80014b8 <HAL_GetTick>
 80014de:	1b40      	subs	r0, r0, r5
 80014e0:	42a0      	cmp	r0, r4
 80014e2:	d3fa      	bcc.n	80014da <HAL_Delay+0x16>
  {
  }
}
 80014e4:	bd38      	pop	{r3, r4, r5, pc}
 80014e6:	bf00      	nop
 80014e8:	20000004 	.word	0x20000004

080014ec <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80014ec:	2800      	cmp	r0, #0
 80014ee:	db08      	blt.n	8001502 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f0:	0109      	lsls	r1, r1, #4
 80014f2:	b2c9      	uxtb	r1, r1
 80014f4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80014f8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80014fc:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001500:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	f000 000f 	and.w	r0, r0, #15
 8001506:	0109      	lsls	r1, r1, #4
 8001508:	b2c9      	uxtb	r1, r1
 800150a:	4b01      	ldr	r3, [pc, #4]	@ (8001510 <__NVIC_SetPriority+0x24>)
 800150c:	5419      	strb	r1, [r3, r0]
  }
}
 800150e:	4770      	bx	lr
 8001510:	e000ed14 	.word	0xe000ed14

08001514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001514:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001516:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800151a:	f1c0 0c07 	rsb	ip, r0, #7
 800151e:	f1bc 0f04 	cmp.w	ip, #4
 8001522:	bf28      	it	cs
 8001524:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001528:	1d03      	adds	r3, r0, #4
 800152a:	2b06      	cmp	r3, #6
 800152c:	d90f      	bls.n	800154e <NVIC_EncodePriority+0x3a>
 800152e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8001534:	fa0e f00c 	lsl.w	r0, lr, ip
 8001538:	ea21 0100 	bic.w	r1, r1, r0
 800153c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800153e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001542:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001546:	ea41 0002 	orr.w	r0, r1, r2
 800154a:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154e:	2300      	movs	r3, #0
 8001550:	e7ee      	b.n	8001530 <NVIC_EncodePriority+0x1c>
	...

08001554 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4a07      	ldr	r2, [pc, #28]	@ (8001574 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001556:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001558:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800155c:	041b      	lsls	r3, r3, #16
 800155e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001560:	0200      	lsls	r0, r0, #8
 8001562:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001566:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001568:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800156c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001570:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001578:	b510      	push	{r4, lr}
 800157a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <HAL_NVIC_SetPriority+0x1c>)
 800157e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001580:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001584:	f7ff ffc6 	bl	8001514 <NVIC_EncodePriority>
 8001588:	4601      	mov	r1, r0
 800158a:	4620      	mov	r0, r4
 800158c:	f7ff ffae 	bl	80014ec <__NVIC_SetPriority>
}
 8001590:	bd10      	pop	{r4, pc}
 8001592:	bf00      	nop
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001598:	3801      	subs	r0, #1
 800159a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800159e:	d20b      	bcs.n	80015b8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80015a4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <HAL_SYSTICK_Config+0x24>)
 80015a8:	21f0      	movs	r1, #240	@ 0xf0
 80015aa:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015ae:	2000      	movs	r0, #0
 80015b0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b2:	2207      	movs	r2, #7
 80015b4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015b6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80015b8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	2b0f      	cmp	r3, #15
 80015c4:	f200 80e9 	bhi.w	800179a <HAL_GPIO_Init+0x1da>
{
 80015c8:	b570      	push	{r4, r5, r6, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	e065      	b.n	800169a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015ce:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015d0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80015d4:	2403      	movs	r4, #3
 80015d6:	fa04 f40e 	lsl.w	r4, r4, lr
 80015da:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015de:	68cc      	ldr	r4, [r1, #12]
 80015e0:	fa04 f40e 	lsl.w	r4, r4, lr
 80015e4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80015e6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015ea:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ee:	684a      	ldr	r2, [r1, #4]
 80015f0:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80015f4:	409a      	lsls	r2, r3
 80015f6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80015f8:	6042      	str	r2, [r0, #4]
 80015fa:	e05c      	b.n	80016b6 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015fc:	08dc      	lsrs	r4, r3, #3
 80015fe:	3408      	adds	r4, #8
 8001600:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001604:	f003 0507 	and.w	r5, r3, #7
 8001608:	00ad      	lsls	r5, r5, #2
 800160a:	f04f 0e0f 	mov.w	lr, #15
 800160e:	fa0e fe05 	lsl.w	lr, lr, r5
 8001612:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001616:	690a      	ldr	r2, [r1, #16]
 8001618:	40aa      	lsls	r2, r5
 800161a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 800161e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001622:	e05c      	b.n	80016de <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001624:	2207      	movs	r2, #7
 8001626:	e000      	b.n	800162a <HAL_GPIO_Init+0x6a>
 8001628:	2200      	movs	r2, #0
 800162a:	fa02 f20e 	lsl.w	r2, r2, lr
 800162e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001630:	3402      	adds	r4, #2
 8001632:	4d5a      	ldr	r5, [pc, #360]	@ (800179c <HAL_GPIO_Init+0x1dc>)
 8001634:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001638:	4a59      	ldr	r2, [pc, #356]	@ (80017a0 <HAL_GPIO_Init+0x1e0>)
 800163a:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 800163c:	ea6f 020c 	mvn.w	r2, ip
 8001640:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001644:	684e      	ldr	r6, [r1, #4]
 8001646:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 800164a:	d001      	beq.n	8001650 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 800164c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001650:	4c53      	ldr	r4, [pc, #332]	@ (80017a0 <HAL_GPIO_Init+0x1e0>)
 8001652:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001654:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001656:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800165a:	684e      	ldr	r6, [r1, #4]
 800165c:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001660:	d001      	beq.n	8001666 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001662:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001666:	4c4e      	ldr	r4, [pc, #312]	@ (80017a0 <HAL_GPIO_Init+0x1e0>)
 8001668:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 800166a:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 800166c:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001670:	684e      	ldr	r6, [r1, #4]
 8001672:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001676:	d001      	beq.n	800167c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001678:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 800167c:	4c48      	ldr	r4, [pc, #288]	@ (80017a0 <HAL_GPIO_Init+0x1e0>)
 800167e:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001680:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001682:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001684:	684d      	ldr	r5, [r1, #4]
 8001686:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 800168a:	d001      	beq.n	8001690 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 800168c:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001690:	4c43      	ldr	r4, [pc, #268]	@ (80017a0 <HAL_GPIO_Init+0x1e0>)
 8001692:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001694:	3301      	adds	r3, #1
 8001696:	2b0f      	cmp	r3, #15
 8001698:	d87d      	bhi.n	8001796 <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 800169a:	2201      	movs	r2, #1
 800169c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800169e:	680c      	ldr	r4, [r1, #0]
 80016a0:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80016a4:	ea32 0404 	bics.w	r4, r2, r4
 80016a8:	d1f4      	bne.n	8001694 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016aa:	684c      	ldr	r4, [r1, #4]
 80016ac:	f004 0403 	and.w	r4, r4, #3
 80016b0:	3c01      	subs	r4, #1
 80016b2:	2c01      	cmp	r4, #1
 80016b4:	d98b      	bls.n	80015ce <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016b6:	684a      	ldr	r2, [r1, #4]
 80016b8:	f002 0203 	and.w	r2, r2, #3
 80016bc:	2a03      	cmp	r2, #3
 80016be:	d009      	beq.n	80016d4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80016c0:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016c2:	005d      	lsls	r5, r3, #1
 80016c4:	2203      	movs	r2, #3
 80016c6:	40aa      	lsls	r2, r5
 80016c8:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016cc:	688a      	ldr	r2, [r1, #8]
 80016ce:	40aa      	lsls	r2, r5
 80016d0:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80016d2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d4:	684a      	ldr	r2, [r1, #4]
 80016d6:	f002 0203 	and.w	r2, r2, #3
 80016da:	2a02      	cmp	r2, #2
 80016dc:	d08e      	beq.n	80015fc <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80016de:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016e0:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80016e4:	2203      	movs	r2, #3
 80016e6:	fa02 f20e 	lsl.w	r2, r2, lr
 80016ea:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016ee:	684a      	ldr	r2, [r1, #4]
 80016f0:	f002 0203 	and.w	r2, r2, #3
 80016f4:	fa02 f20e 	lsl.w	r2, r2, lr
 80016f8:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 80016fa:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016fc:	684a      	ldr	r2, [r1, #4]
 80016fe:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8001702:	d0c7      	beq.n	8001694 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001704:	2200      	movs	r2, #0
 8001706:	9201      	str	r2, [sp, #4]
 8001708:	4a26      	ldr	r2, [pc, #152]	@ (80017a4 <HAL_GPIO_Init+0x1e4>)
 800170a:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800170c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001710:	6454      	str	r4, [r2, #68]	@ 0x44
 8001712:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001714:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001718:	9201      	str	r2, [sp, #4]
 800171a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800171c:	089c      	lsrs	r4, r3, #2
 800171e:	1ca5      	adds	r5, r4, #2
 8001720:	4a1e      	ldr	r2, [pc, #120]	@ (800179c <HAL_GPIO_Init+0x1dc>)
 8001722:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001726:	f003 0e03 	and.w	lr, r3, #3
 800172a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800172e:	220f      	movs	r2, #15
 8001730:	fa02 f20e 	lsl.w	r2, r2, lr
 8001734:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001738:	4a1b      	ldr	r2, [pc, #108]	@ (80017a8 <HAL_GPIO_Init+0x1e8>)
 800173a:	4290      	cmp	r0, r2
 800173c:	f43f af74 	beq.w	8001628 <HAL_GPIO_Init+0x68>
 8001740:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001744:	4290      	cmp	r0, r2
 8001746:	d01a      	beq.n	800177e <HAL_GPIO_Init+0x1be>
 8001748:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800174c:	4290      	cmp	r0, r2
 800174e:	d018      	beq.n	8001782 <HAL_GPIO_Init+0x1c2>
 8001750:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001754:	4290      	cmp	r0, r2
 8001756:	d016      	beq.n	8001786 <HAL_GPIO_Init+0x1c6>
 8001758:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800175c:	4290      	cmp	r0, r2
 800175e:	d014      	beq.n	800178a <HAL_GPIO_Init+0x1ca>
 8001760:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001764:	4290      	cmp	r0, r2
 8001766:	d012      	beq.n	800178e <HAL_GPIO_Init+0x1ce>
 8001768:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800176c:	4290      	cmp	r0, r2
 800176e:	d010      	beq.n	8001792 <HAL_GPIO_Init+0x1d2>
 8001770:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001774:	4290      	cmp	r0, r2
 8001776:	f43f af55 	beq.w	8001624 <HAL_GPIO_Init+0x64>
 800177a:	2208      	movs	r2, #8
 800177c:	e755      	b.n	800162a <HAL_GPIO_Init+0x6a>
 800177e:	2201      	movs	r2, #1
 8001780:	e753      	b.n	800162a <HAL_GPIO_Init+0x6a>
 8001782:	2202      	movs	r2, #2
 8001784:	e751      	b.n	800162a <HAL_GPIO_Init+0x6a>
 8001786:	2203      	movs	r2, #3
 8001788:	e74f      	b.n	800162a <HAL_GPIO_Init+0x6a>
 800178a:	2204      	movs	r2, #4
 800178c:	e74d      	b.n	800162a <HAL_GPIO_Init+0x6a>
 800178e:	2205      	movs	r2, #5
 8001790:	e74b      	b.n	800162a <HAL_GPIO_Init+0x6a>
 8001792:	2206      	movs	r2, #6
 8001794:	e749      	b.n	800162a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001796:	b002      	add	sp, #8
 8001798:	bd70      	pop	{r4, r5, r6, pc}
 800179a:	4770      	bx	lr
 800179c:	40013800 	.word	0x40013800
 80017a0:	40013c00 	.word	0x40013c00
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020000 	.word	0x40020000

080017ac <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80017ac:	6803      	ldr	r3, [r0, #0]
 80017ae:	695a      	ldr	r2, [r3, #20]
 80017b0:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80017b4:	d101      	bne.n	80017ba <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 80017b6:	2000      	movs	r0, #0
}
 80017b8:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017ba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80017be:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80017c4:	2220      	movs	r2, #32
 80017c6:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017ca:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80017ce:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80017d0:	f042 0204 	orr.w	r2, r2, #4
 80017d4:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 80017d6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 80017da:	2001      	movs	r0, #1
 80017dc:	4770      	bx	lr

080017de <I2C_WaitOnFlagUntilTimeout>:
{
 80017de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017e2:	4606      	mov	r6, r0
 80017e4:	460c      	mov	r4, r1
 80017e6:	4617      	mov	r7, r2
 80017e8:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017ea:	e03b      	b.n	8001864 <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017ec:	f7ff fe64 	bl	80014b8 <HAL_GetTick>
 80017f0:	9b06      	ldr	r3, [sp, #24]
 80017f2:	1ac0      	subs	r0, r0, r3
 80017f4:	4540      	cmp	r0, r8
 80017f6:	d802      	bhi.n	80017fe <I2C_WaitOnFlagUntilTimeout+0x20>
 80017f8:	f1b8 0f00 	cmp.w	r8, #0
 80017fc:	d132      	bne.n	8001864 <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80017fe:	2d01      	cmp	r5, #1
 8001800:	d018      	beq.n	8001834 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001802:	6833      	ldr	r3, [r6, #0]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	ea24 0303 	bic.w	r3, r4, r3
 800180a:	b29b      	uxth	r3, r3
 800180c:	fab3 f383 	clz	r3, r3
 8001810:	095b      	lsrs	r3, r3, #5
 8001812:	429f      	cmp	r7, r3
 8001814:	d126      	bne.n	8001864 <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001816:	2300      	movs	r3, #0
 8001818:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800181a:	2220      	movs	r2, #32
 800181c:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001820:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001824:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8001826:	f042 0220 	orr.w	r2, r2, #32
 800182a:	6432      	str	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800182c:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          return HAL_ERROR;
 8001830:	2001      	movs	r0, #1
 8001832:	e027      	b.n	8001884 <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001834:	6833      	ldr	r3, [r6, #0]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	ea24 0303 	bic.w	r3, r4, r3
 800183c:	b29b      	uxth	r3, r3
 800183e:	fab3 f383 	clz	r3, r3
 8001842:	095b      	lsrs	r3, r3, #5
 8001844:	e7e5      	b.n	8001812 <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001846:	6833      	ldr	r3, [r6, #0]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	ea24 0c03 	bic.w	ip, r4, r3
 800184e:	fa1f fc8c 	uxth.w	ip, ip
 8001852:	fabc fc8c 	clz	ip, ip
 8001856:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800185a:	4567      	cmp	r7, ip
 800185c:	d111      	bne.n	8001882 <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 800185e:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001862:	d1c3      	bne.n	80017ec <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001864:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8001868:	2d01      	cmp	r5, #1
 800186a:	d0ec      	beq.n	8001846 <I2C_WaitOnFlagUntilTimeout+0x68>
 800186c:	6833      	ldr	r3, [r6, #0]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	ea24 0c03 	bic.w	ip, r4, r3
 8001874:	fa1f fc8c 	uxth.w	ip, ip
 8001878:	fabc fc8c 	clz	ip, ip
 800187c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001880:	e7eb      	b.n	800185a <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 8001882:	2000      	movs	r0, #0
}
 8001884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800188c:	4605      	mov	r5, r0
 800188e:	460e      	mov	r6, r1
 8001890:	4690      	mov	r8, r2
 8001892:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001894:	e053      	b.n	800193e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800189c:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800189e:	682b      	ldr	r3, [r5, #0]
 80018a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80018a4:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80018aa:	2220      	movs	r2, #32
 80018ac:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018b0:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80018b4:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80018b6:	f042 0204 	orr.w	r2, r2, #4
 80018ba:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 80018bc:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 80018c0:	2001      	movs	r0, #1
 80018c2:	e04a      	b.n	800195a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018c4:	f7ff fdf8 	bl	80014b8 <HAL_GetTick>
 80018c8:	eba0 0009 	sub.w	r0, r0, r9
 80018cc:	4540      	cmp	r0, r8
 80018ce:	d802      	bhi.n	80018d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 80018d0:	f1b8 0f00 	cmp.w	r8, #0
 80018d4:	d133      	bne.n	800193e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80018d6:	2f01      	cmp	r7, #1
 80018d8:	d017      	beq.n	800190a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 80018da:	682b      	ldr	r3, [r5, #0]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	ea26 0303 	bic.w	r3, r6, r3
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	3b00      	subs	r3, #0
 80018e6:	bf18      	it	ne
 80018e8:	2301      	movne	r3, #1
 80018ea:	b343      	cbz	r3, 800193e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80018f0:	2220      	movs	r2, #32
 80018f2:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80018f6:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80018fa:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80018fc:	f042 0220 	orr.w	r2, r2, #32
 8001900:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001902:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 8001906:	2001      	movs	r0, #1
 8001908:	e027      	b.n	800195a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800190a:	682b      	ldr	r3, [r5, #0]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	ea26 0303 	bic.w	r3, r6, r3
 8001912:	b29b      	uxth	r3, r3
 8001914:	3b00      	subs	r3, #0
 8001916:	bf18      	it	ne
 8001918:	2301      	movne	r3, #1
 800191a:	e7e6      	b.n	80018ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800191c:	682b      	ldr	r3, [r5, #0]
 800191e:	699c      	ldr	r4, [r3, #24]
 8001920:	ea26 0404 	bic.w	r4, r6, r4
 8001924:	b2a4      	uxth	r4, r4
 8001926:	3c00      	subs	r4, #0
 8001928:	bf18      	it	ne
 800192a:	2401      	movne	r4, #1
 800192c:	b1a4      	cbz	r4, 8001958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800192e:	682b      	ldr	r3, [r5, #0]
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001936:	d1ae      	bne.n	8001896 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001938:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800193c:	d1c2      	bne.n	80018c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800193e:	f3c6 4707 	ubfx	r7, r6, #16, #8
 8001942:	2f01      	cmp	r7, #1
 8001944:	d1ea      	bne.n	800191c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 8001946:	682b      	ldr	r3, [r5, #0]
 8001948:	695c      	ldr	r4, [r3, #20]
 800194a:	ea26 0404 	bic.w	r4, r6, r4
 800194e:	b2a4      	uxth	r4, r4
 8001950:	3c00      	subs	r4, #0
 8001952:	bf18      	it	ne
 8001954:	2401      	movne	r4, #1
 8001956:	e7e9      	b.n	800192c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8001958:	2000      	movs	r0, #0
}
 800195a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001960 <I2C_MasterRequestWrite>:
{
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	b083      	sub	sp, #12
 8001964:	4604      	mov	r4, r0
 8001966:	460d      	mov	r5, r1
 8001968:	4616      	mov	r6, r2
 800196a:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800196c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800196e:	2b08      	cmp	r3, #8
 8001970:	d00d      	beq.n	800198e <I2C_MasterRequestWrite+0x2e>
 8001972:	2b01      	cmp	r3, #1
 8001974:	d00b      	beq.n	800198e <I2C_MasterRequestWrite+0x2e>
 8001976:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800197a:	d008      	beq.n	800198e <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800197c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800197e:	2b12      	cmp	r3, #18
 8001980:	d10a      	bne.n	8001998 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001982:	6802      	ldr	r2, [r0, #0]
 8001984:	6813      	ldr	r3, [r2, #0]
 8001986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	e004      	b.n	8001998 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800198e:	6822      	ldr	r2, [r4, #0]
 8001990:	6813      	ldr	r3, [r2, #0]
 8001992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001996:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001998:	9700      	str	r7, [sp, #0]
 800199a:	4633      	mov	r3, r6
 800199c:	2200      	movs	r2, #0
 800199e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80019a2:	4620      	mov	r0, r4
 80019a4:	f7ff ff1b 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 80019a8:	b980      	cbnz	r0, 80019cc <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019aa:	6923      	ldr	r3, [r4, #16]
 80019ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80019b0:	d116      	bne.n	80019e0 <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80019b2:	6823      	ldr	r3, [r4, #0]
 80019b4:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 80019b8:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80019ba:	463b      	mov	r3, r7
 80019bc:	4632      	mov	r2, r6
 80019be:	4913      	ldr	r1, [pc, #76]	@ (8001a0c <I2C_MasterRequestWrite+0xac>)
 80019c0:	4620      	mov	r0, r4
 80019c2:	f7ff ff61 	bl	8001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019c6:	b9f8      	cbnz	r0, 8001a08 <I2C_MasterRequestWrite+0xa8>
}
 80019c8:	b003      	add	sp, #12
 80019ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80019d4:	d002      	beq.n	80019dc <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80019d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019da:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 80019dc:	2003      	movs	r0, #3
 80019de:	e7f3      	b.n	80019c8 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80019e0:	11eb      	asrs	r3, r5, #7
 80019e2:	6822      	ldr	r2, [r4, #0]
 80019e4:	f003 0306 	and.w	r3, r3, #6
 80019e8:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 80019ec:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80019ee:	463b      	mov	r3, r7
 80019f0:	4632      	mov	r2, r6
 80019f2:	4907      	ldr	r1, [pc, #28]	@ (8001a10 <I2C_MasterRequestWrite+0xb0>)
 80019f4:	4620      	mov	r0, r4
 80019f6:	f7ff ff47 	bl	8001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019fa:	b918      	cbnz	r0, 8001a04 <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80019fc:	6823      	ldr	r3, [r4, #0]
 80019fe:	b2ed      	uxtb	r5, r5
 8001a00:	611d      	str	r5, [r3, #16]
 8001a02:	e7da      	b.n	80019ba <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8001a04:	2001      	movs	r0, #1
 8001a06:	e7df      	b.n	80019c8 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8001a08:	2001      	movs	r0, #1
 8001a0a:	e7dd      	b.n	80019c8 <I2C_MasterRequestWrite+0x68>
 8001a0c:	00010002 	.word	0x00010002
 8001a10:	00010008 	.word	0x00010008

08001a14 <I2C_MasterRequestRead>:
{
 8001a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a18:	b084      	sub	sp, #16
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	460d      	mov	r5, r1
 8001a1e:	4616      	mov	r6, r2
 8001a20:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a22:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a24:	6801      	ldr	r1, [r0, #0]
 8001a26:	680b      	ldr	r3, [r1, #0]
 8001a28:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a2c:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a2e:	2a08      	cmp	r2, #8
 8001a30:	d00d      	beq.n	8001a4e <I2C_MasterRequestRead+0x3a>
 8001a32:	2a01      	cmp	r2, #1
 8001a34:	d00b      	beq.n	8001a4e <I2C_MasterRequestRead+0x3a>
 8001a36:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8001a3a:	d008      	beq.n	8001a4e <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001a3c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001a3e:	2b11      	cmp	r3, #17
 8001a40:	d10a      	bne.n	8001a58 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a42:	6802      	ldr	r2, [r0, #0]
 8001a44:	6813      	ldr	r3, [r2, #0]
 8001a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4a:	6013      	str	r3, [r2, #0]
 8001a4c:	e004      	b.n	8001a58 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a4e:	6822      	ldr	r2, [r4, #0]
 8001a50:	6813      	ldr	r3, [r2, #0]
 8001a52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a56:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a58:	9700      	str	r7, [sp, #0]
 8001a5a:	4633      	mov	r3, r6
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001a62:	4620      	mov	r0, r4
 8001a64:	f7ff febb 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8001a68:	b998      	cbnz	r0, 8001a92 <I2C_MasterRequestRead+0x7e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a6a:	6923      	ldr	r3, [r4, #16]
 8001a6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a70:	d119      	bne.n	8001aa6 <I2C_MasterRequestRead+0x92>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001a72:	6823      	ldr	r3, [r4, #0]
 8001a74:	f045 0501 	orr.w	r5, r5, #1
 8001a78:	b2ed      	uxtb	r5, r5
 8001a7a:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	4632      	mov	r2, r6
 8001a80:	492a      	ldr	r1, [pc, #168]	@ (8001b2c <I2C_MasterRequestRead+0x118>)
 8001a82:	4620      	mov	r0, r4
 8001a84:	f7ff ff00 	bl	8001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a88:	2800      	cmp	r0, #0
 8001a8a:	d14c      	bne.n	8001b26 <I2C_MasterRequestRead+0x112>
}
 8001a8c:	b004      	add	sp, #16
 8001a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001a9a:	d002      	beq.n	8001aa2 <I2C_MasterRequestRead+0x8e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aa0:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 8001aa2:	2003      	movs	r0, #3
 8001aa4:	e7f2      	b.n	8001a8c <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001aa6:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8001aaa:	f008 0806 	and.w	r8, r8, #6
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	f048 02f0 	orr.w	r2, r8, #240	@ 0xf0
 8001ab4:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	4632      	mov	r2, r6
 8001aba:	491d      	ldr	r1, [pc, #116]	@ (8001b30 <I2C_MasterRequestRead+0x11c>)
 8001abc:	4620      	mov	r0, r4
 8001abe:	f7ff fee3 	bl	8001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ac2:	b108      	cbz	r0, 8001ac8 <I2C_MasterRequestRead+0xb4>
      return HAL_ERROR;
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	e7e1      	b.n	8001a8c <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	b2ed      	uxtb	r5, r5
 8001acc:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	4632      	mov	r2, r6
 8001ad2:	4916      	ldr	r1, [pc, #88]	@ (8001b2c <I2C_MasterRequestRead+0x118>)
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f7ff fed7 	bl	8001888 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ada:	b108      	cbz	r0, 8001ae0 <I2C_MasterRequestRead+0xcc>
      return HAL_ERROR;
 8001adc:	2001      	movs	r0, #1
 8001ade:	e7d5      	b.n	8001a8c <I2C_MasterRequestRead+0x78>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	9203      	str	r2, [sp, #12]
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	6959      	ldr	r1, [r3, #20]
 8001ae8:	9103      	str	r1, [sp, #12]
 8001aea:	6999      	ldr	r1, [r3, #24]
 8001aec:	9103      	str	r1, [sp, #12]
 8001aee:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001af0:	6819      	ldr	r1, [r3, #0]
 8001af2:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8001af6:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001af8:	9700      	str	r7, [sp, #0]
 8001afa:	4633      	mov	r3, r6
 8001afc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001b00:	4620      	mov	r0, r4
 8001b02:	f7ff fe6c 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8001b06:	b920      	cbnz	r0, 8001b12 <I2C_MasterRequestRead+0xfe>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001b08:	6822      	ldr	r2, [r4, #0]
 8001b0a:	f048 03f1 	orr.w	r3, r8, #241	@ 0xf1
 8001b0e:	6113      	str	r3, [r2, #16]
 8001b10:	e7b4      	b.n	8001a7c <I2C_MasterRequestRead+0x68>
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b12:	6823      	ldr	r3, [r4, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001b1a:	d002      	beq.n	8001b22 <I2C_MasterRequestRead+0x10e>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b20:	6423      	str	r3, [r4, #64]	@ 0x40
      return HAL_TIMEOUT;
 8001b22:	2003      	movs	r0, #3
 8001b24:	e7b2      	b.n	8001a8c <I2C_MasterRequestRead+0x78>
    return HAL_ERROR;
 8001b26:	2001      	movs	r0, #1
 8001b28:	e7b0      	b.n	8001a8c <I2C_MasterRequestRead+0x78>
 8001b2a:	bf00      	nop
 8001b2c:	00010002 	.word	0x00010002
 8001b30:	00010008 	.word	0x00010008

08001b34 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001b34:	b570      	push	{r4, r5, r6, lr}
 8001b36:	4604      	mov	r4, r0
 8001b38:	460d      	mov	r5, r1
 8001b3a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b3c:	6823      	ldr	r3, [r4, #0]
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001b44:	d121      	bne.n	8001b8a <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001b46:	4620      	mov	r0, r4
 8001b48:	f7ff fe30 	bl	80017ac <I2C_IsAcknowledgeFailed>
 8001b4c:	b9f8      	cbnz	r0, 8001b8e <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001b4e:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8001b52:	d0f3      	beq.n	8001b3c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b54:	f7ff fcb0 	bl	80014b8 <HAL_GetTick>
 8001b58:	1b80      	subs	r0, r0, r6
 8001b5a:	42a8      	cmp	r0, r5
 8001b5c:	d801      	bhi.n	8001b62 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001b5e:	2d00      	cmp	r5, #0
 8001b60:	d1ec      	bne.n	8001b3c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001b6a:	d1e7      	bne.n	8001b3c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001b70:	2220      	movs	r2, #32
 8001b72:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b76:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b7a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001b7c:	f042 0220 	orr.w	r2, r2, #32
 8001b80:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001b82:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001b86:	2001      	movs	r0, #1
 8001b88:	e000      	b.n	8001b8c <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8001b8a:	2000      	movs	r0, #0
}
 8001b8c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001b8e:	2001      	movs	r0, #1
 8001b90:	e7fc      	b.n	8001b8c <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08001b92 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001b92:	b570      	push	{r4, r5, r6, lr}
 8001b94:	4604      	mov	r4, r0
 8001b96:	460d      	mov	r5, r1
 8001b98:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	695b      	ldr	r3, [r3, #20]
 8001b9e:	f013 0f04 	tst.w	r3, #4
 8001ba2:	d121      	bne.n	8001be8 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	f7ff fe01 	bl	80017ac <I2C_IsAcknowledgeFailed>
 8001baa:	b9f8      	cbnz	r0, 8001bec <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001bac:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8001bb0:	d0f3      	beq.n	8001b9a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bb2:	f7ff fc81 	bl	80014b8 <HAL_GetTick>
 8001bb6:	1b80      	subs	r0, r0, r6
 8001bb8:	42a8      	cmp	r0, r5
 8001bba:	d801      	bhi.n	8001bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8001bbc:	2d00      	cmp	r5, #0
 8001bbe:	d1ec      	bne.n	8001b9a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001bc0:	6823      	ldr	r3, [r4, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	f013 0f04 	tst.w	r3, #4
 8001bc8:	d1e7      	bne.n	8001b9a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001bce:	2220      	movs	r2, #32
 8001bd0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bd4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bd8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001bda:	f042 0220 	orr.w	r2, r2, #32
 8001bde:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8001be0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8001be4:	2001      	movs	r0, #1
 8001be6:	e000      	b.n	8001bea <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8001be8:	2000      	movs	r0, #0
}
 8001bea:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001bec:	2001      	movs	r0, #1
 8001bee:	e7fc      	b.n	8001bea <I2C_WaitOnBTFFlagUntilTimeout+0x58>

08001bf0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8001bf0:	b570      	push	{r4, r5, r6, lr}
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	460d      	mov	r5, r1
 8001bf6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001bf8:	e014      	b.n	8001c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bfa:	f06f 0210 	mvn.w	r2, #16
 8001bfe:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001c04:	2220      	movs	r2, #32
 8001c06:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001c0e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001c10:	6422      	str	r2, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8001c12:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8001c16:	2001      	movs	r0, #1
 8001c18:	e025      	b.n	8001c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001c1a:	6823      	ldr	r3, [r4, #0]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001c22:	d010      	beq.n	8001c46 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001c24:	6823      	ldr	r3, [r4, #0]
 8001c26:	6958      	ldr	r0, [r3, #20]
 8001c28:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8001c2c:	d11a      	bne.n	8001c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x74>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001c2e:	6958      	ldr	r0, [r3, #20]
 8001c30:	f010 0f10 	tst.w	r0, #16
 8001c34:	d1e1      	bne.n	8001bfa <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c36:	f7ff fc3f 	bl	80014b8 <HAL_GetTick>
 8001c3a:	1b80      	subs	r0, r0, r6
 8001c3c:	42a8      	cmp	r0, r5
 8001c3e:	d8ec      	bhi.n	8001c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
 8001c40:	2d00      	cmp	r5, #0
 8001c42:	d1ef      	bne.n	8001c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
 8001c44:	e7e9      	b.n	8001c1a <I2C_WaitOnRXNEFlagUntilTimeout+0x2a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	6323      	str	r3, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c50:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c54:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001c56:	f042 0220 	orr.w	r2, r2, #32
 8001c5a:	6422      	str	r2, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8001c5c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 8001c60:	2001      	movs	r0, #1
 8001c62:	e000      	b.n	8001c66 <I2C_WaitOnRXNEFlagUntilTimeout+0x76>
  return HAL_OK;
 8001c64:	2000      	movs	r0, #0
}
 8001c66:	bd70      	pop	{r4, r5, r6, pc}

08001c68 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	f000 80cc 	beq.w	8001e06 <HAL_I2C_Init+0x19e>
{
 8001c6e:	b570      	push	{r4, r5, r6, lr}
 8001c70:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c72:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d077      	beq.n	8001d6a <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c7a:	2324      	movs	r3, #36	@ 0x24
 8001c7c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001c80:	6822      	ldr	r2, [r4, #0]
 8001c82:	6813      	ldr	r3, [r2, #0]
 8001c84:	f023 0301 	bic.w	r3, r3, #1
 8001c88:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	6813      	ldr	r3, [r2, #0]
 8001c8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c92:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c94:	6822      	ldr	r2, [r4, #0]
 8001c96:	6813      	ldr	r3, [r2, #0]
 8001c98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001c9c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c9e:	f000 fedf 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ca2:	6862      	ldr	r2, [r4, #4]
 8001ca4:	4b5a      	ldr	r3, [pc, #360]	@ (8001e10 <HAL_I2C_Init+0x1a8>)
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d864      	bhi.n	8001d74 <HAL_I2C_Init+0x10c>
 8001caa:	4b5a      	ldr	r3, [pc, #360]	@ (8001e14 <HAL_I2C_Init+0x1ac>)
 8001cac:	4298      	cmp	r0, r3
 8001cae:	bf8c      	ite	hi
 8001cb0:	2300      	movhi	r3, #0
 8001cb2:	2301      	movls	r3, #1
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f040 80a8 	bne.w	8001e0a <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8001cba:	4957      	ldr	r1, [pc, #348]	@ (8001e18 <HAL_I2C_Init+0x1b0>)
 8001cbc:	fba1 3100 	umull	r3, r1, r1, r0
 8001cc0:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cc2:	6825      	ldr	r5, [r4, #0]
 8001cc4:	686a      	ldr	r2, [r5, #4]
 8001cc6:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001cca:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8001cce:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cd0:	6821      	ldr	r1, [r4, #0]
 8001cd2:	6a0a      	ldr	r2, [r1, #32]
 8001cd4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001cd8:	6866      	ldr	r6, [r4, #4]
 8001cda:	4d4d      	ldr	r5, [pc, #308]	@ (8001e10 <HAL_I2C_Init+0x1a8>)
 8001cdc:	42ae      	cmp	r6, r5
 8001cde:	d84f      	bhi.n	8001d80 <HAL_I2C_Init+0x118>
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ce6:	6821      	ldr	r1, [r4, #0]
 8001ce8:	69ca      	ldr	r2, [r1, #28]
 8001cea:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8001cee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001cf2:	6865      	ldr	r5, [r4, #4]
 8001cf4:	4b46      	ldr	r3, [pc, #280]	@ (8001e10 <HAL_I2C_Init+0x1a8>)
 8001cf6:	429d      	cmp	r5, r3
 8001cf8:	d84c      	bhi.n	8001d94 <HAL_I2C_Init+0x12c>
 8001cfa:	1e43      	subs	r3, r0, #1
 8001cfc:	006d      	lsls	r5, r5, #1
 8001cfe:	fbb3 f3f5 	udiv	r3, r3, r5
 8001d02:	3301      	adds	r3, #1
 8001d04:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8001d08:	4203      	tst	r3, r0
 8001d0a:	d078      	beq.n	8001dfe <HAL_I2C_Init+0x196>
 8001d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d10:	431a      	orrs	r2, r3
 8001d12:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d14:	6821      	ldr	r1, [r4, #0]
 8001d16:	680b      	ldr	r3, [r1, #0]
 8001d18:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001d1c:	69e2      	ldr	r2, [r4, #28]
 8001d1e:	6a20      	ldr	r0, [r4, #32]
 8001d20:	4302      	orrs	r2, r0
 8001d22:	4313      	orrs	r3, r2
 8001d24:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001d26:	6821      	ldr	r1, [r4, #0]
 8001d28:	688b      	ldr	r3, [r1, #8]
 8001d2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001d2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001d32:	6922      	ldr	r2, [r4, #16]
 8001d34:	68e0      	ldr	r0, [r4, #12]
 8001d36:	4302      	orrs	r2, r0
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001d3c:	6821      	ldr	r1, [r4, #0]
 8001d3e:	68cb      	ldr	r3, [r1, #12]
 8001d40:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001d44:	6962      	ldr	r2, [r4, #20]
 8001d46:	69a0      	ldr	r0, [r4, #24]
 8001d48:	4302      	orrs	r2, r0
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	6813      	ldr	r3, [r2, #0]
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d58:	2000      	movs	r0, #0
 8001d5a:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001d5c:	2320      	movs	r3, #32
 8001d5e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d62:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d64:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8001d68:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001d6a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8001d6e:	f7ff fa55 	bl	800121c <HAL_I2C_MspInit>
 8001d72:	e782      	b.n	8001c7a <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d74:	4b29      	ldr	r3, [pc, #164]	@ (8001e1c <HAL_I2C_Init+0x1b4>)
 8001d76:	4298      	cmp	r0, r3
 8001d78:	bf8c      	ite	hi
 8001d7a:	2300      	movhi	r3, #0
 8001d7c:	2301      	movls	r3, #1
 8001d7e:	e799      	b.n	8001cb4 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d80:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8001d84:	fb05 f303 	mul.w	r3, r5, r3
 8001d88:	4d25      	ldr	r5, [pc, #148]	@ (8001e20 <HAL_I2C_Init+0x1b8>)
 8001d8a:	fba5 5303 	umull	r5, r3, r5, r3
 8001d8e:	099b      	lsrs	r3, r3, #6
 8001d90:	3301      	adds	r3, #1
 8001d92:	e7a6      	b.n	8001ce2 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d94:	68a6      	ldr	r6, [r4, #8]
 8001d96:	b9be      	cbnz	r6, 8001dc8 <HAL_I2C_Init+0x160>
 8001d98:	1e43      	subs	r3, r0, #1
 8001d9a:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001d9e:	fbb3 f3fc 	udiv	r3, r3, ip
 8001da2:	3301      	adds	r3, #1
 8001da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001da8:	fab3 f383 	clz	r3, r3
 8001dac:	095b      	lsrs	r3, r3, #5
 8001dae:	bb43      	cbnz	r3, 8001e02 <HAL_I2C_Init+0x19a>
 8001db0:	b9c6      	cbnz	r6, 8001de4 <HAL_I2C_Init+0x17c>
 8001db2:	1e43      	subs	r3, r0, #1
 8001db4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001db8:	fbb3 f3f5 	udiv	r3, r3, r5
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001dc6:	e7a3      	b.n	8001d10 <HAL_I2C_Init+0xa8>
 8001dc8:	1e43      	subs	r3, r0, #1
 8001dca:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8001dce:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001dd2:	fbb3 f3fc 	udiv	r3, r3, ip
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ddc:	fab3 f383 	clz	r3, r3
 8001de0:	095b      	lsrs	r3, r3, #5
 8001de2:	e7e4      	b.n	8001dae <HAL_I2C_Init+0x146>
 8001de4:	1e43      	subs	r3, r0, #1
 8001de6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001dea:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001dee:	fbb3 f3f5 	udiv	r3, r3, r5
 8001df2:	3301      	adds	r3, #1
 8001df4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dfc:	e788      	b.n	8001d10 <HAL_I2C_Init+0xa8>
 8001dfe:	2304      	movs	r3, #4
 8001e00:	e786      	b.n	8001d10 <HAL_I2C_Init+0xa8>
 8001e02:	2301      	movs	r3, #1
 8001e04:	e784      	b.n	8001d10 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8001e06:	2001      	movs	r0, #1
}
 8001e08:	4770      	bx	lr
    return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	e7ac      	b.n	8001d68 <HAL_I2C_Init+0x100>
 8001e0e:	bf00      	nop
 8001e10:	000186a0 	.word	0x000186a0
 8001e14:	001e847f 	.word	0x001e847f
 8001e18:	431bde83 	.word	0x431bde83
 8001e1c:	003d08ff 	.word	0x003d08ff
 8001e20:	10624dd3 	.word	0x10624dd3

08001e24 <HAL_I2C_Master_Transmit>:
{
 8001e24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	460f      	mov	r7, r1
 8001e2e:	4691      	mov	r9, r2
 8001e30:	4698      	mov	r8, r3
 8001e32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8001e34:	f7ff fb40 	bl	80014b8 <HAL_GetTick>
 8001e38:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3a:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 8001e3e:	b2c0      	uxtb	r0, r0
 8001e40:	2820      	cmp	r0, #32
 8001e42:	d004      	beq.n	8001e4e <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 8001e44:	2702      	movs	r7, #2
}
 8001e46:	4638      	mov	r0, r7
 8001e48:	b005      	add	sp, #20
 8001e4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e4e:	9500      	str	r5, [sp, #0]
 8001e50:	2319      	movs	r3, #25
 8001e52:	2201      	movs	r2, #1
 8001e54:	494f      	ldr	r1, [pc, #316]	@ (8001f94 <HAL_I2C_Master_Transmit+0x170>)
 8001e56:	4620      	mov	r0, r4
 8001e58:	f7ff fcc1 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	f040 8092 	bne.w	8001f86 <HAL_I2C_Master_Transmit+0x162>
    __HAL_LOCK(hi2c);
 8001e62:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	f000 808f 	beq.w	8001f8a <HAL_I2C_Master_Transmit+0x166>
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e72:	6823      	ldr	r3, [r4, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	f012 0f01 	tst.w	r2, #1
 8001e7a:	d103      	bne.n	8001e84 <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
 8001e82:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e84:	6822      	ldr	r2, [r4, #0]
 8001e86:	6813      	ldr	r3, [r2, #0]
 8001e88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001e8c:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001e8e:	2321      	movs	r3, #33	@ 0x21
 8001e90:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001e94:	2310      	movs	r3, #16
 8001e96:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8001e9e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001ea2:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ea6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001ea8:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8001f98 <HAL_I2C_Master_Transmit+0x174>)
 8001eac:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001eae:	462b      	mov	r3, r5
 8001eb0:	4632      	mov	r2, r6
 8001eb2:	4639      	mov	r1, r7
 8001eb4:	4620      	mov	r0, r4
 8001eb6:	f7ff fd53 	bl	8001960 <I2C_MasterRequestWrite>
 8001eba:	4607      	mov	r7, r0
 8001ebc:	2800      	cmp	r0, #0
 8001ebe:	d166      	bne.n	8001f8e <HAL_I2C_Master_Transmit+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9303      	str	r3, [sp, #12]
 8001ec4:	6823      	ldr	r3, [r4, #0]
 8001ec6:	695a      	ldr	r2, [r3, #20]
 8001ec8:	9203      	str	r2, [sp, #12]
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	9303      	str	r3, [sp, #12]
 8001ece:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8001ed0:	e011      	b.n	8001ef6 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ed2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ed4:	2b04      	cmp	r3, #4
 8001ed6:	d001      	beq.n	8001edc <HAL_I2C_Master_Transmit+0xb8>
        return HAL_ERROR;
 8001ed8:	2701      	movs	r7, #1
 8001eda:	e7b4      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001edc:	6822      	ldr	r2, [r4, #0]
 8001ede:	6813      	ldr	r3, [r2, #0]
 8001ee0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	e7f7      	b.n	8001ed8 <HAL_I2C_Master_Transmit+0xb4>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ee8:	462a      	mov	r2, r5
 8001eea:	4631      	mov	r1, r6
 8001eec:	4620      	mov	r0, r4
 8001eee:	f7ff fe50 	bl	8001b92 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ef2:	2800      	cmp	r0, #0
 8001ef4:	d12e      	bne.n	8001f54 <HAL_I2C_Master_Transmit+0x130>
    while (hi2c->XferSize > 0U)
 8001ef6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d036      	beq.n	8001f6a <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efc:	462a      	mov	r2, r5
 8001efe:	4631      	mov	r1, r6
 8001f00:	4620      	mov	r0, r4
 8001f02:	f7ff fe17 	bl	8001b34 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f06:	2800      	cmp	r0, #0
 8001f08:	d1e3      	bne.n	8001ed2 <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f0a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001f0c:	6823      	ldr	r3, [r4, #0]
 8001f0e:	7812      	ldrb	r2, [r2, #0]
 8001f10:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001f12:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001f14:	1c43      	adds	r3, r0, #1
 8001f16:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001f18:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8001f1a:	b289      	uxth	r1, r1
 8001f1c:	3901      	subs	r1, #1
 8001f1e:	b289      	uxth	r1, r1
 8001f20:	8561      	strh	r1, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f22:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f2a:	6822      	ldr	r2, [r4, #0]
 8001f2c:	6951      	ldr	r1, [r2, #20]
 8001f2e:	f011 0f04 	tst.w	r1, #4
 8001f32:	d0d9      	beq.n	8001ee8 <HAL_I2C_Master_Transmit+0xc4>
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0d7      	beq.n	8001ee8 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f38:	7843      	ldrb	r3, [r0, #1]
 8001f3a:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8001f3c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001f3e:	3301      	adds	r3, #1
 8001f40:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8001f42:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	3b01      	subs	r3, #1
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8001f4c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	8523      	strh	r3, [r4, #40]	@ 0x28
 8001f52:	e7c9      	b.n	8001ee8 <HAL_I2C_Master_Transmit+0xc4>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d001      	beq.n	8001f5e <HAL_I2C_Master_Transmit+0x13a>
        return HAL_ERROR;
 8001f5a:	2701      	movs	r7, #1
 8001f5c:	e773      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f5e:	6822      	ldr	r2, [r4, #0]
 8001f60:	6813      	ldr	r3, [r2, #0]
 8001f62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f66:	6013      	str	r3, [r2, #0]
 8001f68:	e7f7      	b.n	8001f5a <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f6a:	6822      	ldr	r2, [r4, #0]
 8001f6c:	6813      	ldr	r3, [r2, #0]
 8001f6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f72:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f74:	2320      	movs	r3, #32
 8001f76:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8001f80:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8001f84:	e75f      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 8001f86:	2702      	movs	r7, #2
 8001f88:	e75d      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8001f8a:	2702      	movs	r7, #2
 8001f8c:	e75b      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
      return HAL_ERROR;
 8001f8e:	2701      	movs	r7, #1
 8001f90:	e759      	b.n	8001e46 <HAL_I2C_Master_Transmit+0x22>
 8001f92:	bf00      	nop
 8001f94:	00100002 	.word	0x00100002
 8001f98:	ffff0000 	.word	0xffff0000

08001f9c <HAL_I2C_Master_Receive>:
{
 8001f9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001fa0:	b087      	sub	sp, #28
 8001fa2:	4604      	mov	r4, r0
 8001fa4:	460f      	mov	r7, r1
 8001fa6:	4691      	mov	r9, r2
 8001fa8:	4698      	mov	r8, r3
 8001faa:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
  uint32_t tickstart = HAL_GetTick();
 8001fac:	f7ff fa84 	bl	80014b8 <HAL_GetTick>
 8001fb0:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb2:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 8001fb6:	b2c0      	uxtb	r0, r0
 8001fb8:	2820      	cmp	r0, #32
 8001fba:	d004      	beq.n	8001fc6 <HAL_I2C_Master_Receive+0x2a>
    return HAL_BUSY;
 8001fbc:	2702      	movs	r7, #2
}
 8001fbe:	4638      	mov	r0, r7
 8001fc0:	b007      	add	sp, #28
 8001fc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fc6:	9500      	str	r5, [sp, #0]
 8001fc8:	2319      	movs	r3, #25
 8001fca:	2201      	movs	r2, #1
 8001fcc:	4989      	ldr	r1, [pc, #548]	@ (80021f4 <HAL_I2C_Master_Receive+0x258>)
 8001fce:	4620      	mov	r0, r4
 8001fd0:	f7ff fc05 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	f040 814f 	bne.w	8002278 <HAL_I2C_Master_Receive+0x2dc>
    __HAL_LOCK(hi2c);
 8001fda:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	f000 814c 	beq.w	800227c <HAL_I2C_Master_Receive+0x2e0>
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	f012 0f01 	tst.w	r2, #1
 8001ff2:	d103      	bne.n	8001ffc <HAL_I2C_Master_Receive+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ffc:	6822      	ldr	r2, [r4, #0]
 8001ffe:	6813      	ldr	r3, [r2, #0]
 8002000:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002004:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002006:	2322      	movs	r3, #34	@ 0x22
 8002008:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800200c:	2310      	movs	r3, #16
 800200e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002012:	2300      	movs	r3, #0
 8002014:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8002016:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800201a:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800201e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002020:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002022:	4b75      	ldr	r3, [pc, #468]	@ (80021f8 <HAL_I2C_Master_Receive+0x25c>)
 8002024:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002026:	462b      	mov	r3, r5
 8002028:	4632      	mov	r2, r6
 800202a:	4639      	mov	r1, r7
 800202c:	4620      	mov	r0, r4
 800202e:	f7ff fcf1 	bl	8001a14 <I2C_MasterRequestRead>
 8002032:	4607      	mov	r7, r0
 8002034:	2800      	cmp	r0, #0
 8002036:	f040 8123 	bne.w	8002280 <HAL_I2C_Master_Receive+0x2e4>
    if (hi2c->XferSize == 0U)
 800203a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800203c:	b95b      	cbnz	r3, 8002056 <HAL_I2C_Master_Receive+0xba>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800203e:	9302      	str	r3, [sp, #8]
 8002040:	6823      	ldr	r3, [r4, #0]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	9202      	str	r2, [sp, #8]
 8002046:	699a      	ldr	r2, [r3, #24]
 8002048:	9202      	str	r2, [sp, #8]
 800204a:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	e07a      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
    else if (hi2c->XferSize == 1U)
 8002056:	2b01      	cmp	r3, #1
 8002058:	d00f      	beq.n	800207a <HAL_I2C_Master_Receive+0xde>
    else if (hi2c->XferSize == 2U)
 800205a:	2b02      	cmp	r3, #2
 800205c:	d01f      	beq.n	800209e <HAL_I2C_Master_Receive+0x102>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800205e:	6822      	ldr	r2, [r4, #0]
 8002060:	6813      	ldr	r3, [r2, #0]
 8002062:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002066:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002068:	2300      	movs	r3, #0
 800206a:	9305      	str	r3, [sp, #20]
 800206c:	6823      	ldr	r3, [r4, #0]
 800206e:	695a      	ldr	r2, [r3, #20]
 8002070:	9205      	str	r2, [sp, #20]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	9305      	str	r3, [sp, #20]
 8002076:	9b05      	ldr	r3, [sp, #20]
 8002078:	e068      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800207a:	6822      	ldr	r2, [r4, #0]
 800207c:	6813      	ldr	r3, [r2, #0]
 800207e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002082:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002084:	2300      	movs	r3, #0
 8002086:	9303      	str	r3, [sp, #12]
 8002088:	6823      	ldr	r3, [r4, #0]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	9203      	str	r2, [sp, #12]
 800208e:	699a      	ldr	r2, [r3, #24]
 8002090:	9203      	str	r2, [sp, #12]
 8002092:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	e056      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800209e:	6822      	ldr	r2, [r4, #0]
 80020a0:	6813      	ldr	r3, [r2, #0]
 80020a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80020a6:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020a8:	6822      	ldr	r2, [r4, #0]
 80020aa:	6813      	ldr	r3, [r2, #0]
 80020ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020b0:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020b2:	2300      	movs	r3, #0
 80020b4:	9304      	str	r3, [sp, #16]
 80020b6:	6823      	ldr	r3, [r4, #0]
 80020b8:	695a      	ldr	r2, [r3, #20]
 80020ba:	9204      	str	r2, [sp, #16]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	9304      	str	r3, [sp, #16]
 80020c0:	9b04      	ldr	r3, [sp, #16]
 80020c2:	e043      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020c4:	462a      	mov	r2, r5
 80020c6:	4631      	mov	r1, r6
 80020c8:	4620      	mov	r0, r4
 80020ca:	f7ff fd91 	bl	8001bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80020ce:	2800      	cmp	r0, #0
 80020d0:	f040 80d8 	bne.w	8002284 <HAL_I2C_Master_Receive+0x2e8>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	691a      	ldr	r2, [r3, #16]
 80020d8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80020da:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80020dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80020de:	3301      	adds	r3, #1
 80020e0:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80020e2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80020e4:	3b01      	subs	r3, #1
 80020e6:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80020e8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	3b01      	subs	r3, #1
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80020f2:	e02b      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80020f4:	9500      	str	r5, [sp, #0]
 80020f6:	4633      	mov	r3, r6
 80020f8:	2200      	movs	r2, #0
 80020fa:	4940      	ldr	r1, [pc, #256]	@ (80021fc <HAL_I2C_Master_Receive+0x260>)
 80020fc:	4620      	mov	r0, r4
 80020fe:	f7ff fb6e 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8002102:	2800      	cmp	r0, #0
 8002104:	f040 80c0 	bne.w	8002288 <HAL_I2C_Master_Receive+0x2ec>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002108:	6822      	ldr	r2, [r4, #0]
 800210a:	6813      	ldr	r3, [r2, #0]
 800210c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002110:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002112:	6823      	ldr	r3, [r4, #0]
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002118:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800211a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800211c:	1c53      	adds	r3, r2, #1
 800211e:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8002120:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002122:	3b01      	subs	r3, #1
 8002124:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002126:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002128:	b29b      	uxth	r3, r3
 800212a:	3b01      	subs	r3, #1
 800212c:	b29b      	uxth	r3, r3
 800212e:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002130:	6823      	ldr	r3, [r4, #0]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8002136:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002138:	3301      	adds	r3, #1
 800213a:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800213c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800213e:	3b01      	subs	r3, #1
 8002140:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002142:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002144:	b29b      	uxth	r3, r3
 8002146:	3b01      	subs	r3, #1
 8002148:	b29b      	uxth	r3, r3
 800214a:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800214c:	8d21      	ldrh	r1, [r4, #40]	@ 0x28
 800214e:	2900      	cmp	r1, #0
 8002150:	f000 8089 	beq.w	8002266 <HAL_I2C_Master_Receive+0x2ca>
      if (hi2c->XferSize <= 3U)
 8002154:	2903      	cmp	r1, #3
 8002156:	d853      	bhi.n	8002200 <HAL_I2C_Master_Receive+0x264>
        if (hi2c->XferSize == 1U)
 8002158:	2901      	cmp	r1, #1
 800215a:	d0b3      	beq.n	80020c4 <HAL_I2C_Master_Receive+0x128>
        else if (hi2c->XferSize == 2U)
 800215c:	2902      	cmp	r1, #2
 800215e:	d0c9      	beq.n	80020f4 <HAL_I2C_Master_Receive+0x158>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002160:	9500      	str	r5, [sp, #0]
 8002162:	4633      	mov	r3, r6
 8002164:	2200      	movs	r2, #0
 8002166:	4925      	ldr	r1, [pc, #148]	@ (80021fc <HAL_I2C_Master_Receive+0x260>)
 8002168:	4620      	mov	r0, r4
 800216a:	f7ff fb38 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 800216e:	2800      	cmp	r0, #0
 8002170:	f040 808c 	bne.w	800228c <HAL_I2C_Master_Receive+0x2f0>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002174:	6822      	ldr	r2, [r4, #0]
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800217c:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	691a      	ldr	r2, [r3, #16]
 8002182:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002184:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002186:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002188:	3301      	adds	r3, #1
 800218a:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800218c:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800218e:	3b01      	subs	r3, #1
 8002190:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002192:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8002194:	b289      	uxth	r1, r1
 8002196:	3901      	subs	r1, #1
 8002198:	b289      	uxth	r1, r1
 800219a:	8561      	strh	r1, [r4, #42]	@ 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800219c:	9500      	str	r5, [sp, #0]
 800219e:	4633      	mov	r3, r6
 80021a0:	2200      	movs	r2, #0
 80021a2:	4916      	ldr	r1, [pc, #88]	@ (80021fc <HAL_I2C_Master_Receive+0x260>)
 80021a4:	4620      	mov	r0, r4
 80021a6:	f7ff fb1a 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 80021aa:	2800      	cmp	r0, #0
 80021ac:	d170      	bne.n	8002290 <HAL_I2C_Master_Receive+0x2f4>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021ae:	6822      	ldr	r2, [r4, #0]
 80021b0:	6813      	ldr	r3, [r2, #0]
 80021b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021b6:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80021be:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80021c0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80021c2:	1c53      	adds	r3, r2, #1
 80021c4:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80021c6:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80021c8:	3b01      	subs	r3, #1
 80021ca:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80021cc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	3b01      	subs	r3, #1
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021d6:	6823      	ldr	r3, [r4, #0]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80021dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80021de:	3301      	adds	r3, #1
 80021e0:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 80021e2:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 80021e4:	3b01      	subs	r3, #1
 80021e6:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 80021e8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	3b01      	subs	r3, #1
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	8563      	strh	r3, [r4, #42]	@ 0x2a
 80021f2:	e7ab      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
 80021f4:	00100002 	.word	0x00100002
 80021f8:	ffff0000 	.word	0xffff0000
 80021fc:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002200:	462a      	mov	r2, r5
 8002202:	4631      	mov	r1, r6
 8002204:	4620      	mov	r0, r4
 8002206:	f7ff fcf3 	bl	8001bf0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800220a:	2800      	cmp	r0, #0
 800220c:	d142      	bne.n	8002294 <HAL_I2C_Master_Receive+0x2f8>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800220e:	6823      	ldr	r3, [r4, #0]
 8002210:	691a      	ldr	r2, [r3, #16]
 8002212:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002214:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002216:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002218:	3301      	adds	r3, #1
 800221a:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 800221c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800221e:	3a01      	subs	r2, #1
 8002220:	b292      	uxth	r2, r2
 8002222:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8002224:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002226:	b29b      	uxth	r3, r3
 8002228:	3b01      	subs	r3, #1
 800222a:	b29b      	uxth	r3, r3
 800222c:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800222e:	6823      	ldr	r3, [r4, #0]
 8002230:	6959      	ldr	r1, [r3, #20]
 8002232:	f011 0f04 	tst.w	r1, #4
 8002236:	d089      	beq.n	800214c <HAL_I2C_Master_Receive+0x1b0>
          if (hi2c->XferSize == 3U)
 8002238:	2a03      	cmp	r2, #3
 800223a:	d00f      	beq.n	800225c <HAL_I2C_Master_Receive+0x2c0>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800223c:	6823      	ldr	r3, [r4, #0]
 800223e:	691a      	ldr	r2, [r3, #16]
 8002240:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002242:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002244:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002246:	3301      	adds	r3, #1
 8002248:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800224a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800224c:	3b01      	subs	r3, #1
 800224e:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8002250:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002252:	b29b      	uxth	r3, r3
 8002254:	3b01      	subs	r3, #1
 8002256:	b29b      	uxth	r3, r3
 8002258:	8563      	strh	r3, [r4, #42]	@ 0x2a
 800225a:	e777      	b.n	800214c <HAL_I2C_Master_Receive+0x1b0>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	e7ea      	b.n	800223c <HAL_I2C_Master_Receive+0x2a0>
    hi2c->State = HAL_I2C_STATE_READY;
 8002266:	2320      	movs	r3, #32
 8002268:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800226c:	2300      	movs	r3, #0
 800226e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8002272:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8002276:	e6a2      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
      return HAL_BUSY;
 8002278:	2702      	movs	r7, #2
 800227a:	e6a0      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
    __HAL_LOCK(hi2c);
 800227c:	2702      	movs	r7, #2
 800227e:	e69e      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
      return HAL_ERROR;
 8002280:	2701      	movs	r7, #1
 8002282:	e69c      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 8002284:	2701      	movs	r7, #1
 8002286:	e69a      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 8002288:	2701      	movs	r7, #1
 800228a:	e698      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 800228c:	2701      	movs	r7, #1
 800228e:	e696      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
            return HAL_ERROR;
 8002290:	2701      	movs	r7, #1
 8002292:	e694      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>
          return HAL_ERROR;
 8002294:	2701      	movs	r7, #1
 8002296:	e692      	b.n	8001fbe <HAL_I2C_Master_Receive+0x22>

08002298 <HAL_I2C_IsDeviceReady>:
{
 8002298:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800229c:	b085      	sub	sp, #20
 800229e:	4604      	mov	r4, r0
 80022a0:	4688      	mov	r8, r1
 80022a2:	4691      	mov	r9, r2
 80022a4:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80022a6:	f7ff f907 	bl	80014b8 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80022aa:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d003      	beq.n	80022bc <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 80022b4:	2002      	movs	r0, #2
}
 80022b6:	b005      	add	sp, #20
 80022b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80022bc:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022be:	9000      	str	r0, [sp, #0]
 80022c0:	2319      	movs	r3, #25
 80022c2:	2201      	movs	r2, #1
 80022c4:	4957      	ldr	r1, [pc, #348]	@ (8002424 <HAL_I2C_IsDeviceReady+0x18c>)
 80022c6:	4620      	mov	r0, r4
 80022c8:	f7ff fa89 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 80022cc:	2800      	cmp	r0, #0
 80022ce:	f040 80a0 	bne.w	8002412 <HAL_I2C_IsDeviceReady+0x17a>
    __HAL_LOCK(hi2c);
 80022d2:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	f000 809d 	beq.w	8002416 <HAL_I2C_IsDeviceReady+0x17e>
 80022dc:	2301      	movs	r3, #1
 80022de:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	f012 0f01 	tst.w	r2, #1
 80022ea:	d103      	bne.n	80022f4 <HAL_I2C_IsDeviceReady+0x5c>
      __HAL_I2C_ENABLE(hi2c);
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	f042 0201 	orr.w	r2, r2, #1
 80022f2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022f4:	6822      	ldr	r2, [r4, #0]
 80022f6:	6813      	ldr	r3, [r2, #0]
 80022f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022fc:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80022fe:	2324      	movs	r3, #36	@ 0x24
 8002300:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002304:	2700      	movs	r7, #0
 8002306:	6427      	str	r7, [r4, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002308:	4b47      	ldr	r3, [pc, #284]	@ (8002428 <HAL_I2C_IsDeviceReady+0x190>)
 800230a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800230c:	e040      	b.n	8002390 <HAL_I2C_IsDeviceReady+0xf8>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002316:	d002      	beq.n	800231e <HAL_I2C_IsDeviceReady+0x86>
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002318:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800231c:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_TIMEOUT;
 800231e:	2003      	movs	r0, #3
 8002320:	e7c9      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002322:	23a0      	movs	r3, #160	@ 0xa0
 8002324:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002328:	6822      	ldr	r2, [r4, #0]
 800232a:	6953      	ldr	r3, [r2, #20]
 800232c:	f3c3 0340 	ubfx	r3, r3, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002330:	6952      	ldr	r2, [r2, #20]
 8002332:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002336:	f894 c03d 	ldrb.w	ip, [r4, #61]	@ 0x3d
 800233a:	fa5f fc8c 	uxtb.w	ip, ip
 800233e:	f1bc 0fa0 	cmp.w	ip, #160	@ 0xa0
 8002342:	d009      	beq.n	8002358 <HAL_I2C_IsDeviceReady+0xc0>
 8002344:	b943      	cbnz	r3, 8002358 <HAL_I2C_IsDeviceReady+0xc0>
 8002346:	b93a      	cbnz	r2, 8002358 <HAL_I2C_IsDeviceReady+0xc0>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002348:	f7ff f8b6 	bl	80014b8 <HAL_GetTick>
 800234c:	1b80      	subs	r0, r0, r6
 800234e:	42a8      	cmp	r0, r5
 8002350:	d8e7      	bhi.n	8002322 <HAL_I2C_IsDeviceReady+0x8a>
 8002352:	2d00      	cmp	r5, #0
 8002354:	d1e8      	bne.n	8002328 <HAL_I2C_IsDeviceReady+0x90>
 8002356:	e7e4      	b.n	8002322 <HAL_I2C_IsDeviceReady+0x8a>
      hi2c->State = HAL_I2C_STATE_READY;
 8002358:	2320      	movs	r3, #32
 800235a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800235e:	6823      	ldr	r3, [r4, #0]
 8002360:	695a      	ldr	r2, [r3, #20]
 8002362:	f012 0f02 	tst.w	r2, #2
 8002366:	d131      	bne.n	80023cc <HAL_I2C_IsDeviceReady+0x134>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800236e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002376:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002378:	9600      	str	r6, [sp, #0]
 800237a:	2319      	movs	r3, #25
 800237c:	2201      	movs	r2, #1
 800237e:	4929      	ldr	r1, [pc, #164]	@ (8002424 <HAL_I2C_IsDeviceReady+0x18c>)
 8002380:	4620      	mov	r0, r4
 8002382:	f7ff fa2c 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 8002386:	2800      	cmp	r0, #0
 8002388:	d149      	bne.n	800241e <HAL_I2C_IsDeviceReady+0x186>
      I2C_Trials++;
 800238a:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 800238c:	454f      	cmp	r7, r9
 800238e:	d238      	bcs.n	8002402 <HAL_I2C_IsDeviceReady+0x16a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002390:	6822      	ldr	r2, [r4, #0]
 8002392:	6813      	ldr	r3, [r2, #0]
 8002394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002398:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800239a:	9600      	str	r6, [sp, #0]
 800239c:	462b      	mov	r3, r5
 800239e:	2200      	movs	r2, #0
 80023a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80023a4:	4620      	mov	r0, r4
 80023a6:	f7ff fa1a 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 80023aa:	2800      	cmp	r0, #0
 80023ac:	d1af      	bne.n	800230e <HAL_I2C_IsDeviceReady+0x76>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023ae:	6823      	ldr	r3, [r4, #0]
 80023b0:	f008 02fe 	and.w	r2, r8, #254	@ 0xfe
 80023b4:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80023b6:	f7ff f87f 	bl	80014b8 <HAL_GetTick>
 80023ba:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80023bc:	6822      	ldr	r2, [r4, #0]
 80023be:	6953      	ldr	r3, [r2, #20]
 80023c0:	f3c3 0340 	ubfx	r3, r3, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80023c4:	6952      	ldr	r2, [r2, #20]
 80023c6:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80023ca:	e7b4      	b.n	8002336 <HAL_I2C_IsDeviceReady+0x9e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023d2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023d4:	2300      	movs	r3, #0
 80023d6:	9303      	str	r3, [sp, #12]
 80023d8:	6823      	ldr	r3, [r4, #0]
 80023da:	695a      	ldr	r2, [r3, #20]
 80023dc:	9203      	str	r2, [sp, #12]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	9303      	str	r3, [sp, #12]
 80023e2:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023e4:	9600      	str	r6, [sp, #0]
 80023e6:	2319      	movs	r3, #25
 80023e8:	2201      	movs	r2, #1
 80023ea:	490e      	ldr	r1, [pc, #56]	@ (8002424 <HAL_I2C_IsDeviceReady+0x18c>)
 80023ec:	4620      	mov	r0, r4
 80023ee:	f7ff f9f6 	bl	80017de <I2C_WaitOnFlagUntilTimeout>
 80023f2:	b990      	cbnz	r0, 800241a <HAL_I2C_IsDeviceReady+0x182>
        hi2c->State = HAL_I2C_STATE_READY;
 80023f4:	2320      	movs	r3, #32
 80023f6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        __HAL_UNLOCK(hi2c);
 80023fa:	2300      	movs	r3, #0
 80023fc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_OK;
 8002400:	e759      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002402:	2320      	movs	r3, #32
 8002404:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8002408:	2300      	movs	r3, #0
 800240a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 800240e:	2001      	movs	r0, #1
 8002410:	e751      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
      return HAL_BUSY;
 8002412:	2002      	movs	r0, #2
 8002414:	e74f      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 8002416:	2002      	movs	r0, #2
 8002418:	e74d      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 800241a:	2001      	movs	r0, #1
 800241c:	e74b      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 800241e:	2001      	movs	r0, #1
 8002420:	e749      	b.n	80022b6 <HAL_I2C_IsDeviceReady+0x1e>
 8002422:	bf00      	nop
 8002424:	00100002 	.word	0x00100002
 8002428:	ffff0000 	.word	0xffff0000

0800242c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800242c:	2800      	cmp	r0, #0
 800242e:	f000 81e0 	beq.w	80027f2 <HAL_RCC_OscConfig+0x3c6>
{
 8002432:	b570      	push	{r4, r5, r6, lr}
 8002434:	b082      	sub	sp, #8
 8002436:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002438:	6803      	ldr	r3, [r0, #0]
 800243a:	f013 0f01 	tst.w	r3, #1
 800243e:	d03b      	beq.n	80024b8 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002440:	4b9f      	ldr	r3, [pc, #636]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 030c 	and.w	r3, r3, #12
 8002448:	2b04      	cmp	r3, #4
 800244a:	d02c      	beq.n	80024a6 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800244c:	4b9c      	ldr	r3, [pc, #624]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002454:	2b08      	cmp	r3, #8
 8002456:	d021      	beq.n	800249c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002458:	6863      	ldr	r3, [r4, #4]
 800245a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800245e:	d04f      	beq.n	8002500 <HAL_RCC_OscConfig+0xd4>
 8002460:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002464:	d052      	beq.n	800250c <HAL_RCC_OscConfig+0xe0>
 8002466:	4b96      	ldr	r3, [pc, #600]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002476:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002478:	6863      	ldr	r3, [r4, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d050      	beq.n	8002520 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247e:	f7ff f81b 	bl	80014b8 <HAL_GetTick>
 8002482:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002484:	4b8e      	ldr	r3, [pc, #568]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800248c:	d114      	bne.n	80024b8 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800248e:	f7ff f813 	bl	80014b8 <HAL_GetTick>
 8002492:	1b40      	subs	r0, r0, r5
 8002494:	2864      	cmp	r0, #100	@ 0x64
 8002496:	d9f5      	bls.n	8002484 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8002498:	2003      	movs	r0, #3
 800249a:	e1b1      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800249c:	4b88      	ldr	r3, [pc, #544]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024a4:	d0d8      	beq.n	8002458 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a6:	4b86      	ldr	r3, [pc, #536]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024ae:	d003      	beq.n	80024b8 <HAL_RCC_OscConfig+0x8c>
 80024b0:	6863      	ldr	r3, [r4, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f000 819f 	beq.w	80027f6 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024b8:	6823      	ldr	r3, [r4, #0]
 80024ba:	f013 0f02 	tst.w	r3, #2
 80024be:	d054      	beq.n	800256a <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024c0:	4b7f      	ldr	r3, [pc, #508]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f013 0f0c 	tst.w	r3, #12
 80024c8:	d03e      	beq.n	8002548 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ca:	4b7d      	ldr	r3, [pc, #500]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d033      	beq.n	800253e <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024d6:	68e3      	ldr	r3, [r4, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d068      	beq.n	80025ae <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024dc:	4b79      	ldr	r3, [pc, #484]	@ (80026c4 <HAL_RCC_OscConfig+0x298>)
 80024de:	2201      	movs	r2, #1
 80024e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e2:	f7fe ffe9 	bl	80014b8 <HAL_GetTick>
 80024e6:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e8:	4b75      	ldr	r3, [pc, #468]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f013 0f02 	tst.w	r3, #2
 80024f0:	d154      	bne.n	800259c <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f2:	f7fe ffe1 	bl	80014b8 <HAL_GetTick>
 80024f6:	1b40      	subs	r0, r0, r5
 80024f8:	2802      	cmp	r0, #2
 80024fa:	d9f5      	bls.n	80024e8 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80024fc:	2003      	movs	r0, #3
 80024fe:	e17f      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002500:	4a6f      	ldr	r2, [pc, #444]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002502:	6813      	ldr	r3, [r2, #0]
 8002504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e7b5      	b.n	8002478 <HAL_RCC_OscConfig+0x4c>
 800250c:	4b6c      	ldr	r3, [pc, #432]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	e7ab      	b.n	8002478 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8002520:	f7fe ffca 	bl	80014b8 <HAL_GetTick>
 8002524:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002526:	4b66      	ldr	r3, [pc, #408]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800252e:	d0c3      	beq.n	80024b8 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe ffc2 	bl	80014b8 <HAL_GetTick>
 8002534:	1b40      	subs	r0, r0, r5
 8002536:	2864      	cmp	r0, #100	@ 0x64
 8002538:	d9f5      	bls.n	8002526 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 800253a:	2003      	movs	r0, #3
 800253c:	e160      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800253e:	4b60      	ldr	r3, [pc, #384]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002546:	d1c6      	bne.n	80024d6 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002548:	4b5d      	ldr	r3, [pc, #372]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f013 0f02 	tst.w	r3, #2
 8002550:	d003      	beq.n	800255a <HAL_RCC_OscConfig+0x12e>
 8002552:	68e3      	ldr	r3, [r4, #12]
 8002554:	2b01      	cmp	r3, #1
 8002556:	f040 8150 	bne.w	80027fa <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800255a:	4a59      	ldr	r2, [pc, #356]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800255c:	6813      	ldr	r3, [r2, #0]
 800255e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002562:	6921      	ldr	r1, [r4, #16]
 8002564:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002568:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800256a:	6823      	ldr	r3, [r4, #0]
 800256c:	f013 0f08 	tst.w	r3, #8
 8002570:	d042      	beq.n	80025f8 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002572:	6963      	ldr	r3, [r4, #20]
 8002574:	b36b      	cbz	r3, 80025d2 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002576:	4b53      	ldr	r3, [pc, #332]	@ (80026c4 <HAL_RCC_OscConfig+0x298>)
 8002578:	2201      	movs	r2, #1
 800257a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257e:	f7fe ff9b 	bl	80014b8 <HAL_GetTick>
 8002582:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002584:	4b4e      	ldr	r3, [pc, #312]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002588:	f013 0f02 	tst.w	r3, #2
 800258c:	d134      	bne.n	80025f8 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800258e:	f7fe ff93 	bl	80014b8 <HAL_GetTick>
 8002592:	1b40      	subs	r0, r0, r5
 8002594:	2802      	cmp	r0, #2
 8002596:	d9f5      	bls.n	8002584 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002598:	2003      	movs	r0, #3
 800259a:	e131      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800259c:	4a48      	ldr	r2, [pc, #288]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800259e:	6813      	ldr	r3, [r2, #0]
 80025a0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80025a4:	6921      	ldr	r1, [r4, #16]
 80025a6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	e7dd      	b.n	800256a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 80025ae:	4b45      	ldr	r3, [pc, #276]	@ (80026c4 <HAL_RCC_OscConfig+0x298>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025b4:	f7fe ff80 	bl	80014b8 <HAL_GetTick>
 80025b8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ba:	4b41      	ldr	r3, [pc, #260]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f013 0f02 	tst.w	r3, #2
 80025c2:	d0d2      	beq.n	800256a <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025c4:	f7fe ff78 	bl	80014b8 <HAL_GetTick>
 80025c8:	1b40      	subs	r0, r0, r5
 80025ca:	2802      	cmp	r0, #2
 80025cc:	d9f5      	bls.n	80025ba <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 80025ce:	2003      	movs	r0, #3
 80025d0:	e116      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025d2:	4b3c      	ldr	r3, [pc, #240]	@ (80026c4 <HAL_RCC_OscConfig+0x298>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025da:	f7fe ff6d 	bl	80014b8 <HAL_GetTick>
 80025de:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e0:	4b37      	ldr	r3, [pc, #220]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80025e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025e4:	f013 0f02 	tst.w	r3, #2
 80025e8:	d006      	beq.n	80025f8 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ea:	f7fe ff65 	bl	80014b8 <HAL_GetTick>
 80025ee:	1b40      	subs	r0, r0, r5
 80025f0:	2802      	cmp	r0, #2
 80025f2:	d9f5      	bls.n	80025e0 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 80025f4:	2003      	movs	r0, #3
 80025f6:	e103      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025f8:	6823      	ldr	r3, [r4, #0]
 80025fa:	f013 0f04 	tst.w	r3, #4
 80025fe:	d077      	beq.n	80026f0 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002600:	4b2f      	ldr	r3, [pc, #188]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002608:	d133      	bne.n	8002672 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	9301      	str	r3, [sp, #4]
 800260e:	4b2c      	ldr	r3, [pc, #176]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002612:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002616:	641a      	str	r2, [r3, #64]	@ 0x40
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002622:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002624:	4b28      	ldr	r3, [pc, #160]	@ (80026c8 <HAL_RCC_OscConfig+0x29c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800262c:	d023      	beq.n	8002676 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800262e:	68a3      	ldr	r3, [r4, #8]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d034      	beq.n	800269e <HAL_RCC_OscConfig+0x272>
 8002634:	2b05      	cmp	r3, #5
 8002636:	d038      	beq.n	80026aa <HAL_RCC_OscConfig+0x27e>
 8002638:	4b21      	ldr	r3, [pc, #132]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 800263a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800263c:	f022 0201 	bic.w	r2, r2, #1
 8002640:	671a      	str	r2, [r3, #112]	@ 0x70
 8002642:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002644:	f022 0204 	bic.w	r2, r2, #4
 8002648:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800264a:	68a3      	ldr	r3, [r4, #8]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d03d      	beq.n	80026cc <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002650:	f7fe ff32 	bl	80014b8 <HAL_GetTick>
 8002654:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002656:	4b1a      	ldr	r3, [pc, #104]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800265a:	f013 0f02 	tst.w	r3, #2
 800265e:	d146      	bne.n	80026ee <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002660:	f7fe ff2a 	bl	80014b8 <HAL_GetTick>
 8002664:	1b80      	subs	r0, r0, r6
 8002666:	f241 3388 	movw	r3, #5000	@ 0x1388
 800266a:	4298      	cmp	r0, r3
 800266c:	d9f3      	bls.n	8002656 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 800266e:	2003      	movs	r0, #3
 8002670:	e0c6      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8002672:	2500      	movs	r5, #0
 8002674:	e7d6      	b.n	8002624 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002676:	4a14      	ldr	r2, [pc, #80]	@ (80026c8 <HAL_RCC_OscConfig+0x29c>)
 8002678:	6813      	ldr	r3, [r2, #0]
 800267a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800267e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002680:	f7fe ff1a 	bl	80014b8 <HAL_GetTick>
 8002684:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <HAL_RCC_OscConfig+0x29c>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800268e:	d1ce      	bne.n	800262e <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002690:	f7fe ff12 	bl	80014b8 <HAL_GetTick>
 8002694:	1b80      	subs	r0, r0, r6
 8002696:	2802      	cmp	r0, #2
 8002698:	d9f5      	bls.n	8002686 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 800269a:	2003      	movs	r0, #3
 800269c:	e0b0      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800269e:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80026a0:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a8:	e7cf      	b.n	800264a <HAL_RCC_OscConfig+0x21e>
 80026aa:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <HAL_RCC_OscConfig+0x294>)
 80026ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026ae:	f042 0204 	orr.w	r2, r2, #4
 80026b2:	671a      	str	r2, [r3, #112]	@ 0x70
 80026b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	671a      	str	r2, [r3, #112]	@ 0x70
 80026bc:	e7c5      	b.n	800264a <HAL_RCC_OscConfig+0x21e>
 80026be:	bf00      	nop
 80026c0:	40023800 	.word	0x40023800
 80026c4:	42470000 	.word	0x42470000
 80026c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026cc:	f7fe fef4 	bl	80014b8 <HAL_GetTick>
 80026d0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d2:	4b52      	ldr	r3, [pc, #328]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 80026d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026d6:	f013 0f02 	tst.w	r3, #2
 80026da:	d008      	beq.n	80026ee <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026dc:	f7fe feec 	bl	80014b8 <HAL_GetTick>
 80026e0:	1b80      	subs	r0, r0, r6
 80026e2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026e6:	4298      	cmp	r0, r3
 80026e8:	d9f3      	bls.n	80026d2 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 80026ea:	2003      	movs	r0, #3
 80026ec:	e088      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026ee:	b9ed      	cbnz	r5, 800272c <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f0:	69a3      	ldr	r3, [r4, #24]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 8083 	beq.w	80027fe <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026f8:	4a48      	ldr	r2, [pc, #288]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 80026fa:	6892      	ldr	r2, [r2, #8]
 80026fc:	f002 020c 	and.w	r2, r2, #12
 8002700:	2a08      	cmp	r2, #8
 8002702:	d051      	beq.n	80027a8 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002704:	2b02      	cmp	r3, #2
 8002706:	d017      	beq.n	8002738 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002708:	4b45      	ldr	r3, [pc, #276]	@ (8002820 <HAL_RCC_OscConfig+0x3f4>)
 800270a:	2200      	movs	r2, #0
 800270c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270e:	f7fe fed3 	bl	80014b8 <HAL_GetTick>
 8002712:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002714:	4b41      	ldr	r3, [pc, #260]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800271c:	d042      	beq.n	80027a4 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271e:	f7fe fecb 	bl	80014b8 <HAL_GetTick>
 8002722:	1b00      	subs	r0, r0, r4
 8002724:	2802      	cmp	r0, #2
 8002726:	d9f5      	bls.n	8002714 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002728:	2003      	movs	r0, #3
 800272a:	e069      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 800272c:	4a3b      	ldr	r2, [pc, #236]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 800272e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002730:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002734:	6413      	str	r3, [r2, #64]	@ 0x40
 8002736:	e7db      	b.n	80026f0 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8002738:	4b39      	ldr	r3, [pc, #228]	@ (8002820 <HAL_RCC_OscConfig+0x3f4>)
 800273a:	2200      	movs	r2, #0
 800273c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800273e:	f7fe febb 	bl	80014b8 <HAL_GetTick>
 8002742:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002744:	4b35      	ldr	r3, [pc, #212]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800274c:	d006      	beq.n	800275c <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800274e:	f7fe feb3 	bl	80014b8 <HAL_GetTick>
 8002752:	1b40      	subs	r0, r0, r5
 8002754:	2802      	cmp	r0, #2
 8002756:	d9f5      	bls.n	8002744 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8002758:	2003      	movs	r0, #3
 800275a:	e051      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800275c:	69e3      	ldr	r3, [r4, #28]
 800275e:	6a22      	ldr	r2, [r4, #32]
 8002760:	4313      	orrs	r3, r2
 8002762:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002764:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002768:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800276a:	0852      	lsrs	r2, r2, #1
 800276c:	3a01      	subs	r2, #1
 800276e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002772:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002774:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002778:	4a28      	ldr	r2, [pc, #160]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 800277a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800277c:	4b28      	ldr	r3, [pc, #160]	@ (8002820 <HAL_RCC_OscConfig+0x3f4>)
 800277e:	2201      	movs	r2, #1
 8002780:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002782:	f7fe fe99 	bl	80014b8 <HAL_GetTick>
 8002786:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002790:	d106      	bne.n	80027a0 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002792:	f7fe fe91 	bl	80014b8 <HAL_GetTick>
 8002796:	1b00      	subs	r0, r0, r4
 8002798:	2802      	cmp	r0, #2
 800279a:	d9f5      	bls.n	8002788 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 800279c:	2003      	movs	r0, #3
 800279e:	e02f      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80027a0:	2000      	movs	r0, #0
 80027a2:	e02d      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 80027a4:	2000      	movs	r0, #0
 80027a6:	e02b      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d02b      	beq.n	8002804 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 80027ac:	4b1b      	ldr	r3, [pc, #108]	@ (800281c <HAL_RCC_OscConfig+0x3f0>)
 80027ae:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027b0:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 80027b4:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027b6:	4291      	cmp	r1, r2
 80027b8:	d126      	bne.n	8002808 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027be:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027c0:	428a      	cmp	r2, r1
 80027c2:	d123      	bne.n	800280c <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027c4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027c6:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80027ca:	401a      	ands	r2, r3
 80027cc:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80027d0:	d11e      	bne.n	8002810 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027d2:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80027d6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80027d8:	0852      	lsrs	r2, r2, #1
 80027da:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027dc:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80027e0:	d118      	bne.n	8002814 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027e2:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 80027e6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027e8:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80027ec:	d114      	bne.n	8002818 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 80027ee:	2000      	movs	r0, #0
 80027f0:	e006      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 80027f2:	2001      	movs	r0, #1
}
 80027f4:	4770      	bx	lr
        return HAL_ERROR;
 80027f6:	2001      	movs	r0, #1
 80027f8:	e002      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 80027fa:	2001      	movs	r0, #1
 80027fc:	e000      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 80027fe:	2000      	movs	r0, #0
}
 8002800:	b002      	add	sp, #8
 8002802:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002804:	2001      	movs	r0, #1
 8002806:	e7fb      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8002808:	2001      	movs	r0, #1
 800280a:	e7f9      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 800280c:	2001      	movs	r0, #1
 800280e:	e7f7      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 8002810:	2001      	movs	r0, #1
 8002812:	e7f5      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 8002814:	2001      	movs	r0, #1
 8002816:	e7f3      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 8002818:	2001      	movs	r0, #1
 800281a:	e7f1      	b.n	8002800 <HAL_RCC_OscConfig+0x3d4>
 800281c:	40023800 	.word	0x40023800
 8002820:	42470000 	.word	0x42470000

08002824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002824:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002826:	4b31      	ldr	r3, [pc, #196]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xc8>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 030c 	and.w	r3, r3, #12
 800282e:	2b08      	cmp	r3, #8
 8002830:	d001      	beq.n	8002836 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002832:	482f      	ldr	r0, [pc, #188]	@ (80028f0 <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002834:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002836:	4b2d      	ldr	r3, [pc, #180]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xc8>)
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002844:	d02c      	beq.n	80028a0 <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002846:	4b29      	ldr	r3, [pc, #164]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xc8>)
 8002848:	6858      	ldr	r0, [r3, #4]
 800284a:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800284e:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002852:	ebbc 0c00 	subs.w	ip, ip, r0
 8002856:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800285a:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800285e:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002862:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002866:	ebb1 010c 	subs.w	r1, r1, ip
 800286a:	eb63 030e 	sbc.w	r3, r3, lr
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002874:	00c9      	lsls	r1, r1, #3
 8002876:	eb11 0c00 	adds.w	ip, r1, r0
 800287a:	f143 0300 	adc.w	r3, r3, #0
 800287e:	0299      	lsls	r1, r3, #10
 8002880:	2300      	movs	r3, #0
 8002882:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002886:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800288a:	f7fe f9dd 	bl	8000c48 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800288e:	4b17      	ldr	r3, [pc, #92]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xc8>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002896:	3301      	adds	r3, #1
 8002898:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 800289a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800289e:	e7c9      	b.n	8002834 <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a0:	4b12      	ldr	r3, [pc, #72]	@ (80028ec <HAL_RCC_GetSysClockFreq+0xc8>)
 80028a2:	6858      	ldr	r0, [r3, #4]
 80028a4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80028a8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80028ac:	ebbc 0c00 	subs.w	ip, ip, r0
 80028b0:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80028b4:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80028b8:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80028bc:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80028c0:	ebb1 010c 	subs.w	r1, r1, ip
 80028c4:	eb63 030e 	sbc.w	r3, r3, lr
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028ce:	00c9      	lsls	r1, r1, #3
 80028d0:	eb11 0c00 	adds.w	ip, r1, r0
 80028d4:	f143 0300 	adc.w	r3, r3, #0
 80028d8:	0299      	lsls	r1, r3, #10
 80028da:	2300      	movs	r3, #0
 80028dc:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80028e0:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80028e4:	f7fe f9b0 	bl	8000c48 <__aeabi_uldivmod>
 80028e8:	e7d1      	b.n	800288e <HAL_RCC_GetSysClockFreq+0x6a>
 80028ea:	bf00      	nop
 80028ec:	40023800 	.word	0x40023800
 80028f0:	00f42400 	.word	0x00f42400

080028f4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80028f4:	2800      	cmp	r0, #0
 80028f6:	f000 809b 	beq.w	8002a30 <HAL_RCC_ClockConfig+0x13c>
{
 80028fa:	b570      	push	{r4, r5, r6, lr}
 80028fc:	460d      	mov	r5, r1
 80028fe:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b4f      	ldr	r3, [pc, #316]	@ (8002a40 <HAL_RCC_ClockConfig+0x14c>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	428b      	cmp	r3, r1
 800290a:	d208      	bcs.n	800291e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290c:	b2cb      	uxtb	r3, r1
 800290e:	4a4c      	ldr	r2, [pc, #304]	@ (8002a40 <HAL_RCC_ClockConfig+0x14c>)
 8002910:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002912:	6813      	ldr	r3, [r2, #0]
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	428b      	cmp	r3, r1
 800291a:	f040 808b 	bne.w	8002a34 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800291e:	6823      	ldr	r3, [r4, #0]
 8002920:	f013 0f02 	tst.w	r3, #2
 8002924:	d017      	beq.n	8002956 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002926:	f013 0f04 	tst.w	r3, #4
 800292a:	d004      	beq.n	8002936 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800292c:	4a45      	ldr	r2, [pc, #276]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 800292e:	6893      	ldr	r3, [r2, #8]
 8002930:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002934:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	f013 0f08 	tst.w	r3, #8
 800293c:	d004      	beq.n	8002948 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800293e:	4a41      	ldr	r2, [pc, #260]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 8002940:	6893      	ldr	r3, [r2, #8]
 8002942:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002946:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002948:	4a3e      	ldr	r2, [pc, #248]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 800294a:	6893      	ldr	r3, [r2, #8]
 800294c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002950:	68a1      	ldr	r1, [r4, #8]
 8002952:	430b      	orrs	r3, r1
 8002954:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	f013 0f01 	tst.w	r3, #1
 800295c:	d032      	beq.n	80029c4 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800295e:	6863      	ldr	r3, [r4, #4]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d021      	beq.n	80029a8 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002964:	1e9a      	subs	r2, r3, #2
 8002966:	2a01      	cmp	r2, #1
 8002968:	d925      	bls.n	80029b6 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296a:	4a36      	ldr	r2, [pc, #216]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	f012 0f02 	tst.w	r2, #2
 8002972:	d061      	beq.n	8002a38 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002974:	4933      	ldr	r1, [pc, #204]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 8002976:	688a      	ldr	r2, [r1, #8]
 8002978:	f022 0203 	bic.w	r2, r2, #3
 800297c:	4313      	orrs	r3, r2
 800297e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002980:	f7fe fd9a 	bl	80014b8 <HAL_GetTick>
 8002984:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	4b2f      	ldr	r3, [pc, #188]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	6862      	ldr	r2, [r4, #4]
 8002990:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002994:	d016      	beq.n	80029c4 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002996:	f7fe fd8f 	bl	80014b8 <HAL_GetTick>
 800299a:	1b80      	subs	r0, r0, r6
 800299c:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029a0:	4298      	cmp	r0, r3
 80029a2:	d9f0      	bls.n	8002986 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80029a4:	2003      	movs	r0, #3
 80029a6:	e042      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029a8:	4a26      	ldr	r2, [pc, #152]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80029b0:	d1e0      	bne.n	8002974 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80029b2:	2001      	movs	r0, #1
 80029b4:	e03b      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b6:	4a23      	ldr	r2, [pc, #140]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 80029b8:	6812      	ldr	r2, [r2, #0]
 80029ba:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80029be:	d1d9      	bne.n	8002974 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80029c0:	2001      	movs	r0, #1
 80029c2:	e034      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a40 <HAL_RCC_ClockConfig+0x14c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	42ab      	cmp	r3, r5
 80029ce:	d907      	bls.n	80029e0 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d0:	b2ea      	uxtb	r2, r5
 80029d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002a40 <HAL_RCC_ClockConfig+0x14c>)
 80029d4:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	42ab      	cmp	r3, r5
 80029de:	d12d      	bne.n	8002a3c <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e0:	6823      	ldr	r3, [r4, #0]
 80029e2:	f013 0f04 	tst.w	r3, #4
 80029e6:	d006      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e8:	4a16      	ldr	r2, [pc, #88]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 80029ea:	6893      	ldr	r3, [r2, #8]
 80029ec:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80029f0:	68e1      	ldr	r1, [r4, #12]
 80029f2:	430b      	orrs	r3, r1
 80029f4:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	f013 0f08 	tst.w	r3, #8
 80029fc:	d007      	beq.n	8002a0e <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029fe:	4a11      	ldr	r2, [pc, #68]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 8002a00:	6893      	ldr	r3, [r2, #8]
 8002a02:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002a06:	6921      	ldr	r1, [r4, #16]
 8002a08:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a0c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a0e:	f7ff ff09 	bl	8002824 <HAL_RCC_GetSysClockFreq>
 8002a12:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <HAL_RCC_ClockConfig+0x150>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <HAL_RCC_ClockConfig+0x154>)
 8002a1c:	5cd3      	ldrb	r3, [r2, r3]
 8002a1e:	40d8      	lsrs	r0, r3
 8002a20:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <HAL_RCC_ClockConfig+0x158>)
 8002a22:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002a24:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <HAL_RCC_ClockConfig+0x15c>)
 8002a26:	6818      	ldr	r0, [r3, #0]
 8002a28:	f7fe fcfa 	bl	8001420 <HAL_InitTick>
  return HAL_OK;
 8002a2c:	2000      	movs	r0, #0
}
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002a30:	2001      	movs	r0, #1
}
 8002a32:	4770      	bx	lr
      return HAL_ERROR;
 8002a34:	2001      	movs	r0, #1
 8002a36:	e7fa      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002a38:	2001      	movs	r0, #1
 8002a3a:	e7f8      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	e7f6      	b.n	8002a2e <HAL_RCC_ClockConfig+0x13a>
 8002a40:	40023c00 	.word	0x40023c00
 8002a44:	40023800 	.word	0x40023800
 8002a48:	08005b24 	.word	0x08005b24
 8002a4c:	20000000 	.word	0x20000000
 8002a50:	20000008 	.word	0x20000008

08002a54 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002a54:	4b01      	ldr	r3, [pc, #4]	@ (8002a5c <HAL_RCC_GetHCLKFreq+0x8>)
 8002a56:	6818      	ldr	r0, [r3, #0]
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	20000000 	.word	0x20000000

08002a60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a60:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a62:	f7ff fff7 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002a66:	4b04      	ldr	r3, [pc, #16]	@ (8002a78 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002a6e:	4a03      	ldr	r2, [pc, #12]	@ (8002a7c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a70:	5cd3      	ldrb	r3, [r2, r3]
}
 8002a72:	40d8      	lsrs	r0, r3
 8002a74:	bd08      	pop	{r3, pc}
 8002a76:	bf00      	nop
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	08005b1c 	.word	0x08005b1c

08002a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a80:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a82:	f7ff ffe7 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002a86:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002a8e:	4a03      	ldr	r2, [pc, #12]	@ (8002a9c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a90:	5cd3      	ldrb	r3, [r2, r3]
}
 8002a92:	40d8      	lsrs	r0, r3
 8002a94:	bd08      	pop	{r3, pc}
 8002a96:	bf00      	nop
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	08005b1c 	.word	0x08005b1c

08002aa0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aa0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa2:	f102 030c 	add.w	r3, r2, #12
 8002aa6:	e853 3f00 	ldrex	r3, [r3]
 8002aaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aae:	320c      	adds	r2, #12
 8002ab0:	e842 3100 	strex	r1, r3, [r2]
 8002ab4:	2900      	cmp	r1, #0
 8002ab6:	d1f3      	bne.n	8002aa0 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aba:	f102 0314 	add.w	r3, r2, #20
 8002abe:	e853 3f00 	ldrex	r3, [r3]
 8002ac2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac6:	3214      	adds	r2, #20
 8002ac8:	e842 3100 	strex	r1, r3, [r2]
 8002acc:	2900      	cmp	r1, #0
 8002ace:	d1f3      	bne.n	8002ab8 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ad0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d005      	beq.n	8002ae2 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002adc:	2300      	movs	r3, #0
 8002ade:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002ae0:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ae2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae4:	f102 030c 	add.w	r3, r2, #12
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af0:	320c      	adds	r2, #12
 8002af2:	e842 3100 	strex	r1, r3, [r2]
 8002af6:	2900      	cmp	r1, #0
 8002af8:	d1f3      	bne.n	8002ae2 <UART_EndRxTransfer+0x42>
 8002afa:	e7ec      	b.n	8002ad6 <UART_EndRxTransfer+0x36>

08002afc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002afc:	b510      	push	{r4, lr}
 8002afe:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b00:	6802      	ldr	r2, [r0, #0]
 8002b02:	6913      	ldr	r3, [r2, #16]
 8002b04:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b08:	68c1      	ldr	r1, [r0, #12]
 8002b0a:	430b      	orrs	r3, r1
 8002b0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b0e:	6883      	ldr	r3, [r0, #8]
 8002b10:	6902      	ldr	r2, [r0, #16]
 8002b12:	431a      	orrs	r2, r3
 8002b14:	6943      	ldr	r3, [r0, #20]
 8002b16:	431a      	orrs	r2, r3
 8002b18:	69c3      	ldr	r3, [r0, #28]
 8002b1a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002b1c:	6801      	ldr	r1, [r0, #0]
 8002b1e:	68cb      	ldr	r3, [r1, #12]
 8002b20:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002b24:	f023 030c 	bic.w	r3, r3, #12
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b2c:	6802      	ldr	r2, [r0, #0]
 8002b2e:	6953      	ldr	r3, [r2, #20]
 8002b30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b34:	6981      	ldr	r1, [r0, #24]
 8002b36:	430b      	orrs	r3, r1
 8002b38:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b3a:	6803      	ldr	r3, [r0, #0]
 8002b3c:	4a31      	ldr	r2, [pc, #196]	@ (8002c04 <UART_SetConfig+0x108>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d006      	beq.n	8002b50 <UART_SetConfig+0x54>
 8002b42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d002      	beq.n	8002b50 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b4a:	f7ff ff89 	bl	8002a60 <HAL_RCC_GetPCLK1Freq>
 8002b4e:	e001      	b.n	8002b54 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b50:	f7ff ff96 	bl	8002a80 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b54:	69e3      	ldr	r3, [r4, #28]
 8002b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b5a:	d029      	beq.n	8002bb0 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	1803      	adds	r3, r0, r0
 8002b60:	4149      	adcs	r1, r1
 8002b62:	181b      	adds	r3, r3, r0
 8002b64:	f141 0100 	adc.w	r1, r1, #0
 8002b68:	00c9      	lsls	r1, r1, #3
 8002b6a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	1818      	adds	r0, r3, r0
 8002b72:	6863      	ldr	r3, [r4, #4]
 8002b74:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002b78:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002b7c:	f141 0100 	adc.w	r1, r1, #0
 8002b80:	f7fe f862 	bl	8000c48 <__aeabi_uldivmod>
 8002b84:	4a20      	ldr	r2, [pc, #128]	@ (8002c08 <UART_SetConfig+0x10c>)
 8002b86:	fba2 3100 	umull	r3, r1, r2, r0
 8002b8a:	0949      	lsrs	r1, r1, #5
 8002b8c:	2364      	movs	r3, #100	@ 0x64
 8002b8e:	fb03 0311 	mls	r3, r3, r1, r0
 8002b92:	011b      	lsls	r3, r3, #4
 8002b94:	3332      	adds	r3, #50	@ 0x32
 8002b96:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ba0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002ba4:	f003 030f 	and.w	r3, r3, #15
 8002ba8:	6821      	ldr	r1, [r4, #0]
 8002baa:	4413      	add	r3, r2
 8002bac:	608b      	str	r3, [r1, #8]
  }
}
 8002bae:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	1802      	adds	r2, r0, r0
 8002bb4:	eb43 0103 	adc.w	r1, r3, r3
 8002bb8:	1812      	adds	r2, r2, r0
 8002bba:	f141 0100 	adc.w	r1, r1, #0
 8002bbe:	00c9      	lsls	r1, r1, #3
 8002bc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002bc4:	00d2      	lsls	r2, r2, #3
 8002bc6:	1810      	adds	r0, r2, r0
 8002bc8:	f141 0100 	adc.w	r1, r1, #0
 8002bcc:	6862      	ldr	r2, [r4, #4]
 8002bce:	1892      	adds	r2, r2, r2
 8002bd0:	415b      	adcs	r3, r3
 8002bd2:	f7fe f839 	bl	8000c48 <__aeabi_uldivmod>
 8002bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8002c08 <UART_SetConfig+0x10c>)
 8002bd8:	fba2 3100 	umull	r3, r1, r2, r0
 8002bdc:	0949      	lsrs	r1, r1, #5
 8002bde:	2364      	movs	r3, #100	@ 0x64
 8002be0:	fb03 0311 	mls	r3, r3, r1, r0
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	3332      	adds	r3, #50	@ 0x32
 8002be8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bec:	095b      	lsrs	r3, r3, #5
 8002bee:	005a      	lsls	r2, r3, #1
 8002bf0:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002bf4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	6821      	ldr	r1, [r4, #0]
 8002bfe:	4413      	add	r3, r2
 8002c00:	608b      	str	r3, [r1, #8]
 8002c02:	e7d4      	b.n	8002bae <UART_SetConfig+0xb2>
 8002c04:	40011000 	.word	0x40011000
 8002c08:	51eb851f 	.word	0x51eb851f

08002c0c <UART_WaitOnFlagUntilTimeout>:
{
 8002c0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c10:	b083      	sub	sp, #12
 8002c12:	4605      	mov	r5, r0
 8002c14:	460e      	mov	r6, r1
 8002c16:	4617      	mov	r7, r2
 8002c18:	4699      	mov	r9, r3
 8002c1a:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c1e:	682b      	ldr	r3, [r5, #0]
 8002c20:	681c      	ldr	r4, [r3, #0]
 8002c22:	ea36 0404 	bics.w	r4, r6, r4
 8002c26:	bf0c      	ite	eq
 8002c28:	2401      	moveq	r4, #1
 8002c2a:	2400      	movne	r4, #0
 8002c2c:	42bc      	cmp	r4, r7
 8002c2e:	d128      	bne.n	8002c82 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002c30:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8002c34:	d0f3      	beq.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c36:	f7fe fc3f 	bl	80014b8 <HAL_GetTick>
 8002c3a:	eba0 0009 	sub.w	r0, r0, r9
 8002c3e:	4540      	cmp	r0, r8
 8002c40:	d823      	bhi.n	8002c8a <UART_WaitOnFlagUntilTimeout+0x7e>
 8002c42:	f1b8 0f00 	cmp.w	r8, #0
 8002c46:	d022      	beq.n	8002c8e <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c48:	682b      	ldr	r3, [r5, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	f012 0f04 	tst.w	r2, #4
 8002c50:	d0e5      	beq.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x12>
 8002c52:	2e80      	cmp	r6, #128	@ 0x80
 8002c54:	d0e3      	beq.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x12>
 8002c56:	2e40      	cmp	r6, #64	@ 0x40
 8002c58:	d0e1      	beq.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	f012 0f08 	tst.w	r2, #8
 8002c60:	d0dd      	beq.n	8002c1e <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c62:	2400      	movs	r4, #0
 8002c64:	9401      	str	r4, [sp, #4]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	9201      	str	r2, [sp, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	9301      	str	r3, [sp, #4]
 8002c6e:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8002c70:	4628      	mov	r0, r5
 8002c72:	f7ff ff15 	bl	8002aa0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c76:	2308      	movs	r3, #8
 8002c78:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8002c7a:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8002c7e:	2001      	movs	r0, #1
 8002c80:	e000      	b.n	8002c84 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8002c82:	2000      	movs	r0, #0
}
 8002c84:	b003      	add	sp, #12
 8002c86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8002c8a:	2003      	movs	r0, #3
 8002c8c:	e7fa      	b.n	8002c84 <UART_WaitOnFlagUntilTimeout+0x78>
 8002c8e:	2003      	movs	r0, #3
 8002c90:	e7f8      	b.n	8002c84 <UART_WaitOnFlagUntilTimeout+0x78>

08002c92 <HAL_UART_Init>:
  if (huart == NULL)
 8002c92:	b360      	cbz	r0, 8002cee <HAL_UART_Init+0x5c>
{
 8002c94:	b510      	push	{r4, lr}
 8002c96:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002c98:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002c9c:	b313      	cbz	r3, 8002ce4 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8002c9e:	2324      	movs	r3, #36	@ 0x24
 8002ca0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8002ca4:	6822      	ldr	r2, [r4, #0]
 8002ca6:	68d3      	ldr	r3, [r2, #12]
 8002ca8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002cac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002cae:	4620      	mov	r0, r4
 8002cb0:	f7ff ff24 	bl	8002afc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cb4:	6822      	ldr	r2, [r4, #0]
 8002cb6:	6913      	ldr	r3, [r2, #16]
 8002cb8:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8002cbc:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cbe:	6822      	ldr	r2, [r4, #0]
 8002cc0:	6953      	ldr	r3, [r2, #20]
 8002cc2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8002cc6:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002cc8:	6822      	ldr	r2, [r4, #0]
 8002cca:	68d3      	ldr	r3, [r2, #12]
 8002ccc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002cd0:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cd6:	2320      	movs	r3, #32
 8002cd8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ce0:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8002ce2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002ce4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8002ce8:	f7fe fad0 	bl	800128c <HAL_UART_MspInit>
 8002cec:	e7d7      	b.n	8002c9e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002cee:	2001      	movs	r0, #1
}
 8002cf0:	4770      	bx	lr

08002cf2 <HAL_UART_Transmit>:
{
 8002cf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002cfa:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d156      	bne.n	8002db2 <HAL_UART_Transmit+0xc0>
 8002d04:	4604      	mov	r4, r0
 8002d06:	460d      	mov	r5, r1
 8002d08:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002d0a:	2900      	cmp	r1, #0
 8002d0c:	d055      	beq.n	8002dba <HAL_UART_Transmit+0xc8>
 8002d0e:	b90a      	cbnz	r2, 8002d14 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8002d10:	2001      	movs	r0, #1
 8002d12:	e04f      	b.n	8002db4 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d18:	2321      	movs	r3, #33	@ 0x21
 8002d1a:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002d1e:	f7fe fbcb 	bl	80014b8 <HAL_GetTick>
 8002d22:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002d24:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d28:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d2c:	68a3      	ldr	r3, [r4, #8]
 8002d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d32:	d002      	beq.n	8002d3a <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8002d34:	f04f 0800 	mov.w	r8, #0
 8002d38:	e014      	b.n	8002d64 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d3a:	6923      	ldr	r3, [r4, #16]
 8002d3c:	b32b      	cbz	r3, 8002d8a <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8002d3e:	f04f 0800 	mov.w	r8, #0
 8002d42:	e00f      	b.n	8002d64 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8002d44:	2320      	movs	r3, #32
 8002d46:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8002d4a:	2003      	movs	r0, #3
 8002d4c:	e032      	b.n	8002db4 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d4e:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002d52:	6822      	ldr	r2, [r4, #0]
 8002d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d58:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8002d5a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002d5c:	b292      	uxth	r2, r2
 8002d5e:	3a01      	subs	r2, #1
 8002d60:	b292      	uxth	r2, r2
 8002d62:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d64:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	b193      	cbz	r3, 8002d90 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d6a:	9600      	str	r6, [sp, #0]
 8002d6c:	463b      	mov	r3, r7
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2180      	movs	r1, #128	@ 0x80
 8002d72:	4620      	mov	r0, r4
 8002d74:	f7ff ff4a 	bl	8002c0c <UART_WaitOnFlagUntilTimeout>
 8002d78:	2800      	cmp	r0, #0
 8002d7a:	d1e3      	bne.n	8002d44 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8002d7c:	2d00      	cmp	r5, #0
 8002d7e:	d0e6      	beq.n	8002d4e <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d80:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d88:	e7e7      	b.n	8002d5a <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002d8a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002d8c:	2500      	movs	r5, #0
 8002d8e:	e7e9      	b.n	8002d64 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d90:	9600      	str	r6, [sp, #0]
 8002d92:	463b      	mov	r3, r7
 8002d94:	2200      	movs	r2, #0
 8002d96:	2140      	movs	r1, #64	@ 0x40
 8002d98:	4620      	mov	r0, r4
 8002d9a:	f7ff ff37 	bl	8002c0c <UART_WaitOnFlagUntilTimeout>
 8002d9e:	b918      	cbnz	r0, 8002da8 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8002da0:	2320      	movs	r3, #32
 8002da2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8002da6:	e005      	b.n	8002db4 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8002da8:	2320      	movs	r3, #32
 8002daa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8002dae:	2003      	movs	r0, #3
 8002db0:	e000      	b.n	8002db4 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8002db2:	2002      	movs	r0, #2
}
 8002db4:	b002      	add	sp, #8
 8002db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002dba:	2001      	movs	r0, #1
 8002dbc:	e7fa      	b.n	8002db4 <HAL_UART_Transmit+0xc2>
	...

08002dc0 <itg3200_write>:
#include "main.h"
#include "itg3200.h"

// Private i2c read/write functions

ITG3200_result_t itg3200_write(ITG3200_HandleTypeDef *itg, uint8_t *data, uint16_t len) {
 8002dc0:	b500      	push	{lr}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	468e      	mov	lr, r1
 8002dc6:	4613      	mov	r3, r2

    if (HAL_I2C_Master_Transmit(itg->i2c, itg->i2c_addr << 1, data, len, HAL_MAX_DELAY) != HAL_OK) {
 8002dc8:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002dcc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002dd0:	fa1f f18c 	uxth.w	r1, ip
 8002dd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002dd8:	9200      	str	r2, [sp, #0]
 8002dda:	4672      	mov	r2, lr
 8002ddc:	6800      	ldr	r0, [r0, #0]
 8002dde:	f7ff f821 	bl	8001e24 <HAL_I2C_Master_Transmit>
 8002de2:	b910      	cbnz	r0, 8002dea <itg3200_write+0x2a>
        return ITG3200_Err;
    }

    return ITG3200_OK;

}
 8002de4:	b003      	add	sp, #12
 8002de6:	f85d fb04 	ldr.w	pc, [sp], #4
        ITG_DBG("I2C Transmit Error\n");
 8002dea:	4802      	ldr	r0, [pc, #8]	@ (8002df4 <itg3200_write+0x34>)
 8002dec:	f000 fe9a 	bl	8003b24 <puts>
        return ITG3200_Err;
 8002df0:	2001      	movs	r0, #1
 8002df2:	e7f7      	b.n	8002de4 <itg3200_write+0x24>
 8002df4:	08005b34 	.word	0x08005b34

08002df8 <itg3200_read>:

ITG3200_result_t itg3200_read(ITG3200_HandleTypeDef *itg, uint8_t *data, uint16_t len) {
 8002df8:	b500      	push	{lr}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	468e      	mov	lr, r1
 8002dfe:	4613      	mov	r3, r2

    if (HAL_I2C_Master_Receive(itg->i2c, itg->i2c_addr << 1, data, len, HAL_MAX_DELAY) != HAL_OK) {
 8002e00:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002e04:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8002e08:	fa1f f18c 	uxth.w	r1, ip
 8002e0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e10:	9200      	str	r2, [sp, #0]
 8002e12:	4672      	mov	r2, lr
 8002e14:	6800      	ldr	r0, [r0, #0]
 8002e16:	f7ff f8c1 	bl	8001f9c <HAL_I2C_Master_Receive>
 8002e1a:	b910      	cbnz	r0, 8002e22 <itg3200_read+0x2a>
        ITG_DBG("I2C Transmit Error\n");
        return ITG3200_Err;
    }

    return ITG3200_OK;
}
 8002e1c:	b003      	add	sp, #12
 8002e1e:	f85d fb04 	ldr.w	pc, [sp], #4
        ITG_DBG("I2C Transmit Error\n");
 8002e22:	4802      	ldr	r0, [pc, #8]	@ (8002e2c <itg3200_read+0x34>)
 8002e24:	f000 fe7e 	bl	8003b24 <puts>
        return ITG3200_Err;
 8002e28:	2001      	movs	r0, #1
 8002e2a:	e7f7      	b.n	8002e1c <itg3200_read+0x24>
 8002e2c:	08005b34 	.word	0x08005b34

08002e30 <itg3200_read_register>:

ITG3200_result_t itg3200_read_register(ITG3200_HandleTypeDef *itg, uint8_t reg, uint8_t *data, uint16_t len) {
 8002e30:	b570      	push	{r4, r5, r6, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	4604      	mov	r4, r0
 8002e36:	4615      	mov	r5, r2
 8002e38:	461e      	mov	r6, r3
 8002e3a:	f88d 1007 	strb.w	r1, [sp, #7]

    if (itg3200_write(itg, &reg, 1) != ITG3200_OK) {
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f10d 0107 	add.w	r1, sp, #7
 8002e44:	f7ff ffbc 	bl	8002dc0 <itg3200_write>
 8002e48:	b110      	cbz	r0, 8002e50 <itg3200_read_register+0x20>
        return ITG3200_Err;
 8002e4a:	2001      	movs	r0, #1
    if (itg3200_read(itg, data, len) != ITG3200_OK) {
        return ITG3200_Err;
    }

    return ITG3200_OK;
}
 8002e4c:	b002      	add	sp, #8
 8002e4e:	bd70      	pop	{r4, r5, r6, pc}
    if (itg3200_read(itg, data, len) != ITG3200_OK) {
 8002e50:	4632      	mov	r2, r6
 8002e52:	4629      	mov	r1, r5
 8002e54:	4620      	mov	r0, r4
 8002e56:	f7ff ffcf 	bl	8002df8 <itg3200_read>
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d0f6      	beq.n	8002e4c <itg3200_read_register+0x1c>
        return ITG3200_Err;
 8002e5e:	2001      	movs	r0, #1
 8002e60:	e7f4      	b.n	8002e4c <itg3200_read_register+0x1c>
	...

08002e64 <itg3200_init>:

// Public functions

ITG3200_result_t itg3200_init(ITG3200_HandleTypeDef *itg, I2C_HandleTypeDef *i2c, uint16_t i2c_addr) {
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	4604      	mov	r4, r0
 8002e6a:	460e      	mov	r6, r1
 8002e6c:	4615      	mov	r5, r2
    ITG_DBG("itg3200_init\n");
 8002e6e:	482b      	ldr	r0, [pc, #172]	@ (8002f1c <itg3200_init+0xb8>)
 8002e70:	f000 fe58 	bl	8003b24 <puts>

    itg->i2c = i2c;
 8002e74:	6026      	str	r6, [r4, #0]
    itg->i2c_addr = i2c_addr;
 8002e76:	80a5      	strh	r5, [r4, #4]

    HAL_Delay(50);
 8002e78:	2032      	movs	r0, #50	@ 0x32
 8002e7a:	f7fe fb23 	bl	80014c4 <HAL_Delay>

    uint8_t addr;
    uint8_t w_buf[2];

    if (itg3200_read_register(itg, ITG3200_REG_WHO_AM_I, &addr, 1) != ITG3200_OK) {
 8002e7e:	2301      	movs	r3, #1
 8002e80:	f10d 0207 	add.w	r2, sp, #7
 8002e84:	2100      	movs	r1, #0
 8002e86:	4620      	mov	r0, r4
 8002e88:	f7ff ffd2 	bl	8002e30 <itg3200_read_register>
 8002e8c:	b110      	cbz	r0, 8002e94 <itg3200_init+0x30>
        return ITG3200_Err;
 8002e8e:	2001      	movs	r0, #1
    if (itg3200_write(itg, (uint8_t*) &w_buf, 2) != ITG3200_OK) {
        ITG_DBG("Write error\n");
    }

    return ITG3200_OK;
}
 8002e90:	b002      	add	sp, #8
 8002e92:	bd70      	pop	{r4, r5, r6, pc}
 8002e94:	4605      	mov	r5, r0
    ITG_DBG("Received WHO_AM_I: %d addr = %d\n", addr, itg->i2c_addr);
 8002e96:	88a2      	ldrh	r2, [r4, #4]
 8002e98:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8002e9c:	4820      	ldr	r0, [pc, #128]	@ (8002f20 <itg3200_init+0xbc>)
 8002e9e:	f000 fdd1 	bl	8003a44 <iprintf>
    if (itg->i2c_addr != addr) {
 8002ea2:	88a2      	ldrh	r2, [r4, #4]
 8002ea4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d004      	beq.n	8002eb6 <itg3200_init+0x52>
        ITG_DBG("Who am i error!\n");
 8002eac:	481d      	ldr	r0, [pc, #116]	@ (8002f24 <itg3200_init+0xc0>)
 8002eae:	f000 fe39 	bl	8003b24 <puts>
        return ITG3200_Err;
 8002eb2:	2001      	movs	r0, #1
 8002eb4:	e7ec      	b.n	8002e90 <itg3200_init+0x2c>
    w_buf[0] = ITG3200_REG_SMPLRT_DIV;
 8002eb6:	2315      	movs	r3, #21
 8002eb8:	f88d 3004 	strb.w	r3, [sp, #4]
    w_buf[1] = 7;
 8002ebc:	2307      	movs	r3, #7
 8002ebe:	f88d 3005 	strb.w	r3, [sp, #5]
    if (itg3200_write(itg, (uint8_t*) &w_buf, 2) != ITG3200_OK) {
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	a901      	add	r1, sp, #4
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f7ff ff7a 	bl	8002dc0 <itg3200_write>
 8002ecc:	b9e8      	cbnz	r0, 8002f0a <itg3200_init+0xa6>
    w_buf[0] = ITG3200_REG_DLPF_FS;
 8002ece:	2316      	movs	r3, #22
 8002ed0:	f88d 3004 	strb.w	r3, [sp, #4]
    w_buf[1] = 0b00011110;
 8002ed4:	231e      	movs	r3, #30
 8002ed6:	f88d 3005 	strb.w	r3, [sp, #5]
    if (itg3200_write(itg, (uint8_t*) &w_buf, 2) != ITG3200_OK) {
 8002eda:	2202      	movs	r2, #2
 8002edc:	a901      	add	r1, sp, #4
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f7ff ff6e 	bl	8002dc0 <itg3200_write>
 8002ee4:	b9a8      	cbnz	r0, 8002f12 <itg3200_init+0xae>
    w_buf[0] = ITG3200_REG_PWR_MGM;
 8002ee6:	233e      	movs	r3, #62	@ 0x3e
 8002ee8:	f88d 3004 	strb.w	r3, [sp, #4]
    w_buf[1] = 0b00000001;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f88d 3005 	strb.w	r3, [sp, #5]
    if (itg3200_write(itg, (uint8_t*) &w_buf, 2) != ITG3200_OK) {
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	a901      	add	r1, sp, #4
 8002ef6:	4620      	mov	r0, r4
 8002ef8:	f7ff ff62 	bl	8002dc0 <itg3200_write>
 8002efc:	2800      	cmp	r0, #0
 8002efe:	d0c7      	beq.n	8002e90 <itg3200_init+0x2c>
        ITG_DBG("Write error\n");
 8002f00:	4809      	ldr	r0, [pc, #36]	@ (8002f28 <itg3200_init+0xc4>)
 8002f02:	f000 fe0f 	bl	8003b24 <puts>
    return ITG3200_OK;
 8002f06:	4628      	mov	r0, r5
 8002f08:	e7c2      	b.n	8002e90 <itg3200_init+0x2c>
        ITG_DBG("Write error\n");
 8002f0a:	4807      	ldr	r0, [pc, #28]	@ (8002f28 <itg3200_init+0xc4>)
 8002f0c:	f000 fe0a 	bl	8003b24 <puts>
 8002f10:	e7dd      	b.n	8002ece <itg3200_init+0x6a>
        ITG_DBG("Write error\n");
 8002f12:	4805      	ldr	r0, [pc, #20]	@ (8002f28 <itg3200_init+0xc4>)
 8002f14:	f000 fe06 	bl	8003b24 <puts>
 8002f18:	e7e5      	b.n	8002ee6 <itg3200_init+0x82>
 8002f1a:	bf00      	nop
 8002f1c:	08005b48 	.word	0x08005b48
 8002f20:	08005b58 	.word	0x08005b58
 8002f24:	08005b7c 	.word	0x08005b7c
 8002f28:	08005b8c 	.word	0x08005b8c
 8002f2c:	00000000 	.word	0x00000000

08002f30 <itg3200_get_temp>:

ITG3200_result_t itg3200_get_temp(ITG3200_HandleTypeDef *itg, float *temperature) {
 8002f30:	b530      	push	{r4, r5, lr}
 8002f32:	b083      	sub	sp, #12
 8002f34:	460c      	mov	r4, r1
    //ITG_DBG("itg_get_temp\n");

    ITG3200_Temp_TypeDef raw;

    if (itg3200_read_register(itg, ITG3200_REG_TEMP_DATA, (uint8_t*)&raw, sizeof(raw)) != ITG3200_OK) {
 8002f36:	2302      	movs	r3, #2
 8002f38:	aa01      	add	r2, sp, #4
 8002f3a:	211b      	movs	r1, #27
 8002f3c:	f7ff ff78 	bl	8002e30 <itg3200_read_register>
 8002f40:	b9d8      	cbnz	r0, 8002f7a <itg3200_get_temp+0x4a>
 8002f42:	4605      	mov	r5, r0
        return ITG3200_Err;
    }

    *temperature = 35.0 + (((raw.temp_hi << 8) | raw.temp_lo) + 13200.0) / 280.0;
 8002f44:	f99d 0004 	ldrsb.w	r0, [sp, #4]
 8002f48:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002f4c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002f50:	f7fd fae8 	bl	8000524 <__aeabi_i2d>
 8002f54:	a30c      	add	r3, pc, #48	@ (adr r3, 8002f88 <itg3200_get_temp+0x58>)
 8002f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5a:	f7fd f997 	bl	800028c <__adddf3>
 8002f5e:	2200      	movs	r2, #0
 8002f60:	4b07      	ldr	r3, [pc, #28]	@ (8002f80 <itg3200_get_temp+0x50>)
 8002f62:	f7fd fc73 	bl	800084c <__aeabi_ddiv>
 8002f66:	2200      	movs	r2, #0
 8002f68:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <itg3200_get_temp+0x54>)
 8002f6a:	f7fd f98f 	bl	800028c <__adddf3>
 8002f6e:	f7fd fe1b 	bl	8000ba8 <__aeabi_d2f>
 8002f72:	6020      	str	r0, [r4, #0]

    //ITG_DBG("temp hi = %d, temp lo = %d temp = %f\n", temp_data[0], temp_data[1], t);

    return ITG3200_OK;
}
 8002f74:	4628      	mov	r0, r5
 8002f76:	b003      	add	sp, #12
 8002f78:	bd30      	pop	{r4, r5, pc}
        return ITG3200_Err;
 8002f7a:	2501      	movs	r5, #1
 8002f7c:	e7fa      	b.n	8002f74 <itg3200_get_temp+0x44>
 8002f7e:	bf00      	nop
 8002f80:	40718000 	.word	0x40718000
 8002f84:	40418000 	.word	0x40418000
 8002f88:	00000000 	.word	0x00000000
 8002f8c:	40c9c800 	.word	0x40c9c800

08002f90 <itg3200_get_rot>:

ITG3200_result_t itg3200_get_rot(ITG3200_HandleTypeDef *itg, float *x, float *y, float *z) {
 8002f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f92:	b083      	sub	sp, #12
 8002f94:	460e      	mov	r6, r1
 8002f96:	4615      	mov	r5, r2
 8002f98:	461c      	mov	r4, r3

    ITG3200_Gyro_TypeDef raw;

    if (itg3200_read_register(itg, ITG3200_REG_GYRO_DATA, (uint8_t*) &raw, sizeof(raw)) != ITG3200_OK) {
 8002f9a:	2306      	movs	r3, #6
 8002f9c:	466a      	mov	r2, sp
 8002f9e:	211d      	movs	r1, #29
 8002fa0:	f7ff ff46 	bl	8002e30 <itg3200_read_register>
 8002fa4:	bb80      	cbnz	r0, 8003008 <itg3200_get_rot+0x78>
 8002fa6:	4607      	mov	r7, r0
        return ITG3200_Err;
    }

    *x = (raw.gyro_x_hi << 8 | raw.gyro_x_lo) / 14.375;
 8002fa8:	f99d 0000 	ldrsb.w	r0, [sp]
 8002fac:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8002fb0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002fb4:	f7fd fab6 	bl	8000524 <__aeabi_i2d>
 8002fb8:	2200      	movs	r2, #0
 8002fba:	4b14      	ldr	r3, [pc, #80]	@ (800300c <itg3200_get_rot+0x7c>)
 8002fbc:	f7fd fc46 	bl	800084c <__aeabi_ddiv>
 8002fc0:	f7fd fdf2 	bl	8000ba8 <__aeabi_d2f>
 8002fc4:	6030      	str	r0, [r6, #0]
    *y = (raw.gyro_y_hi << 8 | raw.gyro_y_lo) / 14.375;
 8002fc6:	f99d 0002 	ldrsb.w	r0, [sp, #2]
 8002fca:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002fce:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002fd2:	f7fd faa7 	bl	8000524 <__aeabi_i2d>
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800300c <itg3200_get_rot+0x7c>)
 8002fda:	f7fd fc37 	bl	800084c <__aeabi_ddiv>
 8002fde:	f7fd fde3 	bl	8000ba8 <__aeabi_d2f>
 8002fe2:	6028      	str	r0, [r5, #0]
    *z = (raw.gyro_z_hi << 8 | raw.gyro_z_lo) / 14.375;
 8002fe4:	f99d 0004 	ldrsb.w	r0, [sp, #4]
 8002fe8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8002fec:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002ff0:	f7fd fa98 	bl	8000524 <__aeabi_i2d>
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4b05      	ldr	r3, [pc, #20]	@ (800300c <itg3200_get_rot+0x7c>)
 8002ff8:	f7fd fc28 	bl	800084c <__aeabi_ddiv>
 8002ffc:	f7fd fdd4 	bl	8000ba8 <__aeabi_d2f>
 8003000:	6020      	str	r0, [r4, #0]

    return ITG3200_OK;
}
 8003002:	4638      	mov	r0, r7
 8003004:	b003      	add	sp, #12
 8003006:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return ITG3200_Err;
 8003008:	2701      	movs	r7, #1
 800300a:	e7fa      	b.n	8003002 <itg3200_get_rot+0x72>
 800300c:	402cc000 	.word	0x402cc000

08003010 <__cvt>:
 8003010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003014:	ec57 6b10 	vmov	r6, r7, d0
 8003018:	2f00      	cmp	r7, #0
 800301a:	460c      	mov	r4, r1
 800301c:	4619      	mov	r1, r3
 800301e:	463b      	mov	r3, r7
 8003020:	bfbb      	ittet	lt
 8003022:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003026:	461f      	movlt	r7, r3
 8003028:	2300      	movge	r3, #0
 800302a:	232d      	movlt	r3, #45	@ 0x2d
 800302c:	700b      	strb	r3, [r1, #0]
 800302e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003030:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003034:	4691      	mov	r9, r2
 8003036:	f023 0820 	bic.w	r8, r3, #32
 800303a:	bfbc      	itt	lt
 800303c:	4632      	movlt	r2, r6
 800303e:	4616      	movlt	r6, r2
 8003040:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003044:	d005      	beq.n	8003052 <__cvt+0x42>
 8003046:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800304a:	d100      	bne.n	800304e <__cvt+0x3e>
 800304c:	3401      	adds	r4, #1
 800304e:	2102      	movs	r1, #2
 8003050:	e000      	b.n	8003054 <__cvt+0x44>
 8003052:	2103      	movs	r1, #3
 8003054:	ab03      	add	r3, sp, #12
 8003056:	9301      	str	r3, [sp, #4]
 8003058:	ab02      	add	r3, sp, #8
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	ec47 6b10 	vmov	d0, r6, r7
 8003060:	4653      	mov	r3, sl
 8003062:	4622      	mov	r2, r4
 8003064:	f000 ff48 	bl	8003ef8 <_dtoa_r>
 8003068:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800306c:	4605      	mov	r5, r0
 800306e:	d119      	bne.n	80030a4 <__cvt+0x94>
 8003070:	f019 0f01 	tst.w	r9, #1
 8003074:	d00e      	beq.n	8003094 <__cvt+0x84>
 8003076:	eb00 0904 	add.w	r9, r0, r4
 800307a:	2200      	movs	r2, #0
 800307c:	2300      	movs	r3, #0
 800307e:	4630      	mov	r0, r6
 8003080:	4639      	mov	r1, r7
 8003082:	f7fd fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 8003086:	b108      	cbz	r0, 800308c <__cvt+0x7c>
 8003088:	f8cd 900c 	str.w	r9, [sp, #12]
 800308c:	2230      	movs	r2, #48	@ 0x30
 800308e:	9b03      	ldr	r3, [sp, #12]
 8003090:	454b      	cmp	r3, r9
 8003092:	d31e      	bcc.n	80030d2 <__cvt+0xc2>
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003098:	1b5b      	subs	r3, r3, r5
 800309a:	4628      	mov	r0, r5
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	b004      	add	sp, #16
 80030a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80030a8:	eb00 0904 	add.w	r9, r0, r4
 80030ac:	d1e5      	bne.n	800307a <__cvt+0x6a>
 80030ae:	7803      	ldrb	r3, [r0, #0]
 80030b0:	2b30      	cmp	r3, #48	@ 0x30
 80030b2:	d10a      	bne.n	80030ca <__cvt+0xba>
 80030b4:	2200      	movs	r2, #0
 80030b6:	2300      	movs	r3, #0
 80030b8:	4630      	mov	r0, r6
 80030ba:	4639      	mov	r1, r7
 80030bc:	f7fd fd04 	bl	8000ac8 <__aeabi_dcmpeq>
 80030c0:	b918      	cbnz	r0, 80030ca <__cvt+0xba>
 80030c2:	f1c4 0401 	rsb	r4, r4, #1
 80030c6:	f8ca 4000 	str.w	r4, [sl]
 80030ca:	f8da 3000 	ldr.w	r3, [sl]
 80030ce:	4499      	add	r9, r3
 80030d0:	e7d3      	b.n	800307a <__cvt+0x6a>
 80030d2:	1c59      	adds	r1, r3, #1
 80030d4:	9103      	str	r1, [sp, #12]
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	e7d9      	b.n	800308e <__cvt+0x7e>

080030da <__exponent>:
 80030da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030dc:	2900      	cmp	r1, #0
 80030de:	bfba      	itte	lt
 80030e0:	4249      	neglt	r1, r1
 80030e2:	232d      	movlt	r3, #45	@ 0x2d
 80030e4:	232b      	movge	r3, #43	@ 0x2b
 80030e6:	2909      	cmp	r1, #9
 80030e8:	7002      	strb	r2, [r0, #0]
 80030ea:	7043      	strb	r3, [r0, #1]
 80030ec:	dd29      	ble.n	8003142 <__exponent+0x68>
 80030ee:	f10d 0307 	add.w	r3, sp, #7
 80030f2:	461d      	mov	r5, r3
 80030f4:	270a      	movs	r7, #10
 80030f6:	461a      	mov	r2, r3
 80030f8:	fbb1 f6f7 	udiv	r6, r1, r7
 80030fc:	fb07 1416 	mls	r4, r7, r6, r1
 8003100:	3430      	adds	r4, #48	@ 0x30
 8003102:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003106:	460c      	mov	r4, r1
 8003108:	2c63      	cmp	r4, #99	@ 0x63
 800310a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800310e:	4631      	mov	r1, r6
 8003110:	dcf1      	bgt.n	80030f6 <__exponent+0x1c>
 8003112:	3130      	adds	r1, #48	@ 0x30
 8003114:	1e94      	subs	r4, r2, #2
 8003116:	f803 1c01 	strb.w	r1, [r3, #-1]
 800311a:	1c41      	adds	r1, r0, #1
 800311c:	4623      	mov	r3, r4
 800311e:	42ab      	cmp	r3, r5
 8003120:	d30a      	bcc.n	8003138 <__exponent+0x5e>
 8003122:	f10d 0309 	add.w	r3, sp, #9
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	42ac      	cmp	r4, r5
 800312a:	bf88      	it	hi
 800312c:	2300      	movhi	r3, #0
 800312e:	3302      	adds	r3, #2
 8003130:	4403      	add	r3, r0
 8003132:	1a18      	subs	r0, r3, r0
 8003134:	b003      	add	sp, #12
 8003136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003138:	f813 6b01 	ldrb.w	r6, [r3], #1
 800313c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003140:	e7ed      	b.n	800311e <__exponent+0x44>
 8003142:	2330      	movs	r3, #48	@ 0x30
 8003144:	3130      	adds	r1, #48	@ 0x30
 8003146:	7083      	strb	r3, [r0, #2]
 8003148:	70c1      	strb	r1, [r0, #3]
 800314a:	1d03      	adds	r3, r0, #4
 800314c:	e7f1      	b.n	8003132 <__exponent+0x58>
	...

08003150 <_printf_float>:
 8003150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003154:	b08d      	sub	sp, #52	@ 0x34
 8003156:	460c      	mov	r4, r1
 8003158:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800315c:	4616      	mov	r6, r2
 800315e:	461f      	mov	r7, r3
 8003160:	4605      	mov	r5, r0
 8003162:	f000 fdc7 	bl	8003cf4 <_localeconv_r>
 8003166:	6803      	ldr	r3, [r0, #0]
 8003168:	9304      	str	r3, [sp, #16]
 800316a:	4618      	mov	r0, r3
 800316c:	f7fd f880 	bl	8000270 <strlen>
 8003170:	2300      	movs	r3, #0
 8003172:	930a      	str	r3, [sp, #40]	@ 0x28
 8003174:	f8d8 3000 	ldr.w	r3, [r8]
 8003178:	9005      	str	r0, [sp, #20]
 800317a:	3307      	adds	r3, #7
 800317c:	f023 0307 	bic.w	r3, r3, #7
 8003180:	f103 0208 	add.w	r2, r3, #8
 8003184:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003188:	f8d4 b000 	ldr.w	fp, [r4]
 800318c:	f8c8 2000 	str.w	r2, [r8]
 8003190:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003194:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003198:	9307      	str	r3, [sp, #28]
 800319a:	f8cd 8018 	str.w	r8, [sp, #24]
 800319e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80031a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80031a6:	4b9c      	ldr	r3, [pc, #624]	@ (8003418 <_printf_float+0x2c8>)
 80031a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031ac:	f7fd fcbe 	bl	8000b2c <__aeabi_dcmpun>
 80031b0:	bb70      	cbnz	r0, 8003210 <_printf_float+0xc0>
 80031b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80031b6:	4b98      	ldr	r3, [pc, #608]	@ (8003418 <_printf_float+0x2c8>)
 80031b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031bc:	f7fd fc98 	bl	8000af0 <__aeabi_dcmple>
 80031c0:	bb30      	cbnz	r0, 8003210 <_printf_float+0xc0>
 80031c2:	2200      	movs	r2, #0
 80031c4:	2300      	movs	r3, #0
 80031c6:	4640      	mov	r0, r8
 80031c8:	4649      	mov	r1, r9
 80031ca:	f7fd fc87 	bl	8000adc <__aeabi_dcmplt>
 80031ce:	b110      	cbz	r0, 80031d6 <_printf_float+0x86>
 80031d0:	232d      	movs	r3, #45	@ 0x2d
 80031d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031d6:	4a91      	ldr	r2, [pc, #580]	@ (800341c <_printf_float+0x2cc>)
 80031d8:	4b91      	ldr	r3, [pc, #580]	@ (8003420 <_printf_float+0x2d0>)
 80031da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80031de:	bf94      	ite	ls
 80031e0:	4690      	movls	r8, r2
 80031e2:	4698      	movhi	r8, r3
 80031e4:	2303      	movs	r3, #3
 80031e6:	6123      	str	r3, [r4, #16]
 80031e8:	f02b 0304 	bic.w	r3, fp, #4
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	f04f 0900 	mov.w	r9, #0
 80031f2:	9700      	str	r7, [sp, #0]
 80031f4:	4633      	mov	r3, r6
 80031f6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80031f8:	4621      	mov	r1, r4
 80031fa:	4628      	mov	r0, r5
 80031fc:	f000 f9d2 	bl	80035a4 <_printf_common>
 8003200:	3001      	adds	r0, #1
 8003202:	f040 808d 	bne.w	8003320 <_printf_float+0x1d0>
 8003206:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800320a:	b00d      	add	sp, #52	@ 0x34
 800320c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003210:	4642      	mov	r2, r8
 8003212:	464b      	mov	r3, r9
 8003214:	4640      	mov	r0, r8
 8003216:	4649      	mov	r1, r9
 8003218:	f7fd fc88 	bl	8000b2c <__aeabi_dcmpun>
 800321c:	b140      	cbz	r0, 8003230 <_printf_float+0xe0>
 800321e:	464b      	mov	r3, r9
 8003220:	2b00      	cmp	r3, #0
 8003222:	bfbc      	itt	lt
 8003224:	232d      	movlt	r3, #45	@ 0x2d
 8003226:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800322a:	4a7e      	ldr	r2, [pc, #504]	@ (8003424 <_printf_float+0x2d4>)
 800322c:	4b7e      	ldr	r3, [pc, #504]	@ (8003428 <_printf_float+0x2d8>)
 800322e:	e7d4      	b.n	80031da <_printf_float+0x8a>
 8003230:	6863      	ldr	r3, [r4, #4]
 8003232:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003236:	9206      	str	r2, [sp, #24]
 8003238:	1c5a      	adds	r2, r3, #1
 800323a:	d13b      	bne.n	80032b4 <_printf_float+0x164>
 800323c:	2306      	movs	r3, #6
 800323e:	6063      	str	r3, [r4, #4]
 8003240:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003244:	2300      	movs	r3, #0
 8003246:	6022      	str	r2, [r4, #0]
 8003248:	9303      	str	r3, [sp, #12]
 800324a:	ab0a      	add	r3, sp, #40	@ 0x28
 800324c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003250:	ab09      	add	r3, sp, #36	@ 0x24
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	6861      	ldr	r1, [r4, #4]
 8003256:	ec49 8b10 	vmov	d0, r8, r9
 800325a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800325e:	4628      	mov	r0, r5
 8003260:	f7ff fed6 	bl	8003010 <__cvt>
 8003264:	9b06      	ldr	r3, [sp, #24]
 8003266:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003268:	2b47      	cmp	r3, #71	@ 0x47
 800326a:	4680      	mov	r8, r0
 800326c:	d129      	bne.n	80032c2 <_printf_float+0x172>
 800326e:	1cc8      	adds	r0, r1, #3
 8003270:	db02      	blt.n	8003278 <_printf_float+0x128>
 8003272:	6863      	ldr	r3, [r4, #4]
 8003274:	4299      	cmp	r1, r3
 8003276:	dd41      	ble.n	80032fc <_printf_float+0x1ac>
 8003278:	f1aa 0a02 	sub.w	sl, sl, #2
 800327c:	fa5f fa8a 	uxtb.w	sl, sl
 8003280:	3901      	subs	r1, #1
 8003282:	4652      	mov	r2, sl
 8003284:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003288:	9109      	str	r1, [sp, #36]	@ 0x24
 800328a:	f7ff ff26 	bl	80030da <__exponent>
 800328e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003290:	1813      	adds	r3, r2, r0
 8003292:	2a01      	cmp	r2, #1
 8003294:	4681      	mov	r9, r0
 8003296:	6123      	str	r3, [r4, #16]
 8003298:	dc02      	bgt.n	80032a0 <_printf_float+0x150>
 800329a:	6822      	ldr	r2, [r4, #0]
 800329c:	07d2      	lsls	r2, r2, #31
 800329e:	d501      	bpl.n	80032a4 <_printf_float+0x154>
 80032a0:	3301      	adds	r3, #1
 80032a2:	6123      	str	r3, [r4, #16]
 80032a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d0a2      	beq.n	80031f2 <_printf_float+0xa2>
 80032ac:	232d      	movs	r3, #45	@ 0x2d
 80032ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032b2:	e79e      	b.n	80031f2 <_printf_float+0xa2>
 80032b4:	9a06      	ldr	r2, [sp, #24]
 80032b6:	2a47      	cmp	r2, #71	@ 0x47
 80032b8:	d1c2      	bne.n	8003240 <_printf_float+0xf0>
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1c0      	bne.n	8003240 <_printf_float+0xf0>
 80032be:	2301      	movs	r3, #1
 80032c0:	e7bd      	b.n	800323e <_printf_float+0xee>
 80032c2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80032c6:	d9db      	bls.n	8003280 <_printf_float+0x130>
 80032c8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80032cc:	d118      	bne.n	8003300 <_printf_float+0x1b0>
 80032ce:	2900      	cmp	r1, #0
 80032d0:	6863      	ldr	r3, [r4, #4]
 80032d2:	dd0b      	ble.n	80032ec <_printf_float+0x19c>
 80032d4:	6121      	str	r1, [r4, #16]
 80032d6:	b913      	cbnz	r3, 80032de <_printf_float+0x18e>
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	07d0      	lsls	r0, r2, #31
 80032dc:	d502      	bpl.n	80032e4 <_printf_float+0x194>
 80032de:	3301      	adds	r3, #1
 80032e0:	440b      	add	r3, r1
 80032e2:	6123      	str	r3, [r4, #16]
 80032e4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80032e6:	f04f 0900 	mov.w	r9, #0
 80032ea:	e7db      	b.n	80032a4 <_printf_float+0x154>
 80032ec:	b913      	cbnz	r3, 80032f4 <_printf_float+0x1a4>
 80032ee:	6822      	ldr	r2, [r4, #0]
 80032f0:	07d2      	lsls	r2, r2, #31
 80032f2:	d501      	bpl.n	80032f8 <_printf_float+0x1a8>
 80032f4:	3302      	adds	r3, #2
 80032f6:	e7f4      	b.n	80032e2 <_printf_float+0x192>
 80032f8:	2301      	movs	r3, #1
 80032fa:	e7f2      	b.n	80032e2 <_printf_float+0x192>
 80032fc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003302:	4299      	cmp	r1, r3
 8003304:	db05      	blt.n	8003312 <_printf_float+0x1c2>
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	6121      	str	r1, [r4, #16]
 800330a:	07d8      	lsls	r0, r3, #31
 800330c:	d5ea      	bpl.n	80032e4 <_printf_float+0x194>
 800330e:	1c4b      	adds	r3, r1, #1
 8003310:	e7e7      	b.n	80032e2 <_printf_float+0x192>
 8003312:	2900      	cmp	r1, #0
 8003314:	bfd4      	ite	le
 8003316:	f1c1 0202 	rsble	r2, r1, #2
 800331a:	2201      	movgt	r2, #1
 800331c:	4413      	add	r3, r2
 800331e:	e7e0      	b.n	80032e2 <_printf_float+0x192>
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	055a      	lsls	r2, r3, #21
 8003324:	d407      	bmi.n	8003336 <_printf_float+0x1e6>
 8003326:	6923      	ldr	r3, [r4, #16]
 8003328:	4642      	mov	r2, r8
 800332a:	4631      	mov	r1, r6
 800332c:	4628      	mov	r0, r5
 800332e:	47b8      	blx	r7
 8003330:	3001      	adds	r0, #1
 8003332:	d12b      	bne.n	800338c <_printf_float+0x23c>
 8003334:	e767      	b.n	8003206 <_printf_float+0xb6>
 8003336:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800333a:	f240 80dd 	bls.w	80034f8 <_printf_float+0x3a8>
 800333e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003342:	2200      	movs	r2, #0
 8003344:	2300      	movs	r3, #0
 8003346:	f7fd fbbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800334a:	2800      	cmp	r0, #0
 800334c:	d033      	beq.n	80033b6 <_printf_float+0x266>
 800334e:	4a37      	ldr	r2, [pc, #220]	@ (800342c <_printf_float+0x2dc>)
 8003350:	2301      	movs	r3, #1
 8003352:	4631      	mov	r1, r6
 8003354:	4628      	mov	r0, r5
 8003356:	47b8      	blx	r7
 8003358:	3001      	adds	r0, #1
 800335a:	f43f af54 	beq.w	8003206 <_printf_float+0xb6>
 800335e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003362:	4543      	cmp	r3, r8
 8003364:	db02      	blt.n	800336c <_printf_float+0x21c>
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	07d8      	lsls	r0, r3, #31
 800336a:	d50f      	bpl.n	800338c <_printf_float+0x23c>
 800336c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003370:	4631      	mov	r1, r6
 8003372:	4628      	mov	r0, r5
 8003374:	47b8      	blx	r7
 8003376:	3001      	adds	r0, #1
 8003378:	f43f af45 	beq.w	8003206 <_printf_float+0xb6>
 800337c:	f04f 0900 	mov.w	r9, #0
 8003380:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003384:	f104 0a1a 	add.w	sl, r4, #26
 8003388:	45c8      	cmp	r8, r9
 800338a:	dc09      	bgt.n	80033a0 <_printf_float+0x250>
 800338c:	6823      	ldr	r3, [r4, #0]
 800338e:	079b      	lsls	r3, r3, #30
 8003390:	f100 8103 	bmi.w	800359a <_printf_float+0x44a>
 8003394:	68e0      	ldr	r0, [r4, #12]
 8003396:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003398:	4298      	cmp	r0, r3
 800339a:	bfb8      	it	lt
 800339c:	4618      	movlt	r0, r3
 800339e:	e734      	b.n	800320a <_printf_float+0xba>
 80033a0:	2301      	movs	r3, #1
 80033a2:	4652      	mov	r2, sl
 80033a4:	4631      	mov	r1, r6
 80033a6:	4628      	mov	r0, r5
 80033a8:	47b8      	blx	r7
 80033aa:	3001      	adds	r0, #1
 80033ac:	f43f af2b 	beq.w	8003206 <_printf_float+0xb6>
 80033b0:	f109 0901 	add.w	r9, r9, #1
 80033b4:	e7e8      	b.n	8003388 <_printf_float+0x238>
 80033b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	dc39      	bgt.n	8003430 <_printf_float+0x2e0>
 80033bc:	4a1b      	ldr	r2, [pc, #108]	@ (800342c <_printf_float+0x2dc>)
 80033be:	2301      	movs	r3, #1
 80033c0:	4631      	mov	r1, r6
 80033c2:	4628      	mov	r0, r5
 80033c4:	47b8      	blx	r7
 80033c6:	3001      	adds	r0, #1
 80033c8:	f43f af1d 	beq.w	8003206 <_printf_float+0xb6>
 80033cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80033d0:	ea59 0303 	orrs.w	r3, r9, r3
 80033d4:	d102      	bne.n	80033dc <_printf_float+0x28c>
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	07d9      	lsls	r1, r3, #31
 80033da:	d5d7      	bpl.n	800338c <_printf_float+0x23c>
 80033dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033e0:	4631      	mov	r1, r6
 80033e2:	4628      	mov	r0, r5
 80033e4:	47b8      	blx	r7
 80033e6:	3001      	adds	r0, #1
 80033e8:	f43f af0d 	beq.w	8003206 <_printf_float+0xb6>
 80033ec:	f04f 0a00 	mov.w	sl, #0
 80033f0:	f104 0b1a 	add.w	fp, r4, #26
 80033f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033f6:	425b      	negs	r3, r3
 80033f8:	4553      	cmp	r3, sl
 80033fa:	dc01      	bgt.n	8003400 <_printf_float+0x2b0>
 80033fc:	464b      	mov	r3, r9
 80033fe:	e793      	b.n	8003328 <_printf_float+0x1d8>
 8003400:	2301      	movs	r3, #1
 8003402:	465a      	mov	r2, fp
 8003404:	4631      	mov	r1, r6
 8003406:	4628      	mov	r0, r5
 8003408:	47b8      	blx	r7
 800340a:	3001      	adds	r0, #1
 800340c:	f43f aefb 	beq.w	8003206 <_printf_float+0xb6>
 8003410:	f10a 0a01 	add.w	sl, sl, #1
 8003414:	e7ee      	b.n	80033f4 <_printf_float+0x2a4>
 8003416:	bf00      	nop
 8003418:	7fefffff 	.word	0x7fefffff
 800341c:	08005b98 	.word	0x08005b98
 8003420:	08005b9c 	.word	0x08005b9c
 8003424:	08005ba0 	.word	0x08005ba0
 8003428:	08005ba4 	.word	0x08005ba4
 800342c:	08005ba8 	.word	0x08005ba8
 8003430:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003432:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003436:	4553      	cmp	r3, sl
 8003438:	bfa8      	it	ge
 800343a:	4653      	movge	r3, sl
 800343c:	2b00      	cmp	r3, #0
 800343e:	4699      	mov	r9, r3
 8003440:	dc36      	bgt.n	80034b0 <_printf_float+0x360>
 8003442:	f04f 0b00 	mov.w	fp, #0
 8003446:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800344a:	f104 021a 	add.w	r2, r4, #26
 800344e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003450:	9306      	str	r3, [sp, #24]
 8003452:	eba3 0309 	sub.w	r3, r3, r9
 8003456:	455b      	cmp	r3, fp
 8003458:	dc31      	bgt.n	80034be <_printf_float+0x36e>
 800345a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800345c:	459a      	cmp	sl, r3
 800345e:	dc3a      	bgt.n	80034d6 <_printf_float+0x386>
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	07da      	lsls	r2, r3, #31
 8003464:	d437      	bmi.n	80034d6 <_printf_float+0x386>
 8003466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003468:	ebaa 0903 	sub.w	r9, sl, r3
 800346c:	9b06      	ldr	r3, [sp, #24]
 800346e:	ebaa 0303 	sub.w	r3, sl, r3
 8003472:	4599      	cmp	r9, r3
 8003474:	bfa8      	it	ge
 8003476:	4699      	movge	r9, r3
 8003478:	f1b9 0f00 	cmp.w	r9, #0
 800347c:	dc33      	bgt.n	80034e6 <_printf_float+0x396>
 800347e:	f04f 0800 	mov.w	r8, #0
 8003482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003486:	f104 0b1a 	add.w	fp, r4, #26
 800348a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800348c:	ebaa 0303 	sub.w	r3, sl, r3
 8003490:	eba3 0309 	sub.w	r3, r3, r9
 8003494:	4543      	cmp	r3, r8
 8003496:	f77f af79 	ble.w	800338c <_printf_float+0x23c>
 800349a:	2301      	movs	r3, #1
 800349c:	465a      	mov	r2, fp
 800349e:	4631      	mov	r1, r6
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b8      	blx	r7
 80034a4:	3001      	adds	r0, #1
 80034a6:	f43f aeae 	beq.w	8003206 <_printf_float+0xb6>
 80034aa:	f108 0801 	add.w	r8, r8, #1
 80034ae:	e7ec      	b.n	800348a <_printf_float+0x33a>
 80034b0:	4642      	mov	r2, r8
 80034b2:	4631      	mov	r1, r6
 80034b4:	4628      	mov	r0, r5
 80034b6:	47b8      	blx	r7
 80034b8:	3001      	adds	r0, #1
 80034ba:	d1c2      	bne.n	8003442 <_printf_float+0x2f2>
 80034bc:	e6a3      	b.n	8003206 <_printf_float+0xb6>
 80034be:	2301      	movs	r3, #1
 80034c0:	4631      	mov	r1, r6
 80034c2:	4628      	mov	r0, r5
 80034c4:	9206      	str	r2, [sp, #24]
 80034c6:	47b8      	blx	r7
 80034c8:	3001      	adds	r0, #1
 80034ca:	f43f ae9c 	beq.w	8003206 <_printf_float+0xb6>
 80034ce:	9a06      	ldr	r2, [sp, #24]
 80034d0:	f10b 0b01 	add.w	fp, fp, #1
 80034d4:	e7bb      	b.n	800344e <_printf_float+0x2fe>
 80034d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80034da:	4631      	mov	r1, r6
 80034dc:	4628      	mov	r0, r5
 80034de:	47b8      	blx	r7
 80034e0:	3001      	adds	r0, #1
 80034e2:	d1c0      	bne.n	8003466 <_printf_float+0x316>
 80034e4:	e68f      	b.n	8003206 <_printf_float+0xb6>
 80034e6:	9a06      	ldr	r2, [sp, #24]
 80034e8:	464b      	mov	r3, r9
 80034ea:	4442      	add	r2, r8
 80034ec:	4631      	mov	r1, r6
 80034ee:	4628      	mov	r0, r5
 80034f0:	47b8      	blx	r7
 80034f2:	3001      	adds	r0, #1
 80034f4:	d1c3      	bne.n	800347e <_printf_float+0x32e>
 80034f6:	e686      	b.n	8003206 <_printf_float+0xb6>
 80034f8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80034fc:	f1ba 0f01 	cmp.w	sl, #1
 8003500:	dc01      	bgt.n	8003506 <_printf_float+0x3b6>
 8003502:	07db      	lsls	r3, r3, #31
 8003504:	d536      	bpl.n	8003574 <_printf_float+0x424>
 8003506:	2301      	movs	r3, #1
 8003508:	4642      	mov	r2, r8
 800350a:	4631      	mov	r1, r6
 800350c:	4628      	mov	r0, r5
 800350e:	47b8      	blx	r7
 8003510:	3001      	adds	r0, #1
 8003512:	f43f ae78 	beq.w	8003206 <_printf_float+0xb6>
 8003516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800351a:	4631      	mov	r1, r6
 800351c:	4628      	mov	r0, r5
 800351e:	47b8      	blx	r7
 8003520:	3001      	adds	r0, #1
 8003522:	f43f ae70 	beq.w	8003206 <_printf_float+0xb6>
 8003526:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800352a:	2200      	movs	r2, #0
 800352c:	2300      	movs	r3, #0
 800352e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003532:	f7fd fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003536:	b9c0      	cbnz	r0, 800356a <_printf_float+0x41a>
 8003538:	4653      	mov	r3, sl
 800353a:	f108 0201 	add.w	r2, r8, #1
 800353e:	4631      	mov	r1, r6
 8003540:	4628      	mov	r0, r5
 8003542:	47b8      	blx	r7
 8003544:	3001      	adds	r0, #1
 8003546:	d10c      	bne.n	8003562 <_printf_float+0x412>
 8003548:	e65d      	b.n	8003206 <_printf_float+0xb6>
 800354a:	2301      	movs	r3, #1
 800354c:	465a      	mov	r2, fp
 800354e:	4631      	mov	r1, r6
 8003550:	4628      	mov	r0, r5
 8003552:	47b8      	blx	r7
 8003554:	3001      	adds	r0, #1
 8003556:	f43f ae56 	beq.w	8003206 <_printf_float+0xb6>
 800355a:	f108 0801 	add.w	r8, r8, #1
 800355e:	45d0      	cmp	r8, sl
 8003560:	dbf3      	blt.n	800354a <_printf_float+0x3fa>
 8003562:	464b      	mov	r3, r9
 8003564:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003568:	e6df      	b.n	800332a <_printf_float+0x1da>
 800356a:	f04f 0800 	mov.w	r8, #0
 800356e:	f104 0b1a 	add.w	fp, r4, #26
 8003572:	e7f4      	b.n	800355e <_printf_float+0x40e>
 8003574:	2301      	movs	r3, #1
 8003576:	4642      	mov	r2, r8
 8003578:	e7e1      	b.n	800353e <_printf_float+0x3ee>
 800357a:	2301      	movs	r3, #1
 800357c:	464a      	mov	r2, r9
 800357e:	4631      	mov	r1, r6
 8003580:	4628      	mov	r0, r5
 8003582:	47b8      	blx	r7
 8003584:	3001      	adds	r0, #1
 8003586:	f43f ae3e 	beq.w	8003206 <_printf_float+0xb6>
 800358a:	f108 0801 	add.w	r8, r8, #1
 800358e:	68e3      	ldr	r3, [r4, #12]
 8003590:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003592:	1a5b      	subs	r3, r3, r1
 8003594:	4543      	cmp	r3, r8
 8003596:	dcf0      	bgt.n	800357a <_printf_float+0x42a>
 8003598:	e6fc      	b.n	8003394 <_printf_float+0x244>
 800359a:	f04f 0800 	mov.w	r8, #0
 800359e:	f104 0919 	add.w	r9, r4, #25
 80035a2:	e7f4      	b.n	800358e <_printf_float+0x43e>

080035a4 <_printf_common>:
 80035a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a8:	4616      	mov	r6, r2
 80035aa:	4698      	mov	r8, r3
 80035ac:	688a      	ldr	r2, [r1, #8]
 80035ae:	690b      	ldr	r3, [r1, #16]
 80035b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80035b4:	4293      	cmp	r3, r2
 80035b6:	bfb8      	it	lt
 80035b8:	4613      	movlt	r3, r2
 80035ba:	6033      	str	r3, [r6, #0]
 80035bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80035c0:	4607      	mov	r7, r0
 80035c2:	460c      	mov	r4, r1
 80035c4:	b10a      	cbz	r2, 80035ca <_printf_common+0x26>
 80035c6:	3301      	adds	r3, #1
 80035c8:	6033      	str	r3, [r6, #0]
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	0699      	lsls	r1, r3, #26
 80035ce:	bf42      	ittt	mi
 80035d0:	6833      	ldrmi	r3, [r6, #0]
 80035d2:	3302      	addmi	r3, #2
 80035d4:	6033      	strmi	r3, [r6, #0]
 80035d6:	6825      	ldr	r5, [r4, #0]
 80035d8:	f015 0506 	ands.w	r5, r5, #6
 80035dc:	d106      	bne.n	80035ec <_printf_common+0x48>
 80035de:	f104 0a19 	add.w	sl, r4, #25
 80035e2:	68e3      	ldr	r3, [r4, #12]
 80035e4:	6832      	ldr	r2, [r6, #0]
 80035e6:	1a9b      	subs	r3, r3, r2
 80035e8:	42ab      	cmp	r3, r5
 80035ea:	dc26      	bgt.n	800363a <_printf_common+0x96>
 80035ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80035f0:	6822      	ldr	r2, [r4, #0]
 80035f2:	3b00      	subs	r3, #0
 80035f4:	bf18      	it	ne
 80035f6:	2301      	movne	r3, #1
 80035f8:	0692      	lsls	r2, r2, #26
 80035fa:	d42b      	bmi.n	8003654 <_printf_common+0xb0>
 80035fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003600:	4641      	mov	r1, r8
 8003602:	4638      	mov	r0, r7
 8003604:	47c8      	blx	r9
 8003606:	3001      	adds	r0, #1
 8003608:	d01e      	beq.n	8003648 <_printf_common+0xa4>
 800360a:	6823      	ldr	r3, [r4, #0]
 800360c:	6922      	ldr	r2, [r4, #16]
 800360e:	f003 0306 	and.w	r3, r3, #6
 8003612:	2b04      	cmp	r3, #4
 8003614:	bf02      	ittt	eq
 8003616:	68e5      	ldreq	r5, [r4, #12]
 8003618:	6833      	ldreq	r3, [r6, #0]
 800361a:	1aed      	subeq	r5, r5, r3
 800361c:	68a3      	ldr	r3, [r4, #8]
 800361e:	bf0c      	ite	eq
 8003620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003624:	2500      	movne	r5, #0
 8003626:	4293      	cmp	r3, r2
 8003628:	bfc4      	itt	gt
 800362a:	1a9b      	subgt	r3, r3, r2
 800362c:	18ed      	addgt	r5, r5, r3
 800362e:	2600      	movs	r6, #0
 8003630:	341a      	adds	r4, #26
 8003632:	42b5      	cmp	r5, r6
 8003634:	d11a      	bne.n	800366c <_printf_common+0xc8>
 8003636:	2000      	movs	r0, #0
 8003638:	e008      	b.n	800364c <_printf_common+0xa8>
 800363a:	2301      	movs	r3, #1
 800363c:	4652      	mov	r2, sl
 800363e:	4641      	mov	r1, r8
 8003640:	4638      	mov	r0, r7
 8003642:	47c8      	blx	r9
 8003644:	3001      	adds	r0, #1
 8003646:	d103      	bne.n	8003650 <_printf_common+0xac>
 8003648:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800364c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003650:	3501      	adds	r5, #1
 8003652:	e7c6      	b.n	80035e2 <_printf_common+0x3e>
 8003654:	18e1      	adds	r1, r4, r3
 8003656:	1c5a      	adds	r2, r3, #1
 8003658:	2030      	movs	r0, #48	@ 0x30
 800365a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800365e:	4422      	add	r2, r4
 8003660:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003668:	3302      	adds	r3, #2
 800366a:	e7c7      	b.n	80035fc <_printf_common+0x58>
 800366c:	2301      	movs	r3, #1
 800366e:	4622      	mov	r2, r4
 8003670:	4641      	mov	r1, r8
 8003672:	4638      	mov	r0, r7
 8003674:	47c8      	blx	r9
 8003676:	3001      	adds	r0, #1
 8003678:	d0e6      	beq.n	8003648 <_printf_common+0xa4>
 800367a:	3601      	adds	r6, #1
 800367c:	e7d9      	b.n	8003632 <_printf_common+0x8e>
	...

08003680 <_printf_i>:
 8003680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003684:	7e0f      	ldrb	r7, [r1, #24]
 8003686:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003688:	2f78      	cmp	r7, #120	@ 0x78
 800368a:	4691      	mov	r9, r2
 800368c:	4680      	mov	r8, r0
 800368e:	460c      	mov	r4, r1
 8003690:	469a      	mov	sl, r3
 8003692:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003696:	d807      	bhi.n	80036a8 <_printf_i+0x28>
 8003698:	2f62      	cmp	r7, #98	@ 0x62
 800369a:	d80a      	bhi.n	80036b2 <_printf_i+0x32>
 800369c:	2f00      	cmp	r7, #0
 800369e:	f000 80d2 	beq.w	8003846 <_printf_i+0x1c6>
 80036a2:	2f58      	cmp	r7, #88	@ 0x58
 80036a4:	f000 80b9 	beq.w	800381a <_printf_i+0x19a>
 80036a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80036b0:	e03a      	b.n	8003728 <_printf_i+0xa8>
 80036b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80036b6:	2b15      	cmp	r3, #21
 80036b8:	d8f6      	bhi.n	80036a8 <_printf_i+0x28>
 80036ba:	a101      	add	r1, pc, #4	@ (adr r1, 80036c0 <_printf_i+0x40>)
 80036bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80036c0:	08003719 	.word	0x08003719
 80036c4:	0800372d 	.word	0x0800372d
 80036c8:	080036a9 	.word	0x080036a9
 80036cc:	080036a9 	.word	0x080036a9
 80036d0:	080036a9 	.word	0x080036a9
 80036d4:	080036a9 	.word	0x080036a9
 80036d8:	0800372d 	.word	0x0800372d
 80036dc:	080036a9 	.word	0x080036a9
 80036e0:	080036a9 	.word	0x080036a9
 80036e4:	080036a9 	.word	0x080036a9
 80036e8:	080036a9 	.word	0x080036a9
 80036ec:	0800382d 	.word	0x0800382d
 80036f0:	08003757 	.word	0x08003757
 80036f4:	080037e7 	.word	0x080037e7
 80036f8:	080036a9 	.word	0x080036a9
 80036fc:	080036a9 	.word	0x080036a9
 8003700:	0800384f 	.word	0x0800384f
 8003704:	080036a9 	.word	0x080036a9
 8003708:	08003757 	.word	0x08003757
 800370c:	080036a9 	.word	0x080036a9
 8003710:	080036a9 	.word	0x080036a9
 8003714:	080037ef 	.word	0x080037ef
 8003718:	6833      	ldr	r3, [r6, #0]
 800371a:	1d1a      	adds	r2, r3, #4
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6032      	str	r2, [r6, #0]
 8003720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003724:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003728:	2301      	movs	r3, #1
 800372a:	e09d      	b.n	8003868 <_printf_i+0x1e8>
 800372c:	6833      	ldr	r3, [r6, #0]
 800372e:	6820      	ldr	r0, [r4, #0]
 8003730:	1d19      	adds	r1, r3, #4
 8003732:	6031      	str	r1, [r6, #0]
 8003734:	0606      	lsls	r6, r0, #24
 8003736:	d501      	bpl.n	800373c <_printf_i+0xbc>
 8003738:	681d      	ldr	r5, [r3, #0]
 800373a:	e003      	b.n	8003744 <_printf_i+0xc4>
 800373c:	0645      	lsls	r5, r0, #25
 800373e:	d5fb      	bpl.n	8003738 <_printf_i+0xb8>
 8003740:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003744:	2d00      	cmp	r5, #0
 8003746:	da03      	bge.n	8003750 <_printf_i+0xd0>
 8003748:	232d      	movs	r3, #45	@ 0x2d
 800374a:	426d      	negs	r5, r5
 800374c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003750:	4859      	ldr	r0, [pc, #356]	@ (80038b8 <_printf_i+0x238>)
 8003752:	230a      	movs	r3, #10
 8003754:	e011      	b.n	800377a <_printf_i+0xfa>
 8003756:	6821      	ldr	r1, [r4, #0]
 8003758:	6833      	ldr	r3, [r6, #0]
 800375a:	0608      	lsls	r0, r1, #24
 800375c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003760:	d402      	bmi.n	8003768 <_printf_i+0xe8>
 8003762:	0649      	lsls	r1, r1, #25
 8003764:	bf48      	it	mi
 8003766:	b2ad      	uxthmi	r5, r5
 8003768:	2f6f      	cmp	r7, #111	@ 0x6f
 800376a:	4853      	ldr	r0, [pc, #332]	@ (80038b8 <_printf_i+0x238>)
 800376c:	6033      	str	r3, [r6, #0]
 800376e:	bf14      	ite	ne
 8003770:	230a      	movne	r3, #10
 8003772:	2308      	moveq	r3, #8
 8003774:	2100      	movs	r1, #0
 8003776:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800377a:	6866      	ldr	r6, [r4, #4]
 800377c:	60a6      	str	r6, [r4, #8]
 800377e:	2e00      	cmp	r6, #0
 8003780:	bfa2      	ittt	ge
 8003782:	6821      	ldrge	r1, [r4, #0]
 8003784:	f021 0104 	bicge.w	r1, r1, #4
 8003788:	6021      	strge	r1, [r4, #0]
 800378a:	b90d      	cbnz	r5, 8003790 <_printf_i+0x110>
 800378c:	2e00      	cmp	r6, #0
 800378e:	d04b      	beq.n	8003828 <_printf_i+0x1a8>
 8003790:	4616      	mov	r6, r2
 8003792:	fbb5 f1f3 	udiv	r1, r5, r3
 8003796:	fb03 5711 	mls	r7, r3, r1, r5
 800379a:	5dc7      	ldrb	r7, [r0, r7]
 800379c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037a0:	462f      	mov	r7, r5
 80037a2:	42bb      	cmp	r3, r7
 80037a4:	460d      	mov	r5, r1
 80037a6:	d9f4      	bls.n	8003792 <_printf_i+0x112>
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d10b      	bne.n	80037c4 <_printf_i+0x144>
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	07df      	lsls	r7, r3, #31
 80037b0:	d508      	bpl.n	80037c4 <_printf_i+0x144>
 80037b2:	6923      	ldr	r3, [r4, #16]
 80037b4:	6861      	ldr	r1, [r4, #4]
 80037b6:	4299      	cmp	r1, r3
 80037b8:	bfde      	ittt	le
 80037ba:	2330      	movle	r3, #48	@ 0x30
 80037bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037c0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80037c4:	1b92      	subs	r2, r2, r6
 80037c6:	6122      	str	r2, [r4, #16]
 80037c8:	f8cd a000 	str.w	sl, [sp]
 80037cc:	464b      	mov	r3, r9
 80037ce:	aa03      	add	r2, sp, #12
 80037d0:	4621      	mov	r1, r4
 80037d2:	4640      	mov	r0, r8
 80037d4:	f7ff fee6 	bl	80035a4 <_printf_common>
 80037d8:	3001      	adds	r0, #1
 80037da:	d14a      	bne.n	8003872 <_printf_i+0x1f2>
 80037dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80037e0:	b004      	add	sp, #16
 80037e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e6:	6823      	ldr	r3, [r4, #0]
 80037e8:	f043 0320 	orr.w	r3, r3, #32
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	4833      	ldr	r0, [pc, #204]	@ (80038bc <_printf_i+0x23c>)
 80037f0:	2778      	movs	r7, #120	@ 0x78
 80037f2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	6831      	ldr	r1, [r6, #0]
 80037fa:	061f      	lsls	r7, r3, #24
 80037fc:	f851 5b04 	ldr.w	r5, [r1], #4
 8003800:	d402      	bmi.n	8003808 <_printf_i+0x188>
 8003802:	065f      	lsls	r7, r3, #25
 8003804:	bf48      	it	mi
 8003806:	b2ad      	uxthmi	r5, r5
 8003808:	6031      	str	r1, [r6, #0]
 800380a:	07d9      	lsls	r1, r3, #31
 800380c:	bf44      	itt	mi
 800380e:	f043 0320 	orrmi.w	r3, r3, #32
 8003812:	6023      	strmi	r3, [r4, #0]
 8003814:	b11d      	cbz	r5, 800381e <_printf_i+0x19e>
 8003816:	2310      	movs	r3, #16
 8003818:	e7ac      	b.n	8003774 <_printf_i+0xf4>
 800381a:	4827      	ldr	r0, [pc, #156]	@ (80038b8 <_printf_i+0x238>)
 800381c:	e7e9      	b.n	80037f2 <_printf_i+0x172>
 800381e:	6823      	ldr	r3, [r4, #0]
 8003820:	f023 0320 	bic.w	r3, r3, #32
 8003824:	6023      	str	r3, [r4, #0]
 8003826:	e7f6      	b.n	8003816 <_printf_i+0x196>
 8003828:	4616      	mov	r6, r2
 800382a:	e7bd      	b.n	80037a8 <_printf_i+0x128>
 800382c:	6833      	ldr	r3, [r6, #0]
 800382e:	6825      	ldr	r5, [r4, #0]
 8003830:	6961      	ldr	r1, [r4, #20]
 8003832:	1d18      	adds	r0, r3, #4
 8003834:	6030      	str	r0, [r6, #0]
 8003836:	062e      	lsls	r6, r5, #24
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	d501      	bpl.n	8003840 <_printf_i+0x1c0>
 800383c:	6019      	str	r1, [r3, #0]
 800383e:	e002      	b.n	8003846 <_printf_i+0x1c6>
 8003840:	0668      	lsls	r0, r5, #25
 8003842:	d5fb      	bpl.n	800383c <_printf_i+0x1bc>
 8003844:	8019      	strh	r1, [r3, #0]
 8003846:	2300      	movs	r3, #0
 8003848:	6123      	str	r3, [r4, #16]
 800384a:	4616      	mov	r6, r2
 800384c:	e7bc      	b.n	80037c8 <_printf_i+0x148>
 800384e:	6833      	ldr	r3, [r6, #0]
 8003850:	1d1a      	adds	r2, r3, #4
 8003852:	6032      	str	r2, [r6, #0]
 8003854:	681e      	ldr	r6, [r3, #0]
 8003856:	6862      	ldr	r2, [r4, #4]
 8003858:	2100      	movs	r1, #0
 800385a:	4630      	mov	r0, r6
 800385c:	f7fc fcb8 	bl	80001d0 <memchr>
 8003860:	b108      	cbz	r0, 8003866 <_printf_i+0x1e6>
 8003862:	1b80      	subs	r0, r0, r6
 8003864:	6060      	str	r0, [r4, #4]
 8003866:	6863      	ldr	r3, [r4, #4]
 8003868:	6123      	str	r3, [r4, #16]
 800386a:	2300      	movs	r3, #0
 800386c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003870:	e7aa      	b.n	80037c8 <_printf_i+0x148>
 8003872:	6923      	ldr	r3, [r4, #16]
 8003874:	4632      	mov	r2, r6
 8003876:	4649      	mov	r1, r9
 8003878:	4640      	mov	r0, r8
 800387a:	47d0      	blx	sl
 800387c:	3001      	adds	r0, #1
 800387e:	d0ad      	beq.n	80037dc <_printf_i+0x15c>
 8003880:	6823      	ldr	r3, [r4, #0]
 8003882:	079b      	lsls	r3, r3, #30
 8003884:	d413      	bmi.n	80038ae <_printf_i+0x22e>
 8003886:	68e0      	ldr	r0, [r4, #12]
 8003888:	9b03      	ldr	r3, [sp, #12]
 800388a:	4298      	cmp	r0, r3
 800388c:	bfb8      	it	lt
 800388e:	4618      	movlt	r0, r3
 8003890:	e7a6      	b.n	80037e0 <_printf_i+0x160>
 8003892:	2301      	movs	r3, #1
 8003894:	4632      	mov	r2, r6
 8003896:	4649      	mov	r1, r9
 8003898:	4640      	mov	r0, r8
 800389a:	47d0      	blx	sl
 800389c:	3001      	adds	r0, #1
 800389e:	d09d      	beq.n	80037dc <_printf_i+0x15c>
 80038a0:	3501      	adds	r5, #1
 80038a2:	68e3      	ldr	r3, [r4, #12]
 80038a4:	9903      	ldr	r1, [sp, #12]
 80038a6:	1a5b      	subs	r3, r3, r1
 80038a8:	42ab      	cmp	r3, r5
 80038aa:	dcf2      	bgt.n	8003892 <_printf_i+0x212>
 80038ac:	e7eb      	b.n	8003886 <_printf_i+0x206>
 80038ae:	2500      	movs	r5, #0
 80038b0:	f104 0619 	add.w	r6, r4, #25
 80038b4:	e7f5      	b.n	80038a2 <_printf_i+0x222>
 80038b6:	bf00      	nop
 80038b8:	08005baa 	.word	0x08005baa
 80038bc:	08005bbb 	.word	0x08005bbb

080038c0 <std>:
 80038c0:	2300      	movs	r3, #0
 80038c2:	b510      	push	{r4, lr}
 80038c4:	4604      	mov	r4, r0
 80038c6:	e9c0 3300 	strd	r3, r3, [r0]
 80038ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80038ce:	6083      	str	r3, [r0, #8]
 80038d0:	8181      	strh	r1, [r0, #12]
 80038d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80038d4:	81c2      	strh	r2, [r0, #14]
 80038d6:	6183      	str	r3, [r0, #24]
 80038d8:	4619      	mov	r1, r3
 80038da:	2208      	movs	r2, #8
 80038dc:	305c      	adds	r0, #92	@ 0x5c
 80038de:	f000 fa01 	bl	8003ce4 <memset>
 80038e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003918 <std+0x58>)
 80038e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80038e6:	4b0d      	ldr	r3, [pc, #52]	@ (800391c <std+0x5c>)
 80038e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003920 <std+0x60>)
 80038ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80038ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003924 <std+0x64>)
 80038f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80038f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <std+0x68>)
 80038f4:	6224      	str	r4, [r4, #32]
 80038f6:	429c      	cmp	r4, r3
 80038f8:	d006      	beq.n	8003908 <std+0x48>
 80038fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80038fe:	4294      	cmp	r4, r2
 8003900:	d002      	beq.n	8003908 <std+0x48>
 8003902:	33d0      	adds	r3, #208	@ 0xd0
 8003904:	429c      	cmp	r4, r3
 8003906:	d105      	bne.n	8003914 <std+0x54>
 8003908:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800390c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003910:	f000 ba64 	b.w	8003ddc <__retarget_lock_init_recursive>
 8003914:	bd10      	pop	{r4, pc}
 8003916:	bf00      	nop
 8003918:	08003b35 	.word	0x08003b35
 800391c:	08003b57 	.word	0x08003b57
 8003920:	08003b8f 	.word	0x08003b8f
 8003924:	08003bb3 	.word	0x08003bb3
 8003928:	2000029c 	.word	0x2000029c

0800392c <stdio_exit_handler>:
 800392c:	4a02      	ldr	r2, [pc, #8]	@ (8003938 <stdio_exit_handler+0xc>)
 800392e:	4903      	ldr	r1, [pc, #12]	@ (800393c <stdio_exit_handler+0x10>)
 8003930:	4803      	ldr	r0, [pc, #12]	@ (8003940 <stdio_exit_handler+0x14>)
 8003932:	f000 b869 	b.w	8003a08 <_fwalk_sglue>
 8003936:	bf00      	nop
 8003938:	2000000c 	.word	0x2000000c
 800393c:	08005711 	.word	0x08005711
 8003940:	2000001c 	.word	0x2000001c

08003944 <cleanup_stdio>:
 8003944:	6841      	ldr	r1, [r0, #4]
 8003946:	4b0c      	ldr	r3, [pc, #48]	@ (8003978 <cleanup_stdio+0x34>)
 8003948:	4299      	cmp	r1, r3
 800394a:	b510      	push	{r4, lr}
 800394c:	4604      	mov	r4, r0
 800394e:	d001      	beq.n	8003954 <cleanup_stdio+0x10>
 8003950:	f001 fede 	bl	8005710 <_fflush_r>
 8003954:	68a1      	ldr	r1, [r4, #8]
 8003956:	4b09      	ldr	r3, [pc, #36]	@ (800397c <cleanup_stdio+0x38>)
 8003958:	4299      	cmp	r1, r3
 800395a:	d002      	beq.n	8003962 <cleanup_stdio+0x1e>
 800395c:	4620      	mov	r0, r4
 800395e:	f001 fed7 	bl	8005710 <_fflush_r>
 8003962:	68e1      	ldr	r1, [r4, #12]
 8003964:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <cleanup_stdio+0x3c>)
 8003966:	4299      	cmp	r1, r3
 8003968:	d004      	beq.n	8003974 <cleanup_stdio+0x30>
 800396a:	4620      	mov	r0, r4
 800396c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003970:	f001 bece 	b.w	8005710 <_fflush_r>
 8003974:	bd10      	pop	{r4, pc}
 8003976:	bf00      	nop
 8003978:	2000029c 	.word	0x2000029c
 800397c:	20000304 	.word	0x20000304
 8003980:	2000036c 	.word	0x2000036c

08003984 <global_stdio_init.part.0>:
 8003984:	b510      	push	{r4, lr}
 8003986:	4b0b      	ldr	r3, [pc, #44]	@ (80039b4 <global_stdio_init.part.0+0x30>)
 8003988:	4c0b      	ldr	r4, [pc, #44]	@ (80039b8 <global_stdio_init.part.0+0x34>)
 800398a:	4a0c      	ldr	r2, [pc, #48]	@ (80039bc <global_stdio_init.part.0+0x38>)
 800398c:	601a      	str	r2, [r3, #0]
 800398e:	4620      	mov	r0, r4
 8003990:	2200      	movs	r2, #0
 8003992:	2104      	movs	r1, #4
 8003994:	f7ff ff94 	bl	80038c0 <std>
 8003998:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800399c:	2201      	movs	r2, #1
 800399e:	2109      	movs	r1, #9
 80039a0:	f7ff ff8e 	bl	80038c0 <std>
 80039a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80039a8:	2202      	movs	r2, #2
 80039aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039ae:	2112      	movs	r1, #18
 80039b0:	f7ff bf86 	b.w	80038c0 <std>
 80039b4:	200003d4 	.word	0x200003d4
 80039b8:	2000029c 	.word	0x2000029c
 80039bc:	0800392d 	.word	0x0800392d

080039c0 <__sfp_lock_acquire>:
 80039c0:	4801      	ldr	r0, [pc, #4]	@ (80039c8 <__sfp_lock_acquire+0x8>)
 80039c2:	f000 ba0c 	b.w	8003dde <__retarget_lock_acquire_recursive>
 80039c6:	bf00      	nop
 80039c8:	200003dd 	.word	0x200003dd

080039cc <__sfp_lock_release>:
 80039cc:	4801      	ldr	r0, [pc, #4]	@ (80039d4 <__sfp_lock_release+0x8>)
 80039ce:	f000 ba07 	b.w	8003de0 <__retarget_lock_release_recursive>
 80039d2:	bf00      	nop
 80039d4:	200003dd 	.word	0x200003dd

080039d8 <__sinit>:
 80039d8:	b510      	push	{r4, lr}
 80039da:	4604      	mov	r4, r0
 80039dc:	f7ff fff0 	bl	80039c0 <__sfp_lock_acquire>
 80039e0:	6a23      	ldr	r3, [r4, #32]
 80039e2:	b11b      	cbz	r3, 80039ec <__sinit+0x14>
 80039e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039e8:	f7ff bff0 	b.w	80039cc <__sfp_lock_release>
 80039ec:	4b04      	ldr	r3, [pc, #16]	@ (8003a00 <__sinit+0x28>)
 80039ee:	6223      	str	r3, [r4, #32]
 80039f0:	4b04      	ldr	r3, [pc, #16]	@ (8003a04 <__sinit+0x2c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f5      	bne.n	80039e4 <__sinit+0xc>
 80039f8:	f7ff ffc4 	bl	8003984 <global_stdio_init.part.0>
 80039fc:	e7f2      	b.n	80039e4 <__sinit+0xc>
 80039fe:	bf00      	nop
 8003a00:	08003945 	.word	0x08003945
 8003a04:	200003d4 	.word	0x200003d4

08003a08 <_fwalk_sglue>:
 8003a08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a0c:	4607      	mov	r7, r0
 8003a0e:	4688      	mov	r8, r1
 8003a10:	4614      	mov	r4, r2
 8003a12:	2600      	movs	r6, #0
 8003a14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a18:	f1b9 0901 	subs.w	r9, r9, #1
 8003a1c:	d505      	bpl.n	8003a2a <_fwalk_sglue+0x22>
 8003a1e:	6824      	ldr	r4, [r4, #0]
 8003a20:	2c00      	cmp	r4, #0
 8003a22:	d1f7      	bne.n	8003a14 <_fwalk_sglue+0xc>
 8003a24:	4630      	mov	r0, r6
 8003a26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a2a:	89ab      	ldrh	r3, [r5, #12]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d907      	bls.n	8003a40 <_fwalk_sglue+0x38>
 8003a30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003a34:	3301      	adds	r3, #1
 8003a36:	d003      	beq.n	8003a40 <_fwalk_sglue+0x38>
 8003a38:	4629      	mov	r1, r5
 8003a3a:	4638      	mov	r0, r7
 8003a3c:	47c0      	blx	r8
 8003a3e:	4306      	orrs	r6, r0
 8003a40:	3568      	adds	r5, #104	@ 0x68
 8003a42:	e7e9      	b.n	8003a18 <_fwalk_sglue+0x10>

08003a44 <iprintf>:
 8003a44:	b40f      	push	{r0, r1, r2, r3}
 8003a46:	b507      	push	{r0, r1, r2, lr}
 8003a48:	4906      	ldr	r1, [pc, #24]	@ (8003a64 <iprintf+0x20>)
 8003a4a:	ab04      	add	r3, sp, #16
 8003a4c:	6808      	ldr	r0, [r1, #0]
 8003a4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a52:	6881      	ldr	r1, [r0, #8]
 8003a54:	9301      	str	r3, [sp, #4]
 8003a56:	f001 fcbf 	bl	80053d8 <_vfiprintf_r>
 8003a5a:	b003      	add	sp, #12
 8003a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a60:	b004      	add	sp, #16
 8003a62:	4770      	bx	lr
 8003a64:	20000018 	.word	0x20000018

08003a68 <putchar>:
 8003a68:	4b02      	ldr	r3, [pc, #8]	@ (8003a74 <putchar+0xc>)
 8003a6a:	4601      	mov	r1, r0
 8003a6c:	6818      	ldr	r0, [r3, #0]
 8003a6e:	6882      	ldr	r2, [r0, #8]
 8003a70:	f001 bed8 	b.w	8005824 <_putc_r>
 8003a74:	20000018 	.word	0x20000018

08003a78 <_puts_r>:
 8003a78:	6a03      	ldr	r3, [r0, #32]
 8003a7a:	b570      	push	{r4, r5, r6, lr}
 8003a7c:	6884      	ldr	r4, [r0, #8]
 8003a7e:	4605      	mov	r5, r0
 8003a80:	460e      	mov	r6, r1
 8003a82:	b90b      	cbnz	r3, 8003a88 <_puts_r+0x10>
 8003a84:	f7ff ffa8 	bl	80039d8 <__sinit>
 8003a88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a8a:	07db      	lsls	r3, r3, #31
 8003a8c:	d405      	bmi.n	8003a9a <_puts_r+0x22>
 8003a8e:	89a3      	ldrh	r3, [r4, #12]
 8003a90:	0598      	lsls	r0, r3, #22
 8003a92:	d402      	bmi.n	8003a9a <_puts_r+0x22>
 8003a94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a96:	f000 f9a2 	bl	8003dde <__retarget_lock_acquire_recursive>
 8003a9a:	89a3      	ldrh	r3, [r4, #12]
 8003a9c:	0719      	lsls	r1, r3, #28
 8003a9e:	d502      	bpl.n	8003aa6 <_puts_r+0x2e>
 8003aa0:	6923      	ldr	r3, [r4, #16]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d135      	bne.n	8003b12 <_puts_r+0x9a>
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	f000 f8c5 	bl	8003c38 <__swsetup_r>
 8003aae:	b380      	cbz	r0, 8003b12 <_puts_r+0x9a>
 8003ab0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003ab4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ab6:	07da      	lsls	r2, r3, #31
 8003ab8:	d405      	bmi.n	8003ac6 <_puts_r+0x4e>
 8003aba:	89a3      	ldrh	r3, [r4, #12]
 8003abc:	059b      	lsls	r3, r3, #22
 8003abe:	d402      	bmi.n	8003ac6 <_puts_r+0x4e>
 8003ac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ac2:	f000 f98d 	bl	8003de0 <__retarget_lock_release_recursive>
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	bd70      	pop	{r4, r5, r6, pc}
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	da04      	bge.n	8003ad8 <_puts_r+0x60>
 8003ace:	69a2      	ldr	r2, [r4, #24]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	dc17      	bgt.n	8003b04 <_puts_r+0x8c>
 8003ad4:	290a      	cmp	r1, #10
 8003ad6:	d015      	beq.n	8003b04 <_puts_r+0x8c>
 8003ad8:	6823      	ldr	r3, [r4, #0]
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	6022      	str	r2, [r4, #0]
 8003ade:	7019      	strb	r1, [r3, #0]
 8003ae0:	68a3      	ldr	r3, [r4, #8]
 8003ae2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	60a3      	str	r3, [r4, #8]
 8003aea:	2900      	cmp	r1, #0
 8003aec:	d1ed      	bne.n	8003aca <_puts_r+0x52>
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	da11      	bge.n	8003b16 <_puts_r+0x9e>
 8003af2:	4622      	mov	r2, r4
 8003af4:	210a      	movs	r1, #10
 8003af6:	4628      	mov	r0, r5
 8003af8:	f000 f85f 	bl	8003bba <__swbuf_r>
 8003afc:	3001      	adds	r0, #1
 8003afe:	d0d7      	beq.n	8003ab0 <_puts_r+0x38>
 8003b00:	250a      	movs	r5, #10
 8003b02:	e7d7      	b.n	8003ab4 <_puts_r+0x3c>
 8003b04:	4622      	mov	r2, r4
 8003b06:	4628      	mov	r0, r5
 8003b08:	f000 f857 	bl	8003bba <__swbuf_r>
 8003b0c:	3001      	adds	r0, #1
 8003b0e:	d1e7      	bne.n	8003ae0 <_puts_r+0x68>
 8003b10:	e7ce      	b.n	8003ab0 <_puts_r+0x38>
 8003b12:	3e01      	subs	r6, #1
 8003b14:	e7e4      	b.n	8003ae0 <_puts_r+0x68>
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	1c5a      	adds	r2, r3, #1
 8003b1a:	6022      	str	r2, [r4, #0]
 8003b1c:	220a      	movs	r2, #10
 8003b1e:	701a      	strb	r2, [r3, #0]
 8003b20:	e7ee      	b.n	8003b00 <_puts_r+0x88>
	...

08003b24 <puts>:
 8003b24:	4b02      	ldr	r3, [pc, #8]	@ (8003b30 <puts+0xc>)
 8003b26:	4601      	mov	r1, r0
 8003b28:	6818      	ldr	r0, [r3, #0]
 8003b2a:	f7ff bfa5 	b.w	8003a78 <_puts_r>
 8003b2e:	bf00      	nop
 8003b30:	20000018 	.word	0x20000018

08003b34 <__sread>:
 8003b34:	b510      	push	{r4, lr}
 8003b36:	460c      	mov	r4, r1
 8003b38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b3c:	f000 f900 	bl	8003d40 <_read_r>
 8003b40:	2800      	cmp	r0, #0
 8003b42:	bfab      	itete	ge
 8003b44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b46:	89a3      	ldrhlt	r3, [r4, #12]
 8003b48:	181b      	addge	r3, r3, r0
 8003b4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b4e:	bfac      	ite	ge
 8003b50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b52:	81a3      	strhlt	r3, [r4, #12]
 8003b54:	bd10      	pop	{r4, pc}

08003b56 <__swrite>:
 8003b56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b5a:	461f      	mov	r7, r3
 8003b5c:	898b      	ldrh	r3, [r1, #12]
 8003b5e:	05db      	lsls	r3, r3, #23
 8003b60:	4605      	mov	r5, r0
 8003b62:	460c      	mov	r4, r1
 8003b64:	4616      	mov	r6, r2
 8003b66:	d505      	bpl.n	8003b74 <__swrite+0x1e>
 8003b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f000 f8d4 	bl	8003d1c <_lseek_r>
 8003b74:	89a3      	ldrh	r3, [r4, #12]
 8003b76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b7e:	81a3      	strh	r3, [r4, #12]
 8003b80:	4632      	mov	r2, r6
 8003b82:	463b      	mov	r3, r7
 8003b84:	4628      	mov	r0, r5
 8003b86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b8a:	f000 b8eb 	b.w	8003d64 <_write_r>

08003b8e <__sseek>:
 8003b8e:	b510      	push	{r4, lr}
 8003b90:	460c      	mov	r4, r1
 8003b92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b96:	f000 f8c1 	bl	8003d1c <_lseek_r>
 8003b9a:	1c43      	adds	r3, r0, #1
 8003b9c:	89a3      	ldrh	r3, [r4, #12]
 8003b9e:	bf15      	itete	ne
 8003ba0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ba2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ba6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003baa:	81a3      	strheq	r3, [r4, #12]
 8003bac:	bf18      	it	ne
 8003bae:	81a3      	strhne	r3, [r4, #12]
 8003bb0:	bd10      	pop	{r4, pc}

08003bb2 <__sclose>:
 8003bb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bb6:	f000 b8a1 	b.w	8003cfc <_close_r>

08003bba <__swbuf_r>:
 8003bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bbc:	460e      	mov	r6, r1
 8003bbe:	4614      	mov	r4, r2
 8003bc0:	4605      	mov	r5, r0
 8003bc2:	b118      	cbz	r0, 8003bcc <__swbuf_r+0x12>
 8003bc4:	6a03      	ldr	r3, [r0, #32]
 8003bc6:	b90b      	cbnz	r3, 8003bcc <__swbuf_r+0x12>
 8003bc8:	f7ff ff06 	bl	80039d8 <__sinit>
 8003bcc:	69a3      	ldr	r3, [r4, #24]
 8003bce:	60a3      	str	r3, [r4, #8]
 8003bd0:	89a3      	ldrh	r3, [r4, #12]
 8003bd2:	071a      	lsls	r2, r3, #28
 8003bd4:	d501      	bpl.n	8003bda <__swbuf_r+0x20>
 8003bd6:	6923      	ldr	r3, [r4, #16]
 8003bd8:	b943      	cbnz	r3, 8003bec <__swbuf_r+0x32>
 8003bda:	4621      	mov	r1, r4
 8003bdc:	4628      	mov	r0, r5
 8003bde:	f000 f82b 	bl	8003c38 <__swsetup_r>
 8003be2:	b118      	cbz	r0, 8003bec <__swbuf_r+0x32>
 8003be4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003be8:	4638      	mov	r0, r7
 8003bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	6922      	ldr	r2, [r4, #16]
 8003bf0:	1a98      	subs	r0, r3, r2
 8003bf2:	6963      	ldr	r3, [r4, #20]
 8003bf4:	b2f6      	uxtb	r6, r6
 8003bf6:	4283      	cmp	r3, r0
 8003bf8:	4637      	mov	r7, r6
 8003bfa:	dc05      	bgt.n	8003c08 <__swbuf_r+0x4e>
 8003bfc:	4621      	mov	r1, r4
 8003bfe:	4628      	mov	r0, r5
 8003c00:	f001 fd86 	bl	8005710 <_fflush_r>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d1ed      	bne.n	8003be4 <__swbuf_r+0x2a>
 8003c08:	68a3      	ldr	r3, [r4, #8]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	60a3      	str	r3, [r4, #8]
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	6022      	str	r2, [r4, #0]
 8003c14:	701e      	strb	r6, [r3, #0]
 8003c16:	6962      	ldr	r2, [r4, #20]
 8003c18:	1c43      	adds	r3, r0, #1
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d004      	beq.n	8003c28 <__swbuf_r+0x6e>
 8003c1e:	89a3      	ldrh	r3, [r4, #12]
 8003c20:	07db      	lsls	r3, r3, #31
 8003c22:	d5e1      	bpl.n	8003be8 <__swbuf_r+0x2e>
 8003c24:	2e0a      	cmp	r6, #10
 8003c26:	d1df      	bne.n	8003be8 <__swbuf_r+0x2e>
 8003c28:	4621      	mov	r1, r4
 8003c2a:	4628      	mov	r0, r5
 8003c2c:	f001 fd70 	bl	8005710 <_fflush_r>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d0d9      	beq.n	8003be8 <__swbuf_r+0x2e>
 8003c34:	e7d6      	b.n	8003be4 <__swbuf_r+0x2a>
	...

08003c38 <__swsetup_r>:
 8003c38:	b538      	push	{r3, r4, r5, lr}
 8003c3a:	4b29      	ldr	r3, [pc, #164]	@ (8003ce0 <__swsetup_r+0xa8>)
 8003c3c:	4605      	mov	r5, r0
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	460c      	mov	r4, r1
 8003c42:	b118      	cbz	r0, 8003c4c <__swsetup_r+0x14>
 8003c44:	6a03      	ldr	r3, [r0, #32]
 8003c46:	b90b      	cbnz	r3, 8003c4c <__swsetup_r+0x14>
 8003c48:	f7ff fec6 	bl	80039d8 <__sinit>
 8003c4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c50:	0719      	lsls	r1, r3, #28
 8003c52:	d422      	bmi.n	8003c9a <__swsetup_r+0x62>
 8003c54:	06da      	lsls	r2, r3, #27
 8003c56:	d407      	bmi.n	8003c68 <__swsetup_r+0x30>
 8003c58:	2209      	movs	r2, #9
 8003c5a:	602a      	str	r2, [r5, #0]
 8003c5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c60:	81a3      	strh	r3, [r4, #12]
 8003c62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c66:	e033      	b.n	8003cd0 <__swsetup_r+0x98>
 8003c68:	0758      	lsls	r0, r3, #29
 8003c6a:	d512      	bpl.n	8003c92 <__swsetup_r+0x5a>
 8003c6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c6e:	b141      	cbz	r1, 8003c82 <__swsetup_r+0x4a>
 8003c70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c74:	4299      	cmp	r1, r3
 8003c76:	d002      	beq.n	8003c7e <__swsetup_r+0x46>
 8003c78:	4628      	mov	r0, r5
 8003c7a:	f000 ff01 	bl	8004a80 <_free_r>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c82:	89a3      	ldrh	r3, [r4, #12]
 8003c84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003c88:	81a3      	strh	r3, [r4, #12]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	6063      	str	r3, [r4, #4]
 8003c8e:	6923      	ldr	r3, [r4, #16]
 8003c90:	6023      	str	r3, [r4, #0]
 8003c92:	89a3      	ldrh	r3, [r4, #12]
 8003c94:	f043 0308 	orr.w	r3, r3, #8
 8003c98:	81a3      	strh	r3, [r4, #12]
 8003c9a:	6923      	ldr	r3, [r4, #16]
 8003c9c:	b94b      	cbnz	r3, 8003cb2 <__swsetup_r+0x7a>
 8003c9e:	89a3      	ldrh	r3, [r4, #12]
 8003ca0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ca8:	d003      	beq.n	8003cb2 <__swsetup_r+0x7a>
 8003caa:	4621      	mov	r1, r4
 8003cac:	4628      	mov	r0, r5
 8003cae:	f001 fd7d 	bl	80057ac <__smakebuf_r>
 8003cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cb6:	f013 0201 	ands.w	r2, r3, #1
 8003cba:	d00a      	beq.n	8003cd2 <__swsetup_r+0x9a>
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	60a2      	str	r2, [r4, #8]
 8003cc0:	6962      	ldr	r2, [r4, #20]
 8003cc2:	4252      	negs	r2, r2
 8003cc4:	61a2      	str	r2, [r4, #24]
 8003cc6:	6922      	ldr	r2, [r4, #16]
 8003cc8:	b942      	cbnz	r2, 8003cdc <__swsetup_r+0xa4>
 8003cca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003cce:	d1c5      	bne.n	8003c5c <__swsetup_r+0x24>
 8003cd0:	bd38      	pop	{r3, r4, r5, pc}
 8003cd2:	0799      	lsls	r1, r3, #30
 8003cd4:	bf58      	it	pl
 8003cd6:	6962      	ldrpl	r2, [r4, #20]
 8003cd8:	60a2      	str	r2, [r4, #8]
 8003cda:	e7f4      	b.n	8003cc6 <__swsetup_r+0x8e>
 8003cdc:	2000      	movs	r0, #0
 8003cde:	e7f7      	b.n	8003cd0 <__swsetup_r+0x98>
 8003ce0:	20000018 	.word	0x20000018

08003ce4 <memset>:
 8003ce4:	4402      	add	r2, r0
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d100      	bne.n	8003cee <memset+0xa>
 8003cec:	4770      	bx	lr
 8003cee:	f803 1b01 	strb.w	r1, [r3], #1
 8003cf2:	e7f9      	b.n	8003ce8 <memset+0x4>

08003cf4 <_localeconv_r>:
 8003cf4:	4800      	ldr	r0, [pc, #0]	@ (8003cf8 <_localeconv_r+0x4>)
 8003cf6:	4770      	bx	lr
 8003cf8:	20000158 	.word	0x20000158

08003cfc <_close_r>:
 8003cfc:	b538      	push	{r3, r4, r5, lr}
 8003cfe:	4d06      	ldr	r5, [pc, #24]	@ (8003d18 <_close_r+0x1c>)
 8003d00:	2300      	movs	r3, #0
 8003d02:	4604      	mov	r4, r0
 8003d04:	4608      	mov	r0, r1
 8003d06:	602b      	str	r3, [r5, #0]
 8003d08:	f7fd fb26 	bl	8001358 <_close>
 8003d0c:	1c43      	adds	r3, r0, #1
 8003d0e:	d102      	bne.n	8003d16 <_close_r+0x1a>
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	b103      	cbz	r3, 8003d16 <_close_r+0x1a>
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
 8003d18:	200003d8 	.word	0x200003d8

08003d1c <_lseek_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	4d07      	ldr	r5, [pc, #28]	@ (8003d3c <_lseek_r+0x20>)
 8003d20:	4604      	mov	r4, r0
 8003d22:	4608      	mov	r0, r1
 8003d24:	4611      	mov	r1, r2
 8003d26:	2200      	movs	r2, #0
 8003d28:	602a      	str	r2, [r5, #0]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f7fd fb1e 	bl	800136c <_lseek>
 8003d30:	1c43      	adds	r3, r0, #1
 8003d32:	d102      	bne.n	8003d3a <_lseek_r+0x1e>
 8003d34:	682b      	ldr	r3, [r5, #0]
 8003d36:	b103      	cbz	r3, 8003d3a <_lseek_r+0x1e>
 8003d38:	6023      	str	r3, [r4, #0]
 8003d3a:	bd38      	pop	{r3, r4, r5, pc}
 8003d3c:	200003d8 	.word	0x200003d8

08003d40 <_read_r>:
 8003d40:	b538      	push	{r3, r4, r5, lr}
 8003d42:	4d07      	ldr	r5, [pc, #28]	@ (8003d60 <_read_r+0x20>)
 8003d44:	4604      	mov	r4, r0
 8003d46:	4608      	mov	r0, r1
 8003d48:	4611      	mov	r1, r2
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	602a      	str	r2, [r5, #0]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	f7fd faf2 	bl	8001338 <_read>
 8003d54:	1c43      	adds	r3, r0, #1
 8003d56:	d102      	bne.n	8003d5e <_read_r+0x1e>
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	b103      	cbz	r3, 8003d5e <_read_r+0x1e>
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	200003d8 	.word	0x200003d8

08003d64 <_write_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4d07      	ldr	r5, [pc, #28]	@ (8003d84 <_write_r+0x20>)
 8003d68:	4604      	mov	r4, r0
 8003d6a:	4608      	mov	r0, r1
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	2200      	movs	r2, #0
 8003d70:	602a      	str	r2, [r5, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f7fd f906 	bl	8000f84 <_write>
 8003d78:	1c43      	adds	r3, r0, #1
 8003d7a:	d102      	bne.n	8003d82 <_write_r+0x1e>
 8003d7c:	682b      	ldr	r3, [r5, #0]
 8003d7e:	b103      	cbz	r3, 8003d82 <_write_r+0x1e>
 8003d80:	6023      	str	r3, [r4, #0]
 8003d82:	bd38      	pop	{r3, r4, r5, pc}
 8003d84:	200003d8 	.word	0x200003d8

08003d88 <__errno>:
 8003d88:	4b01      	ldr	r3, [pc, #4]	@ (8003d90 <__errno+0x8>)
 8003d8a:	6818      	ldr	r0, [r3, #0]
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	20000018 	.word	0x20000018

08003d94 <__libc_init_array>:
 8003d94:	b570      	push	{r4, r5, r6, lr}
 8003d96:	4d0d      	ldr	r5, [pc, #52]	@ (8003dcc <__libc_init_array+0x38>)
 8003d98:	4c0d      	ldr	r4, [pc, #52]	@ (8003dd0 <__libc_init_array+0x3c>)
 8003d9a:	1b64      	subs	r4, r4, r5
 8003d9c:	10a4      	asrs	r4, r4, #2
 8003d9e:	2600      	movs	r6, #0
 8003da0:	42a6      	cmp	r6, r4
 8003da2:	d109      	bne.n	8003db8 <__libc_init_array+0x24>
 8003da4:	4d0b      	ldr	r5, [pc, #44]	@ (8003dd4 <__libc_init_array+0x40>)
 8003da6:	4c0c      	ldr	r4, [pc, #48]	@ (8003dd8 <__libc_init_array+0x44>)
 8003da8:	f001 fe60 	bl	8005a6c <_init>
 8003dac:	1b64      	subs	r4, r4, r5
 8003dae:	10a4      	asrs	r4, r4, #2
 8003db0:	2600      	movs	r6, #0
 8003db2:	42a6      	cmp	r6, r4
 8003db4:	d105      	bne.n	8003dc2 <__libc_init_array+0x2e>
 8003db6:	bd70      	pop	{r4, r5, r6, pc}
 8003db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dbc:	4798      	blx	r3
 8003dbe:	3601      	adds	r6, #1
 8003dc0:	e7ee      	b.n	8003da0 <__libc_init_array+0xc>
 8003dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dc6:	4798      	blx	r3
 8003dc8:	3601      	adds	r6, #1
 8003dca:	e7f2      	b.n	8003db2 <__libc_init_array+0x1e>
 8003dcc:	08005f10 	.word	0x08005f10
 8003dd0:	08005f10 	.word	0x08005f10
 8003dd4:	08005f10 	.word	0x08005f10
 8003dd8:	08005f14 	.word	0x08005f14

08003ddc <__retarget_lock_init_recursive>:
 8003ddc:	4770      	bx	lr

08003dde <__retarget_lock_acquire_recursive>:
 8003dde:	4770      	bx	lr

08003de0 <__retarget_lock_release_recursive>:
 8003de0:	4770      	bx	lr

08003de2 <quorem>:
 8003de2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de6:	6903      	ldr	r3, [r0, #16]
 8003de8:	690c      	ldr	r4, [r1, #16]
 8003dea:	42a3      	cmp	r3, r4
 8003dec:	4607      	mov	r7, r0
 8003dee:	db7e      	blt.n	8003eee <quorem+0x10c>
 8003df0:	3c01      	subs	r4, #1
 8003df2:	f101 0814 	add.w	r8, r1, #20
 8003df6:	00a3      	lsls	r3, r4, #2
 8003df8:	f100 0514 	add.w	r5, r0, #20
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e02:	9301      	str	r3, [sp, #4]
 8003e04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e14:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e18:	d32e      	bcc.n	8003e78 <quorem+0x96>
 8003e1a:	f04f 0a00 	mov.w	sl, #0
 8003e1e:	46c4      	mov	ip, r8
 8003e20:	46ae      	mov	lr, r5
 8003e22:	46d3      	mov	fp, sl
 8003e24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003e28:	b298      	uxth	r0, r3
 8003e2a:	fb06 a000 	mla	r0, r6, r0, sl
 8003e2e:	0c02      	lsrs	r2, r0, #16
 8003e30:	0c1b      	lsrs	r3, r3, #16
 8003e32:	fb06 2303 	mla	r3, r6, r3, r2
 8003e36:	f8de 2000 	ldr.w	r2, [lr]
 8003e3a:	b280      	uxth	r0, r0
 8003e3c:	b292      	uxth	r2, r2
 8003e3e:	1a12      	subs	r2, r2, r0
 8003e40:	445a      	add	r2, fp
 8003e42:	f8de 0000 	ldr.w	r0, [lr]
 8003e46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003e50:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003e54:	b292      	uxth	r2, r2
 8003e56:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003e5a:	45e1      	cmp	r9, ip
 8003e5c:	f84e 2b04 	str.w	r2, [lr], #4
 8003e60:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003e64:	d2de      	bcs.n	8003e24 <quorem+0x42>
 8003e66:	9b00      	ldr	r3, [sp, #0]
 8003e68:	58eb      	ldr	r3, [r5, r3]
 8003e6a:	b92b      	cbnz	r3, 8003e78 <quorem+0x96>
 8003e6c:	9b01      	ldr	r3, [sp, #4]
 8003e6e:	3b04      	subs	r3, #4
 8003e70:	429d      	cmp	r5, r3
 8003e72:	461a      	mov	r2, r3
 8003e74:	d32f      	bcc.n	8003ed6 <quorem+0xf4>
 8003e76:	613c      	str	r4, [r7, #16]
 8003e78:	4638      	mov	r0, r7
 8003e7a:	f001 f97b 	bl	8005174 <__mcmp>
 8003e7e:	2800      	cmp	r0, #0
 8003e80:	db25      	blt.n	8003ece <quorem+0xec>
 8003e82:	4629      	mov	r1, r5
 8003e84:	2000      	movs	r0, #0
 8003e86:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e8a:	f8d1 c000 	ldr.w	ip, [r1]
 8003e8e:	fa1f fe82 	uxth.w	lr, r2
 8003e92:	fa1f f38c 	uxth.w	r3, ip
 8003e96:	eba3 030e 	sub.w	r3, r3, lr
 8003e9a:	4403      	add	r3, r0
 8003e9c:	0c12      	lsrs	r2, r2, #16
 8003e9e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003ea2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003eac:	45c1      	cmp	r9, r8
 8003eae:	f841 3b04 	str.w	r3, [r1], #4
 8003eb2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003eb6:	d2e6      	bcs.n	8003e86 <quorem+0xa4>
 8003eb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ebc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003ec0:	b922      	cbnz	r2, 8003ecc <quorem+0xea>
 8003ec2:	3b04      	subs	r3, #4
 8003ec4:	429d      	cmp	r5, r3
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	d30b      	bcc.n	8003ee2 <quorem+0x100>
 8003eca:	613c      	str	r4, [r7, #16]
 8003ecc:	3601      	adds	r6, #1
 8003ece:	4630      	mov	r0, r6
 8003ed0:	b003      	add	sp, #12
 8003ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ed6:	6812      	ldr	r2, [r2, #0]
 8003ed8:	3b04      	subs	r3, #4
 8003eda:	2a00      	cmp	r2, #0
 8003edc:	d1cb      	bne.n	8003e76 <quorem+0x94>
 8003ede:	3c01      	subs	r4, #1
 8003ee0:	e7c6      	b.n	8003e70 <quorem+0x8e>
 8003ee2:	6812      	ldr	r2, [r2, #0]
 8003ee4:	3b04      	subs	r3, #4
 8003ee6:	2a00      	cmp	r2, #0
 8003ee8:	d1ef      	bne.n	8003eca <quorem+0xe8>
 8003eea:	3c01      	subs	r4, #1
 8003eec:	e7ea      	b.n	8003ec4 <quorem+0xe2>
 8003eee:	2000      	movs	r0, #0
 8003ef0:	e7ee      	b.n	8003ed0 <quorem+0xee>
 8003ef2:	0000      	movs	r0, r0
 8003ef4:	0000      	movs	r0, r0
	...

08003ef8 <_dtoa_r>:
 8003ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003efc:	69c7      	ldr	r7, [r0, #28]
 8003efe:	b099      	sub	sp, #100	@ 0x64
 8003f00:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003f04:	ec55 4b10 	vmov	r4, r5, d0
 8003f08:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8003f0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8003f0c:	4683      	mov	fp, r0
 8003f0e:	920e      	str	r2, [sp, #56]	@ 0x38
 8003f10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003f12:	b97f      	cbnz	r7, 8003f34 <_dtoa_r+0x3c>
 8003f14:	2010      	movs	r0, #16
 8003f16:	f000 fdfd 	bl	8004b14 <malloc>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	f8cb 001c 	str.w	r0, [fp, #28]
 8003f20:	b920      	cbnz	r0, 8003f2c <_dtoa_r+0x34>
 8003f22:	4ba7      	ldr	r3, [pc, #668]	@ (80041c0 <_dtoa_r+0x2c8>)
 8003f24:	21ef      	movs	r1, #239	@ 0xef
 8003f26:	48a7      	ldr	r0, [pc, #668]	@ (80041c4 <_dtoa_r+0x2cc>)
 8003f28:	f001 fcf0 	bl	800590c <__assert_func>
 8003f2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003f30:	6007      	str	r7, [r0, #0]
 8003f32:	60c7      	str	r7, [r0, #12]
 8003f34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003f38:	6819      	ldr	r1, [r3, #0]
 8003f3a:	b159      	cbz	r1, 8003f54 <_dtoa_r+0x5c>
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	604a      	str	r2, [r1, #4]
 8003f40:	2301      	movs	r3, #1
 8003f42:	4093      	lsls	r3, r2
 8003f44:	608b      	str	r3, [r1, #8]
 8003f46:	4658      	mov	r0, fp
 8003f48:	f000 feda 	bl	8004d00 <_Bfree>
 8003f4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	1e2b      	subs	r3, r5, #0
 8003f56:	bfb9      	ittee	lt
 8003f58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003f5c:	9303      	strlt	r3, [sp, #12]
 8003f5e:	2300      	movge	r3, #0
 8003f60:	6033      	strge	r3, [r6, #0]
 8003f62:	9f03      	ldr	r7, [sp, #12]
 8003f64:	4b98      	ldr	r3, [pc, #608]	@ (80041c8 <_dtoa_r+0x2d0>)
 8003f66:	bfbc      	itt	lt
 8003f68:	2201      	movlt	r2, #1
 8003f6a:	6032      	strlt	r2, [r6, #0]
 8003f6c:	43bb      	bics	r3, r7
 8003f6e:	d112      	bne.n	8003f96 <_dtoa_r+0x9e>
 8003f70:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003f72:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003f76:	6013      	str	r3, [r2, #0]
 8003f78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003f7c:	4323      	orrs	r3, r4
 8003f7e:	f000 854d 	beq.w	8004a1c <_dtoa_r+0xb24>
 8003f82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003f84:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80041dc <_dtoa_r+0x2e4>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 854f 	beq.w	8004a2c <_dtoa_r+0xb34>
 8003f8e:	f10a 0303 	add.w	r3, sl, #3
 8003f92:	f000 bd49 	b.w	8004a28 <_dtoa_r+0xb30>
 8003f96:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	ec51 0b17 	vmov	r0, r1, d7
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003fa6:	f7fc fd8f 	bl	8000ac8 <__aeabi_dcmpeq>
 8003faa:	4680      	mov	r8, r0
 8003fac:	b158      	cbz	r0, 8003fc6 <_dtoa_r+0xce>
 8003fae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003fb6:	b113      	cbz	r3, 8003fbe <_dtoa_r+0xc6>
 8003fb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003fba:	4b84      	ldr	r3, [pc, #528]	@ (80041cc <_dtoa_r+0x2d4>)
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80041e0 <_dtoa_r+0x2e8>
 8003fc2:	f000 bd33 	b.w	8004a2c <_dtoa_r+0xb34>
 8003fc6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8003fca:	aa16      	add	r2, sp, #88	@ 0x58
 8003fcc:	a917      	add	r1, sp, #92	@ 0x5c
 8003fce:	4658      	mov	r0, fp
 8003fd0:	f001 f980 	bl	80052d4 <__d2b>
 8003fd4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003fd8:	4681      	mov	r9, r0
 8003fda:	2e00      	cmp	r6, #0
 8003fdc:	d077      	beq.n	80040ce <_dtoa_r+0x1d6>
 8003fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fe0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8003fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003fec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003ff0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003ff4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	4b74      	ldr	r3, [pc, #464]	@ (80041d0 <_dtoa_r+0x2d8>)
 8003ffe:	f7fc f943 	bl	8000288 <__aeabi_dsub>
 8004002:	a369      	add	r3, pc, #420	@ (adr r3, 80041a8 <_dtoa_r+0x2b0>)
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f7fc faf6 	bl	80005f8 <__aeabi_dmul>
 800400c:	a368      	add	r3, pc, #416	@ (adr r3, 80041b0 <_dtoa_r+0x2b8>)
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc f93b 	bl	800028c <__adddf3>
 8004016:	4604      	mov	r4, r0
 8004018:	4630      	mov	r0, r6
 800401a:	460d      	mov	r5, r1
 800401c:	f7fc fa82 	bl	8000524 <__aeabi_i2d>
 8004020:	a365      	add	r3, pc, #404	@ (adr r3, 80041b8 <_dtoa_r+0x2c0>)
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	f7fc fae7 	bl	80005f8 <__aeabi_dmul>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4620      	mov	r0, r4
 8004030:	4629      	mov	r1, r5
 8004032:	f7fc f92b 	bl	800028c <__adddf3>
 8004036:	4604      	mov	r4, r0
 8004038:	460d      	mov	r5, r1
 800403a:	f7fc fd8d 	bl	8000b58 <__aeabi_d2iz>
 800403e:	2200      	movs	r2, #0
 8004040:	4607      	mov	r7, r0
 8004042:	2300      	movs	r3, #0
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc fd48 	bl	8000adc <__aeabi_dcmplt>
 800404c:	b140      	cbz	r0, 8004060 <_dtoa_r+0x168>
 800404e:	4638      	mov	r0, r7
 8004050:	f7fc fa68 	bl	8000524 <__aeabi_i2d>
 8004054:	4622      	mov	r2, r4
 8004056:	462b      	mov	r3, r5
 8004058:	f7fc fd36 	bl	8000ac8 <__aeabi_dcmpeq>
 800405c:	b900      	cbnz	r0, 8004060 <_dtoa_r+0x168>
 800405e:	3f01      	subs	r7, #1
 8004060:	2f16      	cmp	r7, #22
 8004062:	d851      	bhi.n	8004108 <_dtoa_r+0x210>
 8004064:	4b5b      	ldr	r3, [pc, #364]	@ (80041d4 <_dtoa_r+0x2dc>)
 8004066:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004072:	f7fc fd33 	bl	8000adc <__aeabi_dcmplt>
 8004076:	2800      	cmp	r0, #0
 8004078:	d048      	beq.n	800410c <_dtoa_r+0x214>
 800407a:	3f01      	subs	r7, #1
 800407c:	2300      	movs	r3, #0
 800407e:	9312      	str	r3, [sp, #72]	@ 0x48
 8004080:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004082:	1b9b      	subs	r3, r3, r6
 8004084:	1e5a      	subs	r2, r3, #1
 8004086:	bf44      	itt	mi
 8004088:	f1c3 0801 	rsbmi	r8, r3, #1
 800408c:	2300      	movmi	r3, #0
 800408e:	9208      	str	r2, [sp, #32]
 8004090:	bf54      	ite	pl
 8004092:	f04f 0800 	movpl.w	r8, #0
 8004096:	9308      	strmi	r3, [sp, #32]
 8004098:	2f00      	cmp	r7, #0
 800409a:	db39      	blt.n	8004110 <_dtoa_r+0x218>
 800409c:	9b08      	ldr	r3, [sp, #32]
 800409e:	970f      	str	r7, [sp, #60]	@ 0x3c
 80040a0:	443b      	add	r3, r7
 80040a2:	9308      	str	r3, [sp, #32]
 80040a4:	2300      	movs	r3, #0
 80040a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80040a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040aa:	2b09      	cmp	r3, #9
 80040ac:	d864      	bhi.n	8004178 <_dtoa_r+0x280>
 80040ae:	2b05      	cmp	r3, #5
 80040b0:	bfc4      	itt	gt
 80040b2:	3b04      	subgt	r3, #4
 80040b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80040b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040b8:	f1a3 0302 	sub.w	r3, r3, #2
 80040bc:	bfcc      	ite	gt
 80040be:	2400      	movgt	r4, #0
 80040c0:	2401      	movle	r4, #1
 80040c2:	2b03      	cmp	r3, #3
 80040c4:	d863      	bhi.n	800418e <_dtoa_r+0x296>
 80040c6:	e8df f003 	tbb	[pc, r3]
 80040ca:	372a      	.short	0x372a
 80040cc:	5535      	.short	0x5535
 80040ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80040d2:	441e      	add	r6, r3
 80040d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80040d8:	2b20      	cmp	r3, #32
 80040da:	bfc1      	itttt	gt
 80040dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80040e0:	409f      	lslgt	r7, r3
 80040e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80040e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80040ea:	bfd6      	itet	le
 80040ec:	f1c3 0320 	rsble	r3, r3, #32
 80040f0:	ea47 0003 	orrgt.w	r0, r7, r3
 80040f4:	fa04 f003 	lslle.w	r0, r4, r3
 80040f8:	f7fc fa04 	bl	8000504 <__aeabi_ui2d>
 80040fc:	2201      	movs	r2, #1
 80040fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004102:	3e01      	subs	r6, #1
 8004104:	9214      	str	r2, [sp, #80]	@ 0x50
 8004106:	e777      	b.n	8003ff8 <_dtoa_r+0x100>
 8004108:	2301      	movs	r3, #1
 800410a:	e7b8      	b.n	800407e <_dtoa_r+0x186>
 800410c:	9012      	str	r0, [sp, #72]	@ 0x48
 800410e:	e7b7      	b.n	8004080 <_dtoa_r+0x188>
 8004110:	427b      	negs	r3, r7
 8004112:	930a      	str	r3, [sp, #40]	@ 0x28
 8004114:	2300      	movs	r3, #0
 8004116:	eba8 0807 	sub.w	r8, r8, r7
 800411a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800411c:	e7c4      	b.n	80040a8 <_dtoa_r+0x1b0>
 800411e:	2300      	movs	r3, #0
 8004120:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004122:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004124:	2b00      	cmp	r3, #0
 8004126:	dc35      	bgt.n	8004194 <_dtoa_r+0x29c>
 8004128:	2301      	movs	r3, #1
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	9307      	str	r3, [sp, #28]
 800412e:	461a      	mov	r2, r3
 8004130:	920e      	str	r2, [sp, #56]	@ 0x38
 8004132:	e00b      	b.n	800414c <_dtoa_r+0x254>
 8004134:	2301      	movs	r3, #1
 8004136:	e7f3      	b.n	8004120 <_dtoa_r+0x228>
 8004138:	2300      	movs	r3, #0
 800413a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800413c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800413e:	18fb      	adds	r3, r7, r3
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	3301      	adds	r3, #1
 8004144:	2b01      	cmp	r3, #1
 8004146:	9307      	str	r3, [sp, #28]
 8004148:	bfb8      	it	lt
 800414a:	2301      	movlt	r3, #1
 800414c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004150:	2100      	movs	r1, #0
 8004152:	2204      	movs	r2, #4
 8004154:	f102 0514 	add.w	r5, r2, #20
 8004158:	429d      	cmp	r5, r3
 800415a:	d91f      	bls.n	800419c <_dtoa_r+0x2a4>
 800415c:	6041      	str	r1, [r0, #4]
 800415e:	4658      	mov	r0, fp
 8004160:	f000 fd8e 	bl	8004c80 <_Balloc>
 8004164:	4682      	mov	sl, r0
 8004166:	2800      	cmp	r0, #0
 8004168:	d13c      	bne.n	80041e4 <_dtoa_r+0x2ec>
 800416a:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <_dtoa_r+0x2e0>)
 800416c:	4602      	mov	r2, r0
 800416e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004172:	e6d8      	b.n	8003f26 <_dtoa_r+0x2e>
 8004174:	2301      	movs	r3, #1
 8004176:	e7e0      	b.n	800413a <_dtoa_r+0x242>
 8004178:	2401      	movs	r4, #1
 800417a:	2300      	movs	r3, #0
 800417c:	9309      	str	r3, [sp, #36]	@ 0x24
 800417e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004180:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004184:	9300      	str	r3, [sp, #0]
 8004186:	9307      	str	r3, [sp, #28]
 8004188:	2200      	movs	r2, #0
 800418a:	2312      	movs	r3, #18
 800418c:	e7d0      	b.n	8004130 <_dtoa_r+0x238>
 800418e:	2301      	movs	r3, #1
 8004190:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004192:	e7f5      	b.n	8004180 <_dtoa_r+0x288>
 8004194:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	9307      	str	r3, [sp, #28]
 800419a:	e7d7      	b.n	800414c <_dtoa_r+0x254>
 800419c:	3101      	adds	r1, #1
 800419e:	0052      	lsls	r2, r2, #1
 80041a0:	e7d8      	b.n	8004154 <_dtoa_r+0x25c>
 80041a2:	bf00      	nop
 80041a4:	f3af 8000 	nop.w
 80041a8:	636f4361 	.word	0x636f4361
 80041ac:	3fd287a7 	.word	0x3fd287a7
 80041b0:	8b60c8b3 	.word	0x8b60c8b3
 80041b4:	3fc68a28 	.word	0x3fc68a28
 80041b8:	509f79fb 	.word	0x509f79fb
 80041bc:	3fd34413 	.word	0x3fd34413
 80041c0:	08005bd9 	.word	0x08005bd9
 80041c4:	08005bf0 	.word	0x08005bf0
 80041c8:	7ff00000 	.word	0x7ff00000
 80041cc:	08005ba9 	.word	0x08005ba9
 80041d0:	3ff80000 	.word	0x3ff80000
 80041d4:	08005ce8 	.word	0x08005ce8
 80041d8:	08005c48 	.word	0x08005c48
 80041dc:	08005bd5 	.word	0x08005bd5
 80041e0:	08005ba8 	.word	0x08005ba8
 80041e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80041e8:	6018      	str	r0, [r3, #0]
 80041ea:	9b07      	ldr	r3, [sp, #28]
 80041ec:	2b0e      	cmp	r3, #14
 80041ee:	f200 80a4 	bhi.w	800433a <_dtoa_r+0x442>
 80041f2:	2c00      	cmp	r4, #0
 80041f4:	f000 80a1 	beq.w	800433a <_dtoa_r+0x442>
 80041f8:	2f00      	cmp	r7, #0
 80041fa:	dd33      	ble.n	8004264 <_dtoa_r+0x36c>
 80041fc:	4bad      	ldr	r3, [pc, #692]	@ (80044b4 <_dtoa_r+0x5bc>)
 80041fe:	f007 020f 	and.w	r2, r7, #15
 8004202:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004206:	ed93 7b00 	vldr	d7, [r3]
 800420a:	05f8      	lsls	r0, r7, #23
 800420c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004210:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004214:	d516      	bpl.n	8004244 <_dtoa_r+0x34c>
 8004216:	4ba8      	ldr	r3, [pc, #672]	@ (80044b8 <_dtoa_r+0x5c0>)
 8004218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800421c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004220:	f7fc fb14 	bl	800084c <__aeabi_ddiv>
 8004224:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004228:	f004 040f 	and.w	r4, r4, #15
 800422c:	2603      	movs	r6, #3
 800422e:	4da2      	ldr	r5, [pc, #648]	@ (80044b8 <_dtoa_r+0x5c0>)
 8004230:	b954      	cbnz	r4, 8004248 <_dtoa_r+0x350>
 8004232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800423a:	f7fc fb07 	bl	800084c <__aeabi_ddiv>
 800423e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004242:	e028      	b.n	8004296 <_dtoa_r+0x39e>
 8004244:	2602      	movs	r6, #2
 8004246:	e7f2      	b.n	800422e <_dtoa_r+0x336>
 8004248:	07e1      	lsls	r1, r4, #31
 800424a:	d508      	bpl.n	800425e <_dtoa_r+0x366>
 800424c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004250:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004254:	f7fc f9d0 	bl	80005f8 <__aeabi_dmul>
 8004258:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800425c:	3601      	adds	r6, #1
 800425e:	1064      	asrs	r4, r4, #1
 8004260:	3508      	adds	r5, #8
 8004262:	e7e5      	b.n	8004230 <_dtoa_r+0x338>
 8004264:	f000 80d2 	beq.w	800440c <_dtoa_r+0x514>
 8004268:	427c      	negs	r4, r7
 800426a:	4b92      	ldr	r3, [pc, #584]	@ (80044b4 <_dtoa_r+0x5bc>)
 800426c:	4d92      	ldr	r5, [pc, #584]	@ (80044b8 <_dtoa_r+0x5c0>)
 800426e:	f004 020f 	and.w	r2, r4, #15
 8004272:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800427e:	f7fc f9bb 	bl	80005f8 <__aeabi_dmul>
 8004282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004286:	1124      	asrs	r4, r4, #4
 8004288:	2300      	movs	r3, #0
 800428a:	2602      	movs	r6, #2
 800428c:	2c00      	cmp	r4, #0
 800428e:	f040 80b2 	bne.w	80043f6 <_dtoa_r+0x4fe>
 8004292:	2b00      	cmp	r3, #0
 8004294:	d1d3      	bne.n	800423e <_dtoa_r+0x346>
 8004296:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004298:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80b7 	beq.w	8004410 <_dtoa_r+0x518>
 80042a2:	4b86      	ldr	r3, [pc, #536]	@ (80044bc <_dtoa_r+0x5c4>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	4620      	mov	r0, r4
 80042a8:	4629      	mov	r1, r5
 80042aa:	f7fc fc17 	bl	8000adc <__aeabi_dcmplt>
 80042ae:	2800      	cmp	r0, #0
 80042b0:	f000 80ae 	beq.w	8004410 <_dtoa_r+0x518>
 80042b4:	9b07      	ldr	r3, [sp, #28]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	f000 80aa 	beq.w	8004410 <_dtoa_r+0x518>
 80042bc:	9b00      	ldr	r3, [sp, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	dd37      	ble.n	8004332 <_dtoa_r+0x43a>
 80042c2:	1e7b      	subs	r3, r7, #1
 80042c4:	9304      	str	r3, [sp, #16]
 80042c6:	4620      	mov	r0, r4
 80042c8:	4b7d      	ldr	r3, [pc, #500]	@ (80044c0 <_dtoa_r+0x5c8>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	4629      	mov	r1, r5
 80042ce:	f7fc f993 	bl	80005f8 <__aeabi_dmul>
 80042d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80042d6:	9c00      	ldr	r4, [sp, #0]
 80042d8:	3601      	adds	r6, #1
 80042da:	4630      	mov	r0, r6
 80042dc:	f7fc f922 	bl	8000524 <__aeabi_i2d>
 80042e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042e4:	f7fc f988 	bl	80005f8 <__aeabi_dmul>
 80042e8:	4b76      	ldr	r3, [pc, #472]	@ (80044c4 <_dtoa_r+0x5cc>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	f7fb ffce 	bl	800028c <__adddf3>
 80042f0:	4605      	mov	r5, r0
 80042f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80042f6:	2c00      	cmp	r4, #0
 80042f8:	f040 808d 	bne.w	8004416 <_dtoa_r+0x51e>
 80042fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004300:	4b71      	ldr	r3, [pc, #452]	@ (80044c8 <_dtoa_r+0x5d0>)
 8004302:	2200      	movs	r2, #0
 8004304:	f7fb ffc0 	bl	8000288 <__aeabi_dsub>
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004310:	462a      	mov	r2, r5
 8004312:	4633      	mov	r3, r6
 8004314:	f7fc fc00 	bl	8000b18 <__aeabi_dcmpgt>
 8004318:	2800      	cmp	r0, #0
 800431a:	f040 828b 	bne.w	8004834 <_dtoa_r+0x93c>
 800431e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004322:	462a      	mov	r2, r5
 8004324:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004328:	f7fc fbd8 	bl	8000adc <__aeabi_dcmplt>
 800432c:	2800      	cmp	r0, #0
 800432e:	f040 8128 	bne.w	8004582 <_dtoa_r+0x68a>
 8004332:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004336:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800433a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800433c:	2b00      	cmp	r3, #0
 800433e:	f2c0 815a 	blt.w	80045f6 <_dtoa_r+0x6fe>
 8004342:	2f0e      	cmp	r7, #14
 8004344:	f300 8157 	bgt.w	80045f6 <_dtoa_r+0x6fe>
 8004348:	4b5a      	ldr	r3, [pc, #360]	@ (80044b4 <_dtoa_r+0x5bc>)
 800434a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800434e:	ed93 7b00 	vldr	d7, [r3]
 8004352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004354:	2b00      	cmp	r3, #0
 8004356:	ed8d 7b00 	vstr	d7, [sp]
 800435a:	da03      	bge.n	8004364 <_dtoa_r+0x46c>
 800435c:	9b07      	ldr	r3, [sp, #28]
 800435e:	2b00      	cmp	r3, #0
 8004360:	f340 8101 	ble.w	8004566 <_dtoa_r+0x66e>
 8004364:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004368:	4656      	mov	r6, sl
 800436a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f7fc fa6b 	bl	800084c <__aeabi_ddiv>
 8004376:	f7fc fbef 	bl	8000b58 <__aeabi_d2iz>
 800437a:	4680      	mov	r8, r0
 800437c:	f7fc f8d2 	bl	8000524 <__aeabi_i2d>
 8004380:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004384:	f7fc f938 	bl	80005f8 <__aeabi_dmul>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4620      	mov	r0, r4
 800438e:	4629      	mov	r1, r5
 8004390:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004394:	f7fb ff78 	bl	8000288 <__aeabi_dsub>
 8004398:	f806 4b01 	strb.w	r4, [r6], #1
 800439c:	9d07      	ldr	r5, [sp, #28]
 800439e:	eba6 040a 	sub.w	r4, r6, sl
 80043a2:	42a5      	cmp	r5, r4
 80043a4:	4602      	mov	r2, r0
 80043a6:	460b      	mov	r3, r1
 80043a8:	f040 8117 	bne.w	80045da <_dtoa_r+0x6e2>
 80043ac:	f7fb ff6e 	bl	800028c <__adddf3>
 80043b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043b4:	4604      	mov	r4, r0
 80043b6:	460d      	mov	r5, r1
 80043b8:	f7fc fbae 	bl	8000b18 <__aeabi_dcmpgt>
 80043bc:	2800      	cmp	r0, #0
 80043be:	f040 80f9 	bne.w	80045b4 <_dtoa_r+0x6bc>
 80043c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80043c6:	4620      	mov	r0, r4
 80043c8:	4629      	mov	r1, r5
 80043ca:	f7fc fb7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80043ce:	b118      	cbz	r0, 80043d8 <_dtoa_r+0x4e0>
 80043d0:	f018 0f01 	tst.w	r8, #1
 80043d4:	f040 80ee 	bne.w	80045b4 <_dtoa_r+0x6bc>
 80043d8:	4649      	mov	r1, r9
 80043da:	4658      	mov	r0, fp
 80043dc:	f000 fc90 	bl	8004d00 <_Bfree>
 80043e0:	2300      	movs	r3, #0
 80043e2:	7033      	strb	r3, [r6, #0]
 80043e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80043e6:	3701      	adds	r7, #1
 80043e8:	601f      	str	r7, [r3, #0]
 80043ea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 831d 	beq.w	8004a2c <_dtoa_r+0xb34>
 80043f2:	601e      	str	r6, [r3, #0]
 80043f4:	e31a      	b.n	8004a2c <_dtoa_r+0xb34>
 80043f6:	07e2      	lsls	r2, r4, #31
 80043f8:	d505      	bpl.n	8004406 <_dtoa_r+0x50e>
 80043fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80043fe:	f7fc f8fb 	bl	80005f8 <__aeabi_dmul>
 8004402:	3601      	adds	r6, #1
 8004404:	2301      	movs	r3, #1
 8004406:	1064      	asrs	r4, r4, #1
 8004408:	3508      	adds	r5, #8
 800440a:	e73f      	b.n	800428c <_dtoa_r+0x394>
 800440c:	2602      	movs	r6, #2
 800440e:	e742      	b.n	8004296 <_dtoa_r+0x39e>
 8004410:	9c07      	ldr	r4, [sp, #28]
 8004412:	9704      	str	r7, [sp, #16]
 8004414:	e761      	b.n	80042da <_dtoa_r+0x3e2>
 8004416:	4b27      	ldr	r3, [pc, #156]	@ (80044b4 <_dtoa_r+0x5bc>)
 8004418:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800441a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800441e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004422:	4454      	add	r4, sl
 8004424:	2900      	cmp	r1, #0
 8004426:	d053      	beq.n	80044d0 <_dtoa_r+0x5d8>
 8004428:	4928      	ldr	r1, [pc, #160]	@ (80044cc <_dtoa_r+0x5d4>)
 800442a:	2000      	movs	r0, #0
 800442c:	f7fc fa0e 	bl	800084c <__aeabi_ddiv>
 8004430:	4633      	mov	r3, r6
 8004432:	462a      	mov	r2, r5
 8004434:	f7fb ff28 	bl	8000288 <__aeabi_dsub>
 8004438:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800443c:	4656      	mov	r6, sl
 800443e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004442:	f7fc fb89 	bl	8000b58 <__aeabi_d2iz>
 8004446:	4605      	mov	r5, r0
 8004448:	f7fc f86c 	bl	8000524 <__aeabi_i2d>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004454:	f7fb ff18 	bl	8000288 <__aeabi_dsub>
 8004458:	3530      	adds	r5, #48	@ 0x30
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004462:	f806 5b01 	strb.w	r5, [r6], #1
 8004466:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800446a:	f7fc fb37 	bl	8000adc <__aeabi_dcmplt>
 800446e:	2800      	cmp	r0, #0
 8004470:	d171      	bne.n	8004556 <_dtoa_r+0x65e>
 8004472:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004476:	4911      	ldr	r1, [pc, #68]	@ (80044bc <_dtoa_r+0x5c4>)
 8004478:	2000      	movs	r0, #0
 800447a:	f7fb ff05 	bl	8000288 <__aeabi_dsub>
 800447e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004482:	f7fc fb2b 	bl	8000adc <__aeabi_dcmplt>
 8004486:	2800      	cmp	r0, #0
 8004488:	f040 8095 	bne.w	80045b6 <_dtoa_r+0x6be>
 800448c:	42a6      	cmp	r6, r4
 800448e:	f43f af50 	beq.w	8004332 <_dtoa_r+0x43a>
 8004492:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004496:	4b0a      	ldr	r3, [pc, #40]	@ (80044c0 <_dtoa_r+0x5c8>)
 8004498:	2200      	movs	r2, #0
 800449a:	f7fc f8ad 	bl	80005f8 <__aeabi_dmul>
 800449e:	4b08      	ldr	r3, [pc, #32]	@ (80044c0 <_dtoa_r+0x5c8>)
 80044a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044a4:	2200      	movs	r2, #0
 80044a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044aa:	f7fc f8a5 	bl	80005f8 <__aeabi_dmul>
 80044ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80044b2:	e7c4      	b.n	800443e <_dtoa_r+0x546>
 80044b4:	08005ce8 	.word	0x08005ce8
 80044b8:	08005cc0 	.word	0x08005cc0
 80044bc:	3ff00000 	.word	0x3ff00000
 80044c0:	40240000 	.word	0x40240000
 80044c4:	401c0000 	.word	0x401c0000
 80044c8:	40140000 	.word	0x40140000
 80044cc:	3fe00000 	.word	0x3fe00000
 80044d0:	4631      	mov	r1, r6
 80044d2:	4628      	mov	r0, r5
 80044d4:	f7fc f890 	bl	80005f8 <__aeabi_dmul>
 80044d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044dc:	9415      	str	r4, [sp, #84]	@ 0x54
 80044de:	4656      	mov	r6, sl
 80044e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044e4:	f7fc fb38 	bl	8000b58 <__aeabi_d2iz>
 80044e8:	4605      	mov	r5, r0
 80044ea:	f7fc f81b 	bl	8000524 <__aeabi_i2d>
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80044f6:	f7fb fec7 	bl	8000288 <__aeabi_dsub>
 80044fa:	3530      	adds	r5, #48	@ 0x30
 80044fc:	f806 5b01 	strb.w	r5, [r6], #1
 8004500:	4602      	mov	r2, r0
 8004502:	460b      	mov	r3, r1
 8004504:	42a6      	cmp	r6, r4
 8004506:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800450a:	f04f 0200 	mov.w	r2, #0
 800450e:	d124      	bne.n	800455a <_dtoa_r+0x662>
 8004510:	4bac      	ldr	r3, [pc, #688]	@ (80047c4 <_dtoa_r+0x8cc>)
 8004512:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004516:	f7fb feb9 	bl	800028c <__adddf3>
 800451a:	4602      	mov	r2, r0
 800451c:	460b      	mov	r3, r1
 800451e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004522:	f7fc faf9 	bl	8000b18 <__aeabi_dcmpgt>
 8004526:	2800      	cmp	r0, #0
 8004528:	d145      	bne.n	80045b6 <_dtoa_r+0x6be>
 800452a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800452e:	49a5      	ldr	r1, [pc, #660]	@ (80047c4 <_dtoa_r+0x8cc>)
 8004530:	2000      	movs	r0, #0
 8004532:	f7fb fea9 	bl	8000288 <__aeabi_dsub>
 8004536:	4602      	mov	r2, r0
 8004538:	460b      	mov	r3, r1
 800453a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800453e:	f7fc facd 	bl	8000adc <__aeabi_dcmplt>
 8004542:	2800      	cmp	r0, #0
 8004544:	f43f aef5 	beq.w	8004332 <_dtoa_r+0x43a>
 8004548:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800454a:	1e73      	subs	r3, r6, #1
 800454c:	9315      	str	r3, [sp, #84]	@ 0x54
 800454e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004552:	2b30      	cmp	r3, #48	@ 0x30
 8004554:	d0f8      	beq.n	8004548 <_dtoa_r+0x650>
 8004556:	9f04      	ldr	r7, [sp, #16]
 8004558:	e73e      	b.n	80043d8 <_dtoa_r+0x4e0>
 800455a:	4b9b      	ldr	r3, [pc, #620]	@ (80047c8 <_dtoa_r+0x8d0>)
 800455c:	f7fc f84c 	bl	80005f8 <__aeabi_dmul>
 8004560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004564:	e7bc      	b.n	80044e0 <_dtoa_r+0x5e8>
 8004566:	d10c      	bne.n	8004582 <_dtoa_r+0x68a>
 8004568:	4b98      	ldr	r3, [pc, #608]	@ (80047cc <_dtoa_r+0x8d4>)
 800456a:	2200      	movs	r2, #0
 800456c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004570:	f7fc f842 	bl	80005f8 <__aeabi_dmul>
 8004574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004578:	f7fc fac4 	bl	8000b04 <__aeabi_dcmpge>
 800457c:	2800      	cmp	r0, #0
 800457e:	f000 8157 	beq.w	8004830 <_dtoa_r+0x938>
 8004582:	2400      	movs	r4, #0
 8004584:	4625      	mov	r5, r4
 8004586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004588:	43db      	mvns	r3, r3
 800458a:	9304      	str	r3, [sp, #16]
 800458c:	4656      	mov	r6, sl
 800458e:	2700      	movs	r7, #0
 8004590:	4621      	mov	r1, r4
 8004592:	4658      	mov	r0, fp
 8004594:	f000 fbb4 	bl	8004d00 <_Bfree>
 8004598:	2d00      	cmp	r5, #0
 800459a:	d0dc      	beq.n	8004556 <_dtoa_r+0x65e>
 800459c:	b12f      	cbz	r7, 80045aa <_dtoa_r+0x6b2>
 800459e:	42af      	cmp	r7, r5
 80045a0:	d003      	beq.n	80045aa <_dtoa_r+0x6b2>
 80045a2:	4639      	mov	r1, r7
 80045a4:	4658      	mov	r0, fp
 80045a6:	f000 fbab 	bl	8004d00 <_Bfree>
 80045aa:	4629      	mov	r1, r5
 80045ac:	4658      	mov	r0, fp
 80045ae:	f000 fba7 	bl	8004d00 <_Bfree>
 80045b2:	e7d0      	b.n	8004556 <_dtoa_r+0x65e>
 80045b4:	9704      	str	r7, [sp, #16]
 80045b6:	4633      	mov	r3, r6
 80045b8:	461e      	mov	r6, r3
 80045ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045be:	2a39      	cmp	r2, #57	@ 0x39
 80045c0:	d107      	bne.n	80045d2 <_dtoa_r+0x6da>
 80045c2:	459a      	cmp	sl, r3
 80045c4:	d1f8      	bne.n	80045b8 <_dtoa_r+0x6c0>
 80045c6:	9a04      	ldr	r2, [sp, #16]
 80045c8:	3201      	adds	r2, #1
 80045ca:	9204      	str	r2, [sp, #16]
 80045cc:	2230      	movs	r2, #48	@ 0x30
 80045ce:	f88a 2000 	strb.w	r2, [sl]
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	3201      	adds	r2, #1
 80045d6:	701a      	strb	r2, [r3, #0]
 80045d8:	e7bd      	b.n	8004556 <_dtoa_r+0x65e>
 80045da:	4b7b      	ldr	r3, [pc, #492]	@ (80047c8 <_dtoa_r+0x8d0>)
 80045dc:	2200      	movs	r2, #0
 80045de:	f7fc f80b 	bl	80005f8 <__aeabi_dmul>
 80045e2:	2200      	movs	r2, #0
 80045e4:	2300      	movs	r3, #0
 80045e6:	4604      	mov	r4, r0
 80045e8:	460d      	mov	r5, r1
 80045ea:	f7fc fa6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80045ee:	2800      	cmp	r0, #0
 80045f0:	f43f aebb 	beq.w	800436a <_dtoa_r+0x472>
 80045f4:	e6f0      	b.n	80043d8 <_dtoa_r+0x4e0>
 80045f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80045f8:	2a00      	cmp	r2, #0
 80045fa:	f000 80db 	beq.w	80047b4 <_dtoa_r+0x8bc>
 80045fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004600:	2a01      	cmp	r2, #1
 8004602:	f300 80bf 	bgt.w	8004784 <_dtoa_r+0x88c>
 8004606:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004608:	2a00      	cmp	r2, #0
 800460a:	f000 80b7 	beq.w	800477c <_dtoa_r+0x884>
 800460e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004612:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004614:	4646      	mov	r6, r8
 8004616:	9a08      	ldr	r2, [sp, #32]
 8004618:	2101      	movs	r1, #1
 800461a:	441a      	add	r2, r3
 800461c:	4658      	mov	r0, fp
 800461e:	4498      	add	r8, r3
 8004620:	9208      	str	r2, [sp, #32]
 8004622:	f000 fc21 	bl	8004e68 <__i2b>
 8004626:	4605      	mov	r5, r0
 8004628:	b15e      	cbz	r6, 8004642 <_dtoa_r+0x74a>
 800462a:	9b08      	ldr	r3, [sp, #32]
 800462c:	2b00      	cmp	r3, #0
 800462e:	dd08      	ble.n	8004642 <_dtoa_r+0x74a>
 8004630:	42b3      	cmp	r3, r6
 8004632:	9a08      	ldr	r2, [sp, #32]
 8004634:	bfa8      	it	ge
 8004636:	4633      	movge	r3, r6
 8004638:	eba8 0803 	sub.w	r8, r8, r3
 800463c:	1af6      	subs	r6, r6, r3
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	9308      	str	r3, [sp, #32]
 8004642:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004644:	b1f3      	cbz	r3, 8004684 <_dtoa_r+0x78c>
 8004646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 80b7 	beq.w	80047bc <_dtoa_r+0x8c4>
 800464e:	b18c      	cbz	r4, 8004674 <_dtoa_r+0x77c>
 8004650:	4629      	mov	r1, r5
 8004652:	4622      	mov	r2, r4
 8004654:	4658      	mov	r0, fp
 8004656:	f000 fcc7 	bl	8004fe8 <__pow5mult>
 800465a:	464a      	mov	r2, r9
 800465c:	4601      	mov	r1, r0
 800465e:	4605      	mov	r5, r0
 8004660:	4658      	mov	r0, fp
 8004662:	f000 fc17 	bl	8004e94 <__multiply>
 8004666:	4649      	mov	r1, r9
 8004668:	9004      	str	r0, [sp, #16]
 800466a:	4658      	mov	r0, fp
 800466c:	f000 fb48 	bl	8004d00 <_Bfree>
 8004670:	9b04      	ldr	r3, [sp, #16]
 8004672:	4699      	mov	r9, r3
 8004674:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004676:	1b1a      	subs	r2, r3, r4
 8004678:	d004      	beq.n	8004684 <_dtoa_r+0x78c>
 800467a:	4649      	mov	r1, r9
 800467c:	4658      	mov	r0, fp
 800467e:	f000 fcb3 	bl	8004fe8 <__pow5mult>
 8004682:	4681      	mov	r9, r0
 8004684:	2101      	movs	r1, #1
 8004686:	4658      	mov	r0, fp
 8004688:	f000 fbee 	bl	8004e68 <__i2b>
 800468c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800468e:	4604      	mov	r4, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 81cf 	beq.w	8004a34 <_dtoa_r+0xb3c>
 8004696:	461a      	mov	r2, r3
 8004698:	4601      	mov	r1, r0
 800469a:	4658      	mov	r0, fp
 800469c:	f000 fca4 	bl	8004fe8 <__pow5mult>
 80046a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	4604      	mov	r4, r0
 80046a6:	f300 8095 	bgt.w	80047d4 <_dtoa_r+0x8dc>
 80046aa:	9b02      	ldr	r3, [sp, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f040 8087 	bne.w	80047c0 <_dtoa_r+0x8c8>
 80046b2:	9b03      	ldr	r3, [sp, #12]
 80046b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f040 8089 	bne.w	80047d0 <_dtoa_r+0x8d8>
 80046be:	9b03      	ldr	r3, [sp, #12]
 80046c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046c4:	0d1b      	lsrs	r3, r3, #20
 80046c6:	051b      	lsls	r3, r3, #20
 80046c8:	b12b      	cbz	r3, 80046d6 <_dtoa_r+0x7de>
 80046ca:	9b08      	ldr	r3, [sp, #32]
 80046cc:	3301      	adds	r3, #1
 80046ce:	9308      	str	r3, [sp, #32]
 80046d0:	f108 0801 	add.w	r8, r8, #1
 80046d4:	2301      	movs	r3, #1
 80046d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80046d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 81b0 	beq.w	8004a40 <_dtoa_r+0xb48>
 80046e0:	6923      	ldr	r3, [r4, #16]
 80046e2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80046e6:	6918      	ldr	r0, [r3, #16]
 80046e8:	f000 fb72 	bl	8004dd0 <__hi0bits>
 80046ec:	f1c0 0020 	rsb	r0, r0, #32
 80046f0:	9b08      	ldr	r3, [sp, #32]
 80046f2:	4418      	add	r0, r3
 80046f4:	f010 001f 	ands.w	r0, r0, #31
 80046f8:	d077      	beq.n	80047ea <_dtoa_r+0x8f2>
 80046fa:	f1c0 0320 	rsb	r3, r0, #32
 80046fe:	2b04      	cmp	r3, #4
 8004700:	dd6b      	ble.n	80047da <_dtoa_r+0x8e2>
 8004702:	9b08      	ldr	r3, [sp, #32]
 8004704:	f1c0 001c 	rsb	r0, r0, #28
 8004708:	4403      	add	r3, r0
 800470a:	4480      	add	r8, r0
 800470c:	4406      	add	r6, r0
 800470e:	9308      	str	r3, [sp, #32]
 8004710:	f1b8 0f00 	cmp.w	r8, #0
 8004714:	dd05      	ble.n	8004722 <_dtoa_r+0x82a>
 8004716:	4649      	mov	r1, r9
 8004718:	4642      	mov	r2, r8
 800471a:	4658      	mov	r0, fp
 800471c:	f000 fcbe 	bl	800509c <__lshift>
 8004720:	4681      	mov	r9, r0
 8004722:	9b08      	ldr	r3, [sp, #32]
 8004724:	2b00      	cmp	r3, #0
 8004726:	dd05      	ble.n	8004734 <_dtoa_r+0x83c>
 8004728:	4621      	mov	r1, r4
 800472a:	461a      	mov	r2, r3
 800472c:	4658      	mov	r0, fp
 800472e:	f000 fcb5 	bl	800509c <__lshift>
 8004732:	4604      	mov	r4, r0
 8004734:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004736:	2b00      	cmp	r3, #0
 8004738:	d059      	beq.n	80047ee <_dtoa_r+0x8f6>
 800473a:	4621      	mov	r1, r4
 800473c:	4648      	mov	r0, r9
 800473e:	f000 fd19 	bl	8005174 <__mcmp>
 8004742:	2800      	cmp	r0, #0
 8004744:	da53      	bge.n	80047ee <_dtoa_r+0x8f6>
 8004746:	1e7b      	subs	r3, r7, #1
 8004748:	9304      	str	r3, [sp, #16]
 800474a:	4649      	mov	r1, r9
 800474c:	2300      	movs	r3, #0
 800474e:	220a      	movs	r2, #10
 8004750:	4658      	mov	r0, fp
 8004752:	f000 faf7 	bl	8004d44 <__multadd>
 8004756:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004758:	4681      	mov	r9, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 8172 	beq.w	8004a44 <_dtoa_r+0xb4c>
 8004760:	2300      	movs	r3, #0
 8004762:	4629      	mov	r1, r5
 8004764:	220a      	movs	r2, #10
 8004766:	4658      	mov	r0, fp
 8004768:	f000 faec 	bl	8004d44 <__multadd>
 800476c:	9b00      	ldr	r3, [sp, #0]
 800476e:	2b00      	cmp	r3, #0
 8004770:	4605      	mov	r5, r0
 8004772:	dc67      	bgt.n	8004844 <_dtoa_r+0x94c>
 8004774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004776:	2b02      	cmp	r3, #2
 8004778:	dc41      	bgt.n	80047fe <_dtoa_r+0x906>
 800477a:	e063      	b.n	8004844 <_dtoa_r+0x94c>
 800477c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800477e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004782:	e746      	b.n	8004612 <_dtoa_r+0x71a>
 8004784:	9b07      	ldr	r3, [sp, #28]
 8004786:	1e5c      	subs	r4, r3, #1
 8004788:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800478a:	42a3      	cmp	r3, r4
 800478c:	bfbf      	itttt	lt
 800478e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004790:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004792:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004794:	1ae3      	sublt	r3, r4, r3
 8004796:	bfb4      	ite	lt
 8004798:	18d2      	addlt	r2, r2, r3
 800479a:	1b1c      	subge	r4, r3, r4
 800479c:	9b07      	ldr	r3, [sp, #28]
 800479e:	bfbc      	itt	lt
 80047a0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80047a2:	2400      	movlt	r4, #0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bfb5      	itete	lt
 80047a8:	eba8 0603 	sublt.w	r6, r8, r3
 80047ac:	9b07      	ldrge	r3, [sp, #28]
 80047ae:	2300      	movlt	r3, #0
 80047b0:	4646      	movge	r6, r8
 80047b2:	e730      	b.n	8004616 <_dtoa_r+0x71e>
 80047b4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80047b6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80047b8:	4646      	mov	r6, r8
 80047ba:	e735      	b.n	8004628 <_dtoa_r+0x730>
 80047bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80047be:	e75c      	b.n	800467a <_dtoa_r+0x782>
 80047c0:	2300      	movs	r3, #0
 80047c2:	e788      	b.n	80046d6 <_dtoa_r+0x7de>
 80047c4:	3fe00000 	.word	0x3fe00000
 80047c8:	40240000 	.word	0x40240000
 80047cc:	40140000 	.word	0x40140000
 80047d0:	9b02      	ldr	r3, [sp, #8]
 80047d2:	e780      	b.n	80046d6 <_dtoa_r+0x7de>
 80047d4:	2300      	movs	r3, #0
 80047d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80047d8:	e782      	b.n	80046e0 <_dtoa_r+0x7e8>
 80047da:	d099      	beq.n	8004710 <_dtoa_r+0x818>
 80047dc:	9a08      	ldr	r2, [sp, #32]
 80047de:	331c      	adds	r3, #28
 80047e0:	441a      	add	r2, r3
 80047e2:	4498      	add	r8, r3
 80047e4:	441e      	add	r6, r3
 80047e6:	9208      	str	r2, [sp, #32]
 80047e8:	e792      	b.n	8004710 <_dtoa_r+0x818>
 80047ea:	4603      	mov	r3, r0
 80047ec:	e7f6      	b.n	80047dc <_dtoa_r+0x8e4>
 80047ee:	9b07      	ldr	r3, [sp, #28]
 80047f0:	9704      	str	r7, [sp, #16]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	dc20      	bgt.n	8004838 <_dtoa_r+0x940>
 80047f6:	9300      	str	r3, [sp, #0]
 80047f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	dd1e      	ble.n	800483c <_dtoa_r+0x944>
 80047fe:	9b00      	ldr	r3, [sp, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	f47f aec0 	bne.w	8004586 <_dtoa_r+0x68e>
 8004806:	4621      	mov	r1, r4
 8004808:	2205      	movs	r2, #5
 800480a:	4658      	mov	r0, fp
 800480c:	f000 fa9a 	bl	8004d44 <__multadd>
 8004810:	4601      	mov	r1, r0
 8004812:	4604      	mov	r4, r0
 8004814:	4648      	mov	r0, r9
 8004816:	f000 fcad 	bl	8005174 <__mcmp>
 800481a:	2800      	cmp	r0, #0
 800481c:	f77f aeb3 	ble.w	8004586 <_dtoa_r+0x68e>
 8004820:	4656      	mov	r6, sl
 8004822:	2331      	movs	r3, #49	@ 0x31
 8004824:	f806 3b01 	strb.w	r3, [r6], #1
 8004828:	9b04      	ldr	r3, [sp, #16]
 800482a:	3301      	adds	r3, #1
 800482c:	9304      	str	r3, [sp, #16]
 800482e:	e6ae      	b.n	800458e <_dtoa_r+0x696>
 8004830:	9c07      	ldr	r4, [sp, #28]
 8004832:	9704      	str	r7, [sp, #16]
 8004834:	4625      	mov	r5, r4
 8004836:	e7f3      	b.n	8004820 <_dtoa_r+0x928>
 8004838:	9b07      	ldr	r3, [sp, #28]
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 8104 	beq.w	8004a4c <_dtoa_r+0xb54>
 8004844:	2e00      	cmp	r6, #0
 8004846:	dd05      	ble.n	8004854 <_dtoa_r+0x95c>
 8004848:	4629      	mov	r1, r5
 800484a:	4632      	mov	r2, r6
 800484c:	4658      	mov	r0, fp
 800484e:	f000 fc25 	bl	800509c <__lshift>
 8004852:	4605      	mov	r5, r0
 8004854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004856:	2b00      	cmp	r3, #0
 8004858:	d05a      	beq.n	8004910 <_dtoa_r+0xa18>
 800485a:	6869      	ldr	r1, [r5, #4]
 800485c:	4658      	mov	r0, fp
 800485e:	f000 fa0f 	bl	8004c80 <_Balloc>
 8004862:	4606      	mov	r6, r0
 8004864:	b928      	cbnz	r0, 8004872 <_dtoa_r+0x97a>
 8004866:	4b84      	ldr	r3, [pc, #528]	@ (8004a78 <_dtoa_r+0xb80>)
 8004868:	4602      	mov	r2, r0
 800486a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800486e:	f7ff bb5a 	b.w	8003f26 <_dtoa_r+0x2e>
 8004872:	692a      	ldr	r2, [r5, #16]
 8004874:	3202      	adds	r2, #2
 8004876:	0092      	lsls	r2, r2, #2
 8004878:	f105 010c 	add.w	r1, r5, #12
 800487c:	300c      	adds	r0, #12
 800487e:	f001 f837 	bl	80058f0 <memcpy>
 8004882:	2201      	movs	r2, #1
 8004884:	4631      	mov	r1, r6
 8004886:	4658      	mov	r0, fp
 8004888:	f000 fc08 	bl	800509c <__lshift>
 800488c:	f10a 0301 	add.w	r3, sl, #1
 8004890:	9307      	str	r3, [sp, #28]
 8004892:	9b00      	ldr	r3, [sp, #0]
 8004894:	4453      	add	r3, sl
 8004896:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004898:	9b02      	ldr	r3, [sp, #8]
 800489a:	f003 0301 	and.w	r3, r3, #1
 800489e:	462f      	mov	r7, r5
 80048a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80048a2:	4605      	mov	r5, r0
 80048a4:	9b07      	ldr	r3, [sp, #28]
 80048a6:	4621      	mov	r1, r4
 80048a8:	3b01      	subs	r3, #1
 80048aa:	4648      	mov	r0, r9
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	f7ff fa98 	bl	8003de2 <quorem>
 80048b2:	4639      	mov	r1, r7
 80048b4:	9002      	str	r0, [sp, #8]
 80048b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80048ba:	4648      	mov	r0, r9
 80048bc:	f000 fc5a 	bl	8005174 <__mcmp>
 80048c0:	462a      	mov	r2, r5
 80048c2:	9008      	str	r0, [sp, #32]
 80048c4:	4621      	mov	r1, r4
 80048c6:	4658      	mov	r0, fp
 80048c8:	f000 fc70 	bl	80051ac <__mdiff>
 80048cc:	68c2      	ldr	r2, [r0, #12]
 80048ce:	4606      	mov	r6, r0
 80048d0:	bb02      	cbnz	r2, 8004914 <_dtoa_r+0xa1c>
 80048d2:	4601      	mov	r1, r0
 80048d4:	4648      	mov	r0, r9
 80048d6:	f000 fc4d 	bl	8005174 <__mcmp>
 80048da:	4602      	mov	r2, r0
 80048dc:	4631      	mov	r1, r6
 80048de:	4658      	mov	r0, fp
 80048e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80048e2:	f000 fa0d 	bl	8004d00 <_Bfree>
 80048e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048ea:	9e07      	ldr	r6, [sp, #28]
 80048ec:	ea43 0102 	orr.w	r1, r3, r2
 80048f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048f2:	4319      	orrs	r1, r3
 80048f4:	d110      	bne.n	8004918 <_dtoa_r+0xa20>
 80048f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80048fa:	d029      	beq.n	8004950 <_dtoa_r+0xa58>
 80048fc:	9b08      	ldr	r3, [sp, #32]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	dd02      	ble.n	8004908 <_dtoa_r+0xa10>
 8004902:	9b02      	ldr	r3, [sp, #8]
 8004904:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004908:	9b00      	ldr	r3, [sp, #0]
 800490a:	f883 8000 	strb.w	r8, [r3]
 800490e:	e63f      	b.n	8004590 <_dtoa_r+0x698>
 8004910:	4628      	mov	r0, r5
 8004912:	e7bb      	b.n	800488c <_dtoa_r+0x994>
 8004914:	2201      	movs	r2, #1
 8004916:	e7e1      	b.n	80048dc <_dtoa_r+0x9e4>
 8004918:	9b08      	ldr	r3, [sp, #32]
 800491a:	2b00      	cmp	r3, #0
 800491c:	db04      	blt.n	8004928 <_dtoa_r+0xa30>
 800491e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004920:	430b      	orrs	r3, r1
 8004922:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004924:	430b      	orrs	r3, r1
 8004926:	d120      	bne.n	800496a <_dtoa_r+0xa72>
 8004928:	2a00      	cmp	r2, #0
 800492a:	dded      	ble.n	8004908 <_dtoa_r+0xa10>
 800492c:	4649      	mov	r1, r9
 800492e:	2201      	movs	r2, #1
 8004930:	4658      	mov	r0, fp
 8004932:	f000 fbb3 	bl	800509c <__lshift>
 8004936:	4621      	mov	r1, r4
 8004938:	4681      	mov	r9, r0
 800493a:	f000 fc1b 	bl	8005174 <__mcmp>
 800493e:	2800      	cmp	r0, #0
 8004940:	dc03      	bgt.n	800494a <_dtoa_r+0xa52>
 8004942:	d1e1      	bne.n	8004908 <_dtoa_r+0xa10>
 8004944:	f018 0f01 	tst.w	r8, #1
 8004948:	d0de      	beq.n	8004908 <_dtoa_r+0xa10>
 800494a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800494e:	d1d8      	bne.n	8004902 <_dtoa_r+0xa0a>
 8004950:	9a00      	ldr	r2, [sp, #0]
 8004952:	2339      	movs	r3, #57	@ 0x39
 8004954:	7013      	strb	r3, [r2, #0]
 8004956:	4633      	mov	r3, r6
 8004958:	461e      	mov	r6, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004960:	2a39      	cmp	r2, #57	@ 0x39
 8004962:	d052      	beq.n	8004a0a <_dtoa_r+0xb12>
 8004964:	3201      	adds	r2, #1
 8004966:	701a      	strb	r2, [r3, #0]
 8004968:	e612      	b.n	8004590 <_dtoa_r+0x698>
 800496a:	2a00      	cmp	r2, #0
 800496c:	dd07      	ble.n	800497e <_dtoa_r+0xa86>
 800496e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004972:	d0ed      	beq.n	8004950 <_dtoa_r+0xa58>
 8004974:	9a00      	ldr	r2, [sp, #0]
 8004976:	f108 0301 	add.w	r3, r8, #1
 800497a:	7013      	strb	r3, [r2, #0]
 800497c:	e608      	b.n	8004590 <_dtoa_r+0x698>
 800497e:	9b07      	ldr	r3, [sp, #28]
 8004980:	9a07      	ldr	r2, [sp, #28]
 8004982:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004986:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004988:	4293      	cmp	r3, r2
 800498a:	d028      	beq.n	80049de <_dtoa_r+0xae6>
 800498c:	4649      	mov	r1, r9
 800498e:	2300      	movs	r3, #0
 8004990:	220a      	movs	r2, #10
 8004992:	4658      	mov	r0, fp
 8004994:	f000 f9d6 	bl	8004d44 <__multadd>
 8004998:	42af      	cmp	r7, r5
 800499a:	4681      	mov	r9, r0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	f04f 020a 	mov.w	r2, #10
 80049a4:	4639      	mov	r1, r7
 80049a6:	4658      	mov	r0, fp
 80049a8:	d107      	bne.n	80049ba <_dtoa_r+0xac2>
 80049aa:	f000 f9cb 	bl	8004d44 <__multadd>
 80049ae:	4607      	mov	r7, r0
 80049b0:	4605      	mov	r5, r0
 80049b2:	9b07      	ldr	r3, [sp, #28]
 80049b4:	3301      	adds	r3, #1
 80049b6:	9307      	str	r3, [sp, #28]
 80049b8:	e774      	b.n	80048a4 <_dtoa_r+0x9ac>
 80049ba:	f000 f9c3 	bl	8004d44 <__multadd>
 80049be:	4629      	mov	r1, r5
 80049c0:	4607      	mov	r7, r0
 80049c2:	2300      	movs	r3, #0
 80049c4:	220a      	movs	r2, #10
 80049c6:	4658      	mov	r0, fp
 80049c8:	f000 f9bc 	bl	8004d44 <__multadd>
 80049cc:	4605      	mov	r5, r0
 80049ce:	e7f0      	b.n	80049b2 <_dtoa_r+0xaba>
 80049d0:	9b00      	ldr	r3, [sp, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	bfcc      	ite	gt
 80049d6:	461e      	movgt	r6, r3
 80049d8:	2601      	movle	r6, #1
 80049da:	4456      	add	r6, sl
 80049dc:	2700      	movs	r7, #0
 80049de:	4649      	mov	r1, r9
 80049e0:	2201      	movs	r2, #1
 80049e2:	4658      	mov	r0, fp
 80049e4:	f000 fb5a 	bl	800509c <__lshift>
 80049e8:	4621      	mov	r1, r4
 80049ea:	4681      	mov	r9, r0
 80049ec:	f000 fbc2 	bl	8005174 <__mcmp>
 80049f0:	2800      	cmp	r0, #0
 80049f2:	dcb0      	bgt.n	8004956 <_dtoa_r+0xa5e>
 80049f4:	d102      	bne.n	80049fc <_dtoa_r+0xb04>
 80049f6:	f018 0f01 	tst.w	r8, #1
 80049fa:	d1ac      	bne.n	8004956 <_dtoa_r+0xa5e>
 80049fc:	4633      	mov	r3, r6
 80049fe:	461e      	mov	r6, r3
 8004a00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a04:	2a30      	cmp	r2, #48	@ 0x30
 8004a06:	d0fa      	beq.n	80049fe <_dtoa_r+0xb06>
 8004a08:	e5c2      	b.n	8004590 <_dtoa_r+0x698>
 8004a0a:	459a      	cmp	sl, r3
 8004a0c:	d1a4      	bne.n	8004958 <_dtoa_r+0xa60>
 8004a0e:	9b04      	ldr	r3, [sp, #16]
 8004a10:	3301      	adds	r3, #1
 8004a12:	9304      	str	r3, [sp, #16]
 8004a14:	2331      	movs	r3, #49	@ 0x31
 8004a16:	f88a 3000 	strb.w	r3, [sl]
 8004a1a:	e5b9      	b.n	8004590 <_dtoa_r+0x698>
 8004a1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004a1e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004a7c <_dtoa_r+0xb84>
 8004a22:	b11b      	cbz	r3, 8004a2c <_dtoa_r+0xb34>
 8004a24:	f10a 0308 	add.w	r3, sl, #8
 8004a28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004a2a:	6013      	str	r3, [r2, #0]
 8004a2c:	4650      	mov	r0, sl
 8004a2e:	b019      	add	sp, #100	@ 0x64
 8004a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	f77f ae37 	ble.w	80046aa <_dtoa_r+0x7b2>
 8004a3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a40:	2001      	movs	r0, #1
 8004a42:	e655      	b.n	80046f0 <_dtoa_r+0x7f8>
 8004a44:	9b00      	ldr	r3, [sp, #0]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f77f aed6 	ble.w	80047f8 <_dtoa_r+0x900>
 8004a4c:	4656      	mov	r6, sl
 8004a4e:	4621      	mov	r1, r4
 8004a50:	4648      	mov	r0, r9
 8004a52:	f7ff f9c6 	bl	8003de2 <quorem>
 8004a56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004a5a:	f806 8b01 	strb.w	r8, [r6], #1
 8004a5e:	9b00      	ldr	r3, [sp, #0]
 8004a60:	eba6 020a 	sub.w	r2, r6, sl
 8004a64:	4293      	cmp	r3, r2
 8004a66:	ddb3      	ble.n	80049d0 <_dtoa_r+0xad8>
 8004a68:	4649      	mov	r1, r9
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	220a      	movs	r2, #10
 8004a6e:	4658      	mov	r0, fp
 8004a70:	f000 f968 	bl	8004d44 <__multadd>
 8004a74:	4681      	mov	r9, r0
 8004a76:	e7ea      	b.n	8004a4e <_dtoa_r+0xb56>
 8004a78:	08005c48 	.word	0x08005c48
 8004a7c:	08005bcc 	.word	0x08005bcc

08004a80 <_free_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4605      	mov	r5, r0
 8004a84:	2900      	cmp	r1, #0
 8004a86:	d041      	beq.n	8004b0c <_free_r+0x8c>
 8004a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a8c:	1f0c      	subs	r4, r1, #4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	bfb8      	it	lt
 8004a92:	18e4      	addlt	r4, r4, r3
 8004a94:	f000 f8e8 	bl	8004c68 <__malloc_lock>
 8004a98:	4a1d      	ldr	r2, [pc, #116]	@ (8004b10 <_free_r+0x90>)
 8004a9a:	6813      	ldr	r3, [r2, #0]
 8004a9c:	b933      	cbnz	r3, 8004aac <_free_r+0x2c>
 8004a9e:	6063      	str	r3, [r4, #4]
 8004aa0:	6014      	str	r4, [r2, #0]
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004aa8:	f000 b8e4 	b.w	8004c74 <__malloc_unlock>
 8004aac:	42a3      	cmp	r3, r4
 8004aae:	d908      	bls.n	8004ac2 <_free_r+0x42>
 8004ab0:	6820      	ldr	r0, [r4, #0]
 8004ab2:	1821      	adds	r1, r4, r0
 8004ab4:	428b      	cmp	r3, r1
 8004ab6:	bf01      	itttt	eq
 8004ab8:	6819      	ldreq	r1, [r3, #0]
 8004aba:	685b      	ldreq	r3, [r3, #4]
 8004abc:	1809      	addeq	r1, r1, r0
 8004abe:	6021      	streq	r1, [r4, #0]
 8004ac0:	e7ed      	b.n	8004a9e <_free_r+0x1e>
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	b10b      	cbz	r3, 8004acc <_free_r+0x4c>
 8004ac8:	42a3      	cmp	r3, r4
 8004aca:	d9fa      	bls.n	8004ac2 <_free_r+0x42>
 8004acc:	6811      	ldr	r1, [r2, #0]
 8004ace:	1850      	adds	r0, r2, r1
 8004ad0:	42a0      	cmp	r0, r4
 8004ad2:	d10b      	bne.n	8004aec <_free_r+0x6c>
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	4401      	add	r1, r0
 8004ad8:	1850      	adds	r0, r2, r1
 8004ada:	4283      	cmp	r3, r0
 8004adc:	6011      	str	r1, [r2, #0]
 8004ade:	d1e0      	bne.n	8004aa2 <_free_r+0x22>
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	6053      	str	r3, [r2, #4]
 8004ae6:	4408      	add	r0, r1
 8004ae8:	6010      	str	r0, [r2, #0]
 8004aea:	e7da      	b.n	8004aa2 <_free_r+0x22>
 8004aec:	d902      	bls.n	8004af4 <_free_r+0x74>
 8004aee:	230c      	movs	r3, #12
 8004af0:	602b      	str	r3, [r5, #0]
 8004af2:	e7d6      	b.n	8004aa2 <_free_r+0x22>
 8004af4:	6820      	ldr	r0, [r4, #0]
 8004af6:	1821      	adds	r1, r4, r0
 8004af8:	428b      	cmp	r3, r1
 8004afa:	bf04      	itt	eq
 8004afc:	6819      	ldreq	r1, [r3, #0]
 8004afe:	685b      	ldreq	r3, [r3, #4]
 8004b00:	6063      	str	r3, [r4, #4]
 8004b02:	bf04      	itt	eq
 8004b04:	1809      	addeq	r1, r1, r0
 8004b06:	6021      	streq	r1, [r4, #0]
 8004b08:	6054      	str	r4, [r2, #4]
 8004b0a:	e7ca      	b.n	8004aa2 <_free_r+0x22>
 8004b0c:	bd38      	pop	{r3, r4, r5, pc}
 8004b0e:	bf00      	nop
 8004b10:	200003e4 	.word	0x200003e4

08004b14 <malloc>:
 8004b14:	4b02      	ldr	r3, [pc, #8]	@ (8004b20 <malloc+0xc>)
 8004b16:	4601      	mov	r1, r0
 8004b18:	6818      	ldr	r0, [r3, #0]
 8004b1a:	f000 b825 	b.w	8004b68 <_malloc_r>
 8004b1e:	bf00      	nop
 8004b20:	20000018 	.word	0x20000018

08004b24 <sbrk_aligned>:
 8004b24:	b570      	push	{r4, r5, r6, lr}
 8004b26:	4e0f      	ldr	r6, [pc, #60]	@ (8004b64 <sbrk_aligned+0x40>)
 8004b28:	460c      	mov	r4, r1
 8004b2a:	6831      	ldr	r1, [r6, #0]
 8004b2c:	4605      	mov	r5, r0
 8004b2e:	b911      	cbnz	r1, 8004b36 <sbrk_aligned+0x12>
 8004b30:	f000 fece 	bl	80058d0 <_sbrk_r>
 8004b34:	6030      	str	r0, [r6, #0]
 8004b36:	4621      	mov	r1, r4
 8004b38:	4628      	mov	r0, r5
 8004b3a:	f000 fec9 	bl	80058d0 <_sbrk_r>
 8004b3e:	1c43      	adds	r3, r0, #1
 8004b40:	d103      	bne.n	8004b4a <sbrk_aligned+0x26>
 8004b42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004b46:	4620      	mov	r0, r4
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
 8004b4a:	1cc4      	adds	r4, r0, #3
 8004b4c:	f024 0403 	bic.w	r4, r4, #3
 8004b50:	42a0      	cmp	r0, r4
 8004b52:	d0f8      	beq.n	8004b46 <sbrk_aligned+0x22>
 8004b54:	1a21      	subs	r1, r4, r0
 8004b56:	4628      	mov	r0, r5
 8004b58:	f000 feba 	bl	80058d0 <_sbrk_r>
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	d1f2      	bne.n	8004b46 <sbrk_aligned+0x22>
 8004b60:	e7ef      	b.n	8004b42 <sbrk_aligned+0x1e>
 8004b62:	bf00      	nop
 8004b64:	200003e0 	.word	0x200003e0

08004b68 <_malloc_r>:
 8004b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b6c:	1ccd      	adds	r5, r1, #3
 8004b6e:	f025 0503 	bic.w	r5, r5, #3
 8004b72:	3508      	adds	r5, #8
 8004b74:	2d0c      	cmp	r5, #12
 8004b76:	bf38      	it	cc
 8004b78:	250c      	movcc	r5, #12
 8004b7a:	2d00      	cmp	r5, #0
 8004b7c:	4606      	mov	r6, r0
 8004b7e:	db01      	blt.n	8004b84 <_malloc_r+0x1c>
 8004b80:	42a9      	cmp	r1, r5
 8004b82:	d904      	bls.n	8004b8e <_malloc_r+0x26>
 8004b84:	230c      	movs	r3, #12
 8004b86:	6033      	str	r3, [r6, #0]
 8004b88:	2000      	movs	r0, #0
 8004b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c64 <_malloc_r+0xfc>
 8004b92:	f000 f869 	bl	8004c68 <__malloc_lock>
 8004b96:	f8d8 3000 	ldr.w	r3, [r8]
 8004b9a:	461c      	mov	r4, r3
 8004b9c:	bb44      	cbnz	r4, 8004bf0 <_malloc_r+0x88>
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	4630      	mov	r0, r6
 8004ba2:	f7ff ffbf 	bl	8004b24 <sbrk_aligned>
 8004ba6:	1c43      	adds	r3, r0, #1
 8004ba8:	4604      	mov	r4, r0
 8004baa:	d158      	bne.n	8004c5e <_malloc_r+0xf6>
 8004bac:	f8d8 4000 	ldr.w	r4, [r8]
 8004bb0:	4627      	mov	r7, r4
 8004bb2:	2f00      	cmp	r7, #0
 8004bb4:	d143      	bne.n	8004c3e <_malloc_r+0xd6>
 8004bb6:	2c00      	cmp	r4, #0
 8004bb8:	d04b      	beq.n	8004c52 <_malloc_r+0xea>
 8004bba:	6823      	ldr	r3, [r4, #0]
 8004bbc:	4639      	mov	r1, r7
 8004bbe:	4630      	mov	r0, r6
 8004bc0:	eb04 0903 	add.w	r9, r4, r3
 8004bc4:	f000 fe84 	bl	80058d0 <_sbrk_r>
 8004bc8:	4581      	cmp	r9, r0
 8004bca:	d142      	bne.n	8004c52 <_malloc_r+0xea>
 8004bcc:	6821      	ldr	r1, [r4, #0]
 8004bce:	1a6d      	subs	r5, r5, r1
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	f7ff ffa6 	bl	8004b24 <sbrk_aligned>
 8004bd8:	3001      	adds	r0, #1
 8004bda:	d03a      	beq.n	8004c52 <_malloc_r+0xea>
 8004bdc:	6823      	ldr	r3, [r4, #0]
 8004bde:	442b      	add	r3, r5
 8004be0:	6023      	str	r3, [r4, #0]
 8004be2:	f8d8 3000 	ldr.w	r3, [r8]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	bb62      	cbnz	r2, 8004c44 <_malloc_r+0xdc>
 8004bea:	f8c8 7000 	str.w	r7, [r8]
 8004bee:	e00f      	b.n	8004c10 <_malloc_r+0xa8>
 8004bf0:	6822      	ldr	r2, [r4, #0]
 8004bf2:	1b52      	subs	r2, r2, r5
 8004bf4:	d420      	bmi.n	8004c38 <_malloc_r+0xd0>
 8004bf6:	2a0b      	cmp	r2, #11
 8004bf8:	d917      	bls.n	8004c2a <_malloc_r+0xc2>
 8004bfa:	1961      	adds	r1, r4, r5
 8004bfc:	42a3      	cmp	r3, r4
 8004bfe:	6025      	str	r5, [r4, #0]
 8004c00:	bf18      	it	ne
 8004c02:	6059      	strne	r1, [r3, #4]
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	bf08      	it	eq
 8004c08:	f8c8 1000 	streq.w	r1, [r8]
 8004c0c:	5162      	str	r2, [r4, r5]
 8004c0e:	604b      	str	r3, [r1, #4]
 8004c10:	4630      	mov	r0, r6
 8004c12:	f000 f82f 	bl	8004c74 <__malloc_unlock>
 8004c16:	f104 000b 	add.w	r0, r4, #11
 8004c1a:	1d23      	adds	r3, r4, #4
 8004c1c:	f020 0007 	bic.w	r0, r0, #7
 8004c20:	1ac2      	subs	r2, r0, r3
 8004c22:	bf1c      	itt	ne
 8004c24:	1a1b      	subne	r3, r3, r0
 8004c26:	50a3      	strne	r3, [r4, r2]
 8004c28:	e7af      	b.n	8004b8a <_malloc_r+0x22>
 8004c2a:	6862      	ldr	r2, [r4, #4]
 8004c2c:	42a3      	cmp	r3, r4
 8004c2e:	bf0c      	ite	eq
 8004c30:	f8c8 2000 	streq.w	r2, [r8]
 8004c34:	605a      	strne	r2, [r3, #4]
 8004c36:	e7eb      	b.n	8004c10 <_malloc_r+0xa8>
 8004c38:	4623      	mov	r3, r4
 8004c3a:	6864      	ldr	r4, [r4, #4]
 8004c3c:	e7ae      	b.n	8004b9c <_malloc_r+0x34>
 8004c3e:	463c      	mov	r4, r7
 8004c40:	687f      	ldr	r7, [r7, #4]
 8004c42:	e7b6      	b.n	8004bb2 <_malloc_r+0x4a>
 8004c44:	461a      	mov	r2, r3
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	42a3      	cmp	r3, r4
 8004c4a:	d1fb      	bne.n	8004c44 <_malloc_r+0xdc>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	6053      	str	r3, [r2, #4]
 8004c50:	e7de      	b.n	8004c10 <_malloc_r+0xa8>
 8004c52:	230c      	movs	r3, #12
 8004c54:	6033      	str	r3, [r6, #0]
 8004c56:	4630      	mov	r0, r6
 8004c58:	f000 f80c 	bl	8004c74 <__malloc_unlock>
 8004c5c:	e794      	b.n	8004b88 <_malloc_r+0x20>
 8004c5e:	6005      	str	r5, [r0, #0]
 8004c60:	e7d6      	b.n	8004c10 <_malloc_r+0xa8>
 8004c62:	bf00      	nop
 8004c64:	200003e4 	.word	0x200003e4

08004c68 <__malloc_lock>:
 8004c68:	4801      	ldr	r0, [pc, #4]	@ (8004c70 <__malloc_lock+0x8>)
 8004c6a:	f7ff b8b8 	b.w	8003dde <__retarget_lock_acquire_recursive>
 8004c6e:	bf00      	nop
 8004c70:	200003dc 	.word	0x200003dc

08004c74 <__malloc_unlock>:
 8004c74:	4801      	ldr	r0, [pc, #4]	@ (8004c7c <__malloc_unlock+0x8>)
 8004c76:	f7ff b8b3 	b.w	8003de0 <__retarget_lock_release_recursive>
 8004c7a:	bf00      	nop
 8004c7c:	200003dc 	.word	0x200003dc

08004c80 <_Balloc>:
 8004c80:	b570      	push	{r4, r5, r6, lr}
 8004c82:	69c6      	ldr	r6, [r0, #28]
 8004c84:	4604      	mov	r4, r0
 8004c86:	460d      	mov	r5, r1
 8004c88:	b976      	cbnz	r6, 8004ca8 <_Balloc+0x28>
 8004c8a:	2010      	movs	r0, #16
 8004c8c:	f7ff ff42 	bl	8004b14 <malloc>
 8004c90:	4602      	mov	r2, r0
 8004c92:	61e0      	str	r0, [r4, #28]
 8004c94:	b920      	cbnz	r0, 8004ca0 <_Balloc+0x20>
 8004c96:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <_Balloc+0x78>)
 8004c98:	4818      	ldr	r0, [pc, #96]	@ (8004cfc <_Balloc+0x7c>)
 8004c9a:	216b      	movs	r1, #107	@ 0x6b
 8004c9c:	f000 fe36 	bl	800590c <__assert_func>
 8004ca0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004ca4:	6006      	str	r6, [r0, #0]
 8004ca6:	60c6      	str	r6, [r0, #12]
 8004ca8:	69e6      	ldr	r6, [r4, #28]
 8004caa:	68f3      	ldr	r3, [r6, #12]
 8004cac:	b183      	cbz	r3, 8004cd0 <_Balloc+0x50>
 8004cae:	69e3      	ldr	r3, [r4, #28]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004cb6:	b9b8      	cbnz	r0, 8004ce8 <_Balloc+0x68>
 8004cb8:	2101      	movs	r1, #1
 8004cba:	fa01 f605 	lsl.w	r6, r1, r5
 8004cbe:	1d72      	adds	r2, r6, #5
 8004cc0:	0092      	lsls	r2, r2, #2
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f000 fe40 	bl	8005948 <_calloc_r>
 8004cc8:	b160      	cbz	r0, 8004ce4 <_Balloc+0x64>
 8004cca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004cce:	e00e      	b.n	8004cee <_Balloc+0x6e>
 8004cd0:	2221      	movs	r2, #33	@ 0x21
 8004cd2:	2104      	movs	r1, #4
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	f000 fe37 	bl	8005948 <_calloc_r>
 8004cda:	69e3      	ldr	r3, [r4, #28]
 8004cdc:	60f0      	str	r0, [r6, #12]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e4      	bne.n	8004cae <_Balloc+0x2e>
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	bd70      	pop	{r4, r5, r6, pc}
 8004ce8:	6802      	ldr	r2, [r0, #0]
 8004cea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004cf4:	e7f7      	b.n	8004ce6 <_Balloc+0x66>
 8004cf6:	bf00      	nop
 8004cf8:	08005bd9 	.word	0x08005bd9
 8004cfc:	08005c59 	.word	0x08005c59

08004d00 <_Bfree>:
 8004d00:	b570      	push	{r4, r5, r6, lr}
 8004d02:	69c6      	ldr	r6, [r0, #28]
 8004d04:	4605      	mov	r5, r0
 8004d06:	460c      	mov	r4, r1
 8004d08:	b976      	cbnz	r6, 8004d28 <_Bfree+0x28>
 8004d0a:	2010      	movs	r0, #16
 8004d0c:	f7ff ff02 	bl	8004b14 <malloc>
 8004d10:	4602      	mov	r2, r0
 8004d12:	61e8      	str	r0, [r5, #28]
 8004d14:	b920      	cbnz	r0, 8004d20 <_Bfree+0x20>
 8004d16:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <_Bfree+0x3c>)
 8004d18:	4809      	ldr	r0, [pc, #36]	@ (8004d40 <_Bfree+0x40>)
 8004d1a:	218f      	movs	r1, #143	@ 0x8f
 8004d1c:	f000 fdf6 	bl	800590c <__assert_func>
 8004d20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d24:	6006      	str	r6, [r0, #0]
 8004d26:	60c6      	str	r6, [r0, #12]
 8004d28:	b13c      	cbz	r4, 8004d3a <_Bfree+0x3a>
 8004d2a:	69eb      	ldr	r3, [r5, #28]
 8004d2c:	6862      	ldr	r2, [r4, #4]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004d34:	6021      	str	r1, [r4, #0]
 8004d36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004d3a:	bd70      	pop	{r4, r5, r6, pc}
 8004d3c:	08005bd9 	.word	0x08005bd9
 8004d40:	08005c59 	.word	0x08005c59

08004d44 <__multadd>:
 8004d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d48:	690d      	ldr	r5, [r1, #16]
 8004d4a:	4607      	mov	r7, r0
 8004d4c:	460c      	mov	r4, r1
 8004d4e:	461e      	mov	r6, r3
 8004d50:	f101 0c14 	add.w	ip, r1, #20
 8004d54:	2000      	movs	r0, #0
 8004d56:	f8dc 3000 	ldr.w	r3, [ip]
 8004d5a:	b299      	uxth	r1, r3
 8004d5c:	fb02 6101 	mla	r1, r2, r1, r6
 8004d60:	0c1e      	lsrs	r6, r3, #16
 8004d62:	0c0b      	lsrs	r3, r1, #16
 8004d64:	fb02 3306 	mla	r3, r2, r6, r3
 8004d68:	b289      	uxth	r1, r1
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004d70:	4285      	cmp	r5, r0
 8004d72:	f84c 1b04 	str.w	r1, [ip], #4
 8004d76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004d7a:	dcec      	bgt.n	8004d56 <__multadd+0x12>
 8004d7c:	b30e      	cbz	r6, 8004dc2 <__multadd+0x7e>
 8004d7e:	68a3      	ldr	r3, [r4, #8]
 8004d80:	42ab      	cmp	r3, r5
 8004d82:	dc19      	bgt.n	8004db8 <__multadd+0x74>
 8004d84:	6861      	ldr	r1, [r4, #4]
 8004d86:	4638      	mov	r0, r7
 8004d88:	3101      	adds	r1, #1
 8004d8a:	f7ff ff79 	bl	8004c80 <_Balloc>
 8004d8e:	4680      	mov	r8, r0
 8004d90:	b928      	cbnz	r0, 8004d9e <__multadd+0x5a>
 8004d92:	4602      	mov	r2, r0
 8004d94:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc8 <__multadd+0x84>)
 8004d96:	480d      	ldr	r0, [pc, #52]	@ (8004dcc <__multadd+0x88>)
 8004d98:	21ba      	movs	r1, #186	@ 0xba
 8004d9a:	f000 fdb7 	bl	800590c <__assert_func>
 8004d9e:	6922      	ldr	r2, [r4, #16]
 8004da0:	3202      	adds	r2, #2
 8004da2:	f104 010c 	add.w	r1, r4, #12
 8004da6:	0092      	lsls	r2, r2, #2
 8004da8:	300c      	adds	r0, #12
 8004daa:	f000 fda1 	bl	80058f0 <memcpy>
 8004dae:	4621      	mov	r1, r4
 8004db0:	4638      	mov	r0, r7
 8004db2:	f7ff ffa5 	bl	8004d00 <_Bfree>
 8004db6:	4644      	mov	r4, r8
 8004db8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004dbc:	3501      	adds	r5, #1
 8004dbe:	615e      	str	r6, [r3, #20]
 8004dc0:	6125      	str	r5, [r4, #16]
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc8:	08005c48 	.word	0x08005c48
 8004dcc:	08005c59 	.word	0x08005c59

08004dd0 <__hi0bits>:
 8004dd0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	bf36      	itet	cc
 8004dd8:	0403      	lslcc	r3, r0, #16
 8004dda:	2000      	movcs	r0, #0
 8004ddc:	2010      	movcc	r0, #16
 8004dde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004de2:	bf3c      	itt	cc
 8004de4:	021b      	lslcc	r3, r3, #8
 8004de6:	3008      	addcc	r0, #8
 8004de8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dec:	bf3c      	itt	cc
 8004dee:	011b      	lslcc	r3, r3, #4
 8004df0:	3004      	addcc	r0, #4
 8004df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df6:	bf3c      	itt	cc
 8004df8:	009b      	lslcc	r3, r3, #2
 8004dfa:	3002      	addcc	r0, #2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	db05      	blt.n	8004e0c <__hi0bits+0x3c>
 8004e00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004e04:	f100 0001 	add.w	r0, r0, #1
 8004e08:	bf08      	it	eq
 8004e0a:	2020      	moveq	r0, #32
 8004e0c:	4770      	bx	lr

08004e0e <__lo0bits>:
 8004e0e:	6803      	ldr	r3, [r0, #0]
 8004e10:	4602      	mov	r2, r0
 8004e12:	f013 0007 	ands.w	r0, r3, #7
 8004e16:	d00b      	beq.n	8004e30 <__lo0bits+0x22>
 8004e18:	07d9      	lsls	r1, r3, #31
 8004e1a:	d421      	bmi.n	8004e60 <__lo0bits+0x52>
 8004e1c:	0798      	lsls	r0, r3, #30
 8004e1e:	bf49      	itett	mi
 8004e20:	085b      	lsrmi	r3, r3, #1
 8004e22:	089b      	lsrpl	r3, r3, #2
 8004e24:	2001      	movmi	r0, #1
 8004e26:	6013      	strmi	r3, [r2, #0]
 8004e28:	bf5c      	itt	pl
 8004e2a:	6013      	strpl	r3, [r2, #0]
 8004e2c:	2002      	movpl	r0, #2
 8004e2e:	4770      	bx	lr
 8004e30:	b299      	uxth	r1, r3
 8004e32:	b909      	cbnz	r1, 8004e38 <__lo0bits+0x2a>
 8004e34:	0c1b      	lsrs	r3, r3, #16
 8004e36:	2010      	movs	r0, #16
 8004e38:	b2d9      	uxtb	r1, r3
 8004e3a:	b909      	cbnz	r1, 8004e40 <__lo0bits+0x32>
 8004e3c:	3008      	adds	r0, #8
 8004e3e:	0a1b      	lsrs	r3, r3, #8
 8004e40:	0719      	lsls	r1, r3, #28
 8004e42:	bf04      	itt	eq
 8004e44:	091b      	lsreq	r3, r3, #4
 8004e46:	3004      	addeq	r0, #4
 8004e48:	0799      	lsls	r1, r3, #30
 8004e4a:	bf04      	itt	eq
 8004e4c:	089b      	lsreq	r3, r3, #2
 8004e4e:	3002      	addeq	r0, #2
 8004e50:	07d9      	lsls	r1, r3, #31
 8004e52:	d403      	bmi.n	8004e5c <__lo0bits+0x4e>
 8004e54:	085b      	lsrs	r3, r3, #1
 8004e56:	f100 0001 	add.w	r0, r0, #1
 8004e5a:	d003      	beq.n	8004e64 <__lo0bits+0x56>
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	4770      	bx	lr
 8004e60:	2000      	movs	r0, #0
 8004e62:	4770      	bx	lr
 8004e64:	2020      	movs	r0, #32
 8004e66:	4770      	bx	lr

08004e68 <__i2b>:
 8004e68:	b510      	push	{r4, lr}
 8004e6a:	460c      	mov	r4, r1
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	f7ff ff07 	bl	8004c80 <_Balloc>
 8004e72:	4602      	mov	r2, r0
 8004e74:	b928      	cbnz	r0, 8004e82 <__i2b+0x1a>
 8004e76:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <__i2b+0x24>)
 8004e78:	4805      	ldr	r0, [pc, #20]	@ (8004e90 <__i2b+0x28>)
 8004e7a:	f240 1145 	movw	r1, #325	@ 0x145
 8004e7e:	f000 fd45 	bl	800590c <__assert_func>
 8004e82:	2301      	movs	r3, #1
 8004e84:	6144      	str	r4, [r0, #20]
 8004e86:	6103      	str	r3, [r0, #16]
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	bf00      	nop
 8004e8c:	08005c48 	.word	0x08005c48
 8004e90:	08005c59 	.word	0x08005c59

08004e94 <__multiply>:
 8004e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e98:	4614      	mov	r4, r2
 8004e9a:	690a      	ldr	r2, [r1, #16]
 8004e9c:	6923      	ldr	r3, [r4, #16]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	bfa8      	it	ge
 8004ea2:	4623      	movge	r3, r4
 8004ea4:	460f      	mov	r7, r1
 8004ea6:	bfa4      	itt	ge
 8004ea8:	460c      	movge	r4, r1
 8004eaa:	461f      	movge	r7, r3
 8004eac:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004eb0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004eb4:	68a3      	ldr	r3, [r4, #8]
 8004eb6:	6861      	ldr	r1, [r4, #4]
 8004eb8:	eb0a 0609 	add.w	r6, sl, r9
 8004ebc:	42b3      	cmp	r3, r6
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	bfb8      	it	lt
 8004ec2:	3101      	addlt	r1, #1
 8004ec4:	f7ff fedc 	bl	8004c80 <_Balloc>
 8004ec8:	b930      	cbnz	r0, 8004ed8 <__multiply+0x44>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	4b44      	ldr	r3, [pc, #272]	@ (8004fe0 <__multiply+0x14c>)
 8004ece:	4845      	ldr	r0, [pc, #276]	@ (8004fe4 <__multiply+0x150>)
 8004ed0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004ed4:	f000 fd1a 	bl	800590c <__assert_func>
 8004ed8:	f100 0514 	add.w	r5, r0, #20
 8004edc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004ee0:	462b      	mov	r3, r5
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	4543      	cmp	r3, r8
 8004ee6:	d321      	bcc.n	8004f2c <__multiply+0x98>
 8004ee8:	f107 0114 	add.w	r1, r7, #20
 8004eec:	f104 0214 	add.w	r2, r4, #20
 8004ef0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004ef4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004ef8:	9302      	str	r3, [sp, #8]
 8004efa:	1b13      	subs	r3, r2, r4
 8004efc:	3b15      	subs	r3, #21
 8004efe:	f023 0303 	bic.w	r3, r3, #3
 8004f02:	3304      	adds	r3, #4
 8004f04:	f104 0715 	add.w	r7, r4, #21
 8004f08:	42ba      	cmp	r2, r7
 8004f0a:	bf38      	it	cc
 8004f0c:	2304      	movcc	r3, #4
 8004f0e:	9301      	str	r3, [sp, #4]
 8004f10:	9b02      	ldr	r3, [sp, #8]
 8004f12:	9103      	str	r1, [sp, #12]
 8004f14:	428b      	cmp	r3, r1
 8004f16:	d80c      	bhi.n	8004f32 <__multiply+0x9e>
 8004f18:	2e00      	cmp	r6, #0
 8004f1a:	dd03      	ble.n	8004f24 <__multiply+0x90>
 8004f1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d05b      	beq.n	8004fdc <__multiply+0x148>
 8004f24:	6106      	str	r6, [r0, #16]
 8004f26:	b005      	add	sp, #20
 8004f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f2c:	f843 2b04 	str.w	r2, [r3], #4
 8004f30:	e7d8      	b.n	8004ee4 <__multiply+0x50>
 8004f32:	f8b1 a000 	ldrh.w	sl, [r1]
 8004f36:	f1ba 0f00 	cmp.w	sl, #0
 8004f3a:	d024      	beq.n	8004f86 <__multiply+0xf2>
 8004f3c:	f104 0e14 	add.w	lr, r4, #20
 8004f40:	46a9      	mov	r9, r5
 8004f42:	f04f 0c00 	mov.w	ip, #0
 8004f46:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004f4a:	f8d9 3000 	ldr.w	r3, [r9]
 8004f4e:	fa1f fb87 	uxth.w	fp, r7
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	fb0a 330b 	mla	r3, sl, fp, r3
 8004f58:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004f5c:	f8d9 7000 	ldr.w	r7, [r9]
 8004f60:	4463      	add	r3, ip
 8004f62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004f66:	fb0a c70b 	mla	r7, sl, fp, ip
 8004f6a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004f74:	4572      	cmp	r2, lr
 8004f76:	f849 3b04 	str.w	r3, [r9], #4
 8004f7a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004f7e:	d8e2      	bhi.n	8004f46 <__multiply+0xb2>
 8004f80:	9b01      	ldr	r3, [sp, #4]
 8004f82:	f845 c003 	str.w	ip, [r5, r3]
 8004f86:	9b03      	ldr	r3, [sp, #12]
 8004f88:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004f8c:	3104      	adds	r1, #4
 8004f8e:	f1b9 0f00 	cmp.w	r9, #0
 8004f92:	d021      	beq.n	8004fd8 <__multiply+0x144>
 8004f94:	682b      	ldr	r3, [r5, #0]
 8004f96:	f104 0c14 	add.w	ip, r4, #20
 8004f9a:	46ae      	mov	lr, r5
 8004f9c:	f04f 0a00 	mov.w	sl, #0
 8004fa0:	f8bc b000 	ldrh.w	fp, [ip]
 8004fa4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004fa8:	fb09 770b 	mla	r7, r9, fp, r7
 8004fac:	4457      	add	r7, sl
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004fb4:	f84e 3b04 	str.w	r3, [lr], #4
 8004fb8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004fbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fc0:	f8be 3000 	ldrh.w	r3, [lr]
 8004fc4:	fb09 330a 	mla	r3, r9, sl, r3
 8004fc8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004fcc:	4562      	cmp	r2, ip
 8004fce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fd2:	d8e5      	bhi.n	8004fa0 <__multiply+0x10c>
 8004fd4:	9f01      	ldr	r7, [sp, #4]
 8004fd6:	51eb      	str	r3, [r5, r7]
 8004fd8:	3504      	adds	r5, #4
 8004fda:	e799      	b.n	8004f10 <__multiply+0x7c>
 8004fdc:	3e01      	subs	r6, #1
 8004fde:	e79b      	b.n	8004f18 <__multiply+0x84>
 8004fe0:	08005c48 	.word	0x08005c48
 8004fe4:	08005c59 	.word	0x08005c59

08004fe8 <__pow5mult>:
 8004fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fec:	4615      	mov	r5, r2
 8004fee:	f012 0203 	ands.w	r2, r2, #3
 8004ff2:	4607      	mov	r7, r0
 8004ff4:	460e      	mov	r6, r1
 8004ff6:	d007      	beq.n	8005008 <__pow5mult+0x20>
 8004ff8:	4c25      	ldr	r4, [pc, #148]	@ (8005090 <__pow5mult+0xa8>)
 8004ffa:	3a01      	subs	r2, #1
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005002:	f7ff fe9f 	bl	8004d44 <__multadd>
 8005006:	4606      	mov	r6, r0
 8005008:	10ad      	asrs	r5, r5, #2
 800500a:	d03d      	beq.n	8005088 <__pow5mult+0xa0>
 800500c:	69fc      	ldr	r4, [r7, #28]
 800500e:	b97c      	cbnz	r4, 8005030 <__pow5mult+0x48>
 8005010:	2010      	movs	r0, #16
 8005012:	f7ff fd7f 	bl	8004b14 <malloc>
 8005016:	4602      	mov	r2, r0
 8005018:	61f8      	str	r0, [r7, #28]
 800501a:	b928      	cbnz	r0, 8005028 <__pow5mult+0x40>
 800501c:	4b1d      	ldr	r3, [pc, #116]	@ (8005094 <__pow5mult+0xac>)
 800501e:	481e      	ldr	r0, [pc, #120]	@ (8005098 <__pow5mult+0xb0>)
 8005020:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005024:	f000 fc72 	bl	800590c <__assert_func>
 8005028:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800502c:	6004      	str	r4, [r0, #0]
 800502e:	60c4      	str	r4, [r0, #12]
 8005030:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005034:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005038:	b94c      	cbnz	r4, 800504e <__pow5mult+0x66>
 800503a:	f240 2171 	movw	r1, #625	@ 0x271
 800503e:	4638      	mov	r0, r7
 8005040:	f7ff ff12 	bl	8004e68 <__i2b>
 8005044:	2300      	movs	r3, #0
 8005046:	f8c8 0008 	str.w	r0, [r8, #8]
 800504a:	4604      	mov	r4, r0
 800504c:	6003      	str	r3, [r0, #0]
 800504e:	f04f 0900 	mov.w	r9, #0
 8005052:	07eb      	lsls	r3, r5, #31
 8005054:	d50a      	bpl.n	800506c <__pow5mult+0x84>
 8005056:	4631      	mov	r1, r6
 8005058:	4622      	mov	r2, r4
 800505a:	4638      	mov	r0, r7
 800505c:	f7ff ff1a 	bl	8004e94 <__multiply>
 8005060:	4631      	mov	r1, r6
 8005062:	4680      	mov	r8, r0
 8005064:	4638      	mov	r0, r7
 8005066:	f7ff fe4b 	bl	8004d00 <_Bfree>
 800506a:	4646      	mov	r6, r8
 800506c:	106d      	asrs	r5, r5, #1
 800506e:	d00b      	beq.n	8005088 <__pow5mult+0xa0>
 8005070:	6820      	ldr	r0, [r4, #0]
 8005072:	b938      	cbnz	r0, 8005084 <__pow5mult+0x9c>
 8005074:	4622      	mov	r2, r4
 8005076:	4621      	mov	r1, r4
 8005078:	4638      	mov	r0, r7
 800507a:	f7ff ff0b 	bl	8004e94 <__multiply>
 800507e:	6020      	str	r0, [r4, #0]
 8005080:	f8c0 9000 	str.w	r9, [r0]
 8005084:	4604      	mov	r4, r0
 8005086:	e7e4      	b.n	8005052 <__pow5mult+0x6a>
 8005088:	4630      	mov	r0, r6
 800508a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800508e:	bf00      	nop
 8005090:	08005cb4 	.word	0x08005cb4
 8005094:	08005bd9 	.word	0x08005bd9
 8005098:	08005c59 	.word	0x08005c59

0800509c <__lshift>:
 800509c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a0:	460c      	mov	r4, r1
 80050a2:	6849      	ldr	r1, [r1, #4]
 80050a4:	6923      	ldr	r3, [r4, #16]
 80050a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80050aa:	68a3      	ldr	r3, [r4, #8]
 80050ac:	4607      	mov	r7, r0
 80050ae:	4691      	mov	r9, r2
 80050b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80050b4:	f108 0601 	add.w	r6, r8, #1
 80050b8:	42b3      	cmp	r3, r6
 80050ba:	db0b      	blt.n	80050d4 <__lshift+0x38>
 80050bc:	4638      	mov	r0, r7
 80050be:	f7ff fddf 	bl	8004c80 <_Balloc>
 80050c2:	4605      	mov	r5, r0
 80050c4:	b948      	cbnz	r0, 80050da <__lshift+0x3e>
 80050c6:	4602      	mov	r2, r0
 80050c8:	4b28      	ldr	r3, [pc, #160]	@ (800516c <__lshift+0xd0>)
 80050ca:	4829      	ldr	r0, [pc, #164]	@ (8005170 <__lshift+0xd4>)
 80050cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80050d0:	f000 fc1c 	bl	800590c <__assert_func>
 80050d4:	3101      	adds	r1, #1
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	e7ee      	b.n	80050b8 <__lshift+0x1c>
 80050da:	2300      	movs	r3, #0
 80050dc:	f100 0114 	add.w	r1, r0, #20
 80050e0:	f100 0210 	add.w	r2, r0, #16
 80050e4:	4618      	mov	r0, r3
 80050e6:	4553      	cmp	r3, sl
 80050e8:	db33      	blt.n	8005152 <__lshift+0xb6>
 80050ea:	6920      	ldr	r0, [r4, #16]
 80050ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80050f0:	f104 0314 	add.w	r3, r4, #20
 80050f4:	f019 091f 	ands.w	r9, r9, #31
 80050f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80050fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005100:	d02b      	beq.n	800515a <__lshift+0xbe>
 8005102:	f1c9 0e20 	rsb	lr, r9, #32
 8005106:	468a      	mov	sl, r1
 8005108:	2200      	movs	r2, #0
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	fa00 f009 	lsl.w	r0, r0, r9
 8005110:	4310      	orrs	r0, r2
 8005112:	f84a 0b04 	str.w	r0, [sl], #4
 8005116:	f853 2b04 	ldr.w	r2, [r3], #4
 800511a:	459c      	cmp	ip, r3
 800511c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005120:	d8f3      	bhi.n	800510a <__lshift+0x6e>
 8005122:	ebac 0304 	sub.w	r3, ip, r4
 8005126:	3b15      	subs	r3, #21
 8005128:	f023 0303 	bic.w	r3, r3, #3
 800512c:	3304      	adds	r3, #4
 800512e:	f104 0015 	add.w	r0, r4, #21
 8005132:	4584      	cmp	ip, r0
 8005134:	bf38      	it	cc
 8005136:	2304      	movcc	r3, #4
 8005138:	50ca      	str	r2, [r1, r3]
 800513a:	b10a      	cbz	r2, 8005140 <__lshift+0xa4>
 800513c:	f108 0602 	add.w	r6, r8, #2
 8005140:	3e01      	subs	r6, #1
 8005142:	4638      	mov	r0, r7
 8005144:	612e      	str	r6, [r5, #16]
 8005146:	4621      	mov	r1, r4
 8005148:	f7ff fdda 	bl	8004d00 <_Bfree>
 800514c:	4628      	mov	r0, r5
 800514e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005152:	f842 0f04 	str.w	r0, [r2, #4]!
 8005156:	3301      	adds	r3, #1
 8005158:	e7c5      	b.n	80050e6 <__lshift+0x4a>
 800515a:	3904      	subs	r1, #4
 800515c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005160:	f841 2f04 	str.w	r2, [r1, #4]!
 8005164:	459c      	cmp	ip, r3
 8005166:	d8f9      	bhi.n	800515c <__lshift+0xc0>
 8005168:	e7ea      	b.n	8005140 <__lshift+0xa4>
 800516a:	bf00      	nop
 800516c:	08005c48 	.word	0x08005c48
 8005170:	08005c59 	.word	0x08005c59

08005174 <__mcmp>:
 8005174:	690a      	ldr	r2, [r1, #16]
 8005176:	4603      	mov	r3, r0
 8005178:	6900      	ldr	r0, [r0, #16]
 800517a:	1a80      	subs	r0, r0, r2
 800517c:	b530      	push	{r4, r5, lr}
 800517e:	d10e      	bne.n	800519e <__mcmp+0x2a>
 8005180:	3314      	adds	r3, #20
 8005182:	3114      	adds	r1, #20
 8005184:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005188:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800518c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005190:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005194:	4295      	cmp	r5, r2
 8005196:	d003      	beq.n	80051a0 <__mcmp+0x2c>
 8005198:	d205      	bcs.n	80051a6 <__mcmp+0x32>
 800519a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800519e:	bd30      	pop	{r4, r5, pc}
 80051a0:	42a3      	cmp	r3, r4
 80051a2:	d3f3      	bcc.n	800518c <__mcmp+0x18>
 80051a4:	e7fb      	b.n	800519e <__mcmp+0x2a>
 80051a6:	2001      	movs	r0, #1
 80051a8:	e7f9      	b.n	800519e <__mcmp+0x2a>
	...

080051ac <__mdiff>:
 80051ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b0:	4689      	mov	r9, r1
 80051b2:	4606      	mov	r6, r0
 80051b4:	4611      	mov	r1, r2
 80051b6:	4648      	mov	r0, r9
 80051b8:	4614      	mov	r4, r2
 80051ba:	f7ff ffdb 	bl	8005174 <__mcmp>
 80051be:	1e05      	subs	r5, r0, #0
 80051c0:	d112      	bne.n	80051e8 <__mdiff+0x3c>
 80051c2:	4629      	mov	r1, r5
 80051c4:	4630      	mov	r0, r6
 80051c6:	f7ff fd5b 	bl	8004c80 <_Balloc>
 80051ca:	4602      	mov	r2, r0
 80051cc:	b928      	cbnz	r0, 80051da <__mdiff+0x2e>
 80051ce:	4b3f      	ldr	r3, [pc, #252]	@ (80052cc <__mdiff+0x120>)
 80051d0:	f240 2137 	movw	r1, #567	@ 0x237
 80051d4:	483e      	ldr	r0, [pc, #248]	@ (80052d0 <__mdiff+0x124>)
 80051d6:	f000 fb99 	bl	800590c <__assert_func>
 80051da:	2301      	movs	r3, #1
 80051dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80051e0:	4610      	mov	r0, r2
 80051e2:	b003      	add	sp, #12
 80051e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e8:	bfbc      	itt	lt
 80051ea:	464b      	movlt	r3, r9
 80051ec:	46a1      	movlt	r9, r4
 80051ee:	4630      	mov	r0, r6
 80051f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80051f4:	bfba      	itte	lt
 80051f6:	461c      	movlt	r4, r3
 80051f8:	2501      	movlt	r5, #1
 80051fa:	2500      	movge	r5, #0
 80051fc:	f7ff fd40 	bl	8004c80 <_Balloc>
 8005200:	4602      	mov	r2, r0
 8005202:	b918      	cbnz	r0, 800520c <__mdiff+0x60>
 8005204:	4b31      	ldr	r3, [pc, #196]	@ (80052cc <__mdiff+0x120>)
 8005206:	f240 2145 	movw	r1, #581	@ 0x245
 800520a:	e7e3      	b.n	80051d4 <__mdiff+0x28>
 800520c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005210:	6926      	ldr	r6, [r4, #16]
 8005212:	60c5      	str	r5, [r0, #12]
 8005214:	f109 0310 	add.w	r3, r9, #16
 8005218:	f109 0514 	add.w	r5, r9, #20
 800521c:	f104 0e14 	add.w	lr, r4, #20
 8005220:	f100 0b14 	add.w	fp, r0, #20
 8005224:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005228:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800522c:	9301      	str	r3, [sp, #4]
 800522e:	46d9      	mov	r9, fp
 8005230:	f04f 0c00 	mov.w	ip, #0
 8005234:	9b01      	ldr	r3, [sp, #4]
 8005236:	f85e 0b04 	ldr.w	r0, [lr], #4
 800523a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800523e:	9301      	str	r3, [sp, #4]
 8005240:	fa1f f38a 	uxth.w	r3, sl
 8005244:	4619      	mov	r1, r3
 8005246:	b283      	uxth	r3, r0
 8005248:	1acb      	subs	r3, r1, r3
 800524a:	0c00      	lsrs	r0, r0, #16
 800524c:	4463      	add	r3, ip
 800524e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005252:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005256:	b29b      	uxth	r3, r3
 8005258:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800525c:	4576      	cmp	r6, lr
 800525e:	f849 3b04 	str.w	r3, [r9], #4
 8005262:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005266:	d8e5      	bhi.n	8005234 <__mdiff+0x88>
 8005268:	1b33      	subs	r3, r6, r4
 800526a:	3b15      	subs	r3, #21
 800526c:	f023 0303 	bic.w	r3, r3, #3
 8005270:	3415      	adds	r4, #21
 8005272:	3304      	adds	r3, #4
 8005274:	42a6      	cmp	r6, r4
 8005276:	bf38      	it	cc
 8005278:	2304      	movcc	r3, #4
 800527a:	441d      	add	r5, r3
 800527c:	445b      	add	r3, fp
 800527e:	461e      	mov	r6, r3
 8005280:	462c      	mov	r4, r5
 8005282:	4544      	cmp	r4, r8
 8005284:	d30e      	bcc.n	80052a4 <__mdiff+0xf8>
 8005286:	f108 0103 	add.w	r1, r8, #3
 800528a:	1b49      	subs	r1, r1, r5
 800528c:	f021 0103 	bic.w	r1, r1, #3
 8005290:	3d03      	subs	r5, #3
 8005292:	45a8      	cmp	r8, r5
 8005294:	bf38      	it	cc
 8005296:	2100      	movcc	r1, #0
 8005298:	440b      	add	r3, r1
 800529a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800529e:	b191      	cbz	r1, 80052c6 <__mdiff+0x11a>
 80052a0:	6117      	str	r7, [r2, #16]
 80052a2:	e79d      	b.n	80051e0 <__mdiff+0x34>
 80052a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80052a8:	46e6      	mov	lr, ip
 80052aa:	0c08      	lsrs	r0, r1, #16
 80052ac:	fa1c fc81 	uxtah	ip, ip, r1
 80052b0:	4471      	add	r1, lr
 80052b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80052b6:	b289      	uxth	r1, r1
 80052b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80052bc:	f846 1b04 	str.w	r1, [r6], #4
 80052c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80052c4:	e7dd      	b.n	8005282 <__mdiff+0xd6>
 80052c6:	3f01      	subs	r7, #1
 80052c8:	e7e7      	b.n	800529a <__mdiff+0xee>
 80052ca:	bf00      	nop
 80052cc:	08005c48 	.word	0x08005c48
 80052d0:	08005c59 	.word	0x08005c59

080052d4 <__d2b>:
 80052d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80052d8:	460f      	mov	r7, r1
 80052da:	2101      	movs	r1, #1
 80052dc:	ec59 8b10 	vmov	r8, r9, d0
 80052e0:	4616      	mov	r6, r2
 80052e2:	f7ff fccd 	bl	8004c80 <_Balloc>
 80052e6:	4604      	mov	r4, r0
 80052e8:	b930      	cbnz	r0, 80052f8 <__d2b+0x24>
 80052ea:	4602      	mov	r2, r0
 80052ec:	4b23      	ldr	r3, [pc, #140]	@ (800537c <__d2b+0xa8>)
 80052ee:	4824      	ldr	r0, [pc, #144]	@ (8005380 <__d2b+0xac>)
 80052f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80052f4:	f000 fb0a 	bl	800590c <__assert_func>
 80052f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80052fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005300:	b10d      	cbz	r5, 8005306 <__d2b+0x32>
 8005302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	f1b8 0300 	subs.w	r3, r8, #0
 800530c:	d023      	beq.n	8005356 <__d2b+0x82>
 800530e:	4668      	mov	r0, sp
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	f7ff fd7c 	bl	8004e0e <__lo0bits>
 8005316:	e9dd 1200 	ldrd	r1, r2, [sp]
 800531a:	b1d0      	cbz	r0, 8005352 <__d2b+0x7e>
 800531c:	f1c0 0320 	rsb	r3, r0, #32
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	430b      	orrs	r3, r1
 8005326:	40c2      	lsrs	r2, r0
 8005328:	6163      	str	r3, [r4, #20]
 800532a:	9201      	str	r2, [sp, #4]
 800532c:	9b01      	ldr	r3, [sp, #4]
 800532e:	61a3      	str	r3, [r4, #24]
 8005330:	2b00      	cmp	r3, #0
 8005332:	bf0c      	ite	eq
 8005334:	2201      	moveq	r2, #1
 8005336:	2202      	movne	r2, #2
 8005338:	6122      	str	r2, [r4, #16]
 800533a:	b1a5      	cbz	r5, 8005366 <__d2b+0x92>
 800533c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005340:	4405      	add	r5, r0
 8005342:	603d      	str	r5, [r7, #0]
 8005344:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005348:	6030      	str	r0, [r6, #0]
 800534a:	4620      	mov	r0, r4
 800534c:	b003      	add	sp, #12
 800534e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005352:	6161      	str	r1, [r4, #20]
 8005354:	e7ea      	b.n	800532c <__d2b+0x58>
 8005356:	a801      	add	r0, sp, #4
 8005358:	f7ff fd59 	bl	8004e0e <__lo0bits>
 800535c:	9b01      	ldr	r3, [sp, #4]
 800535e:	6163      	str	r3, [r4, #20]
 8005360:	3020      	adds	r0, #32
 8005362:	2201      	movs	r2, #1
 8005364:	e7e8      	b.n	8005338 <__d2b+0x64>
 8005366:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800536a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800536e:	6038      	str	r0, [r7, #0]
 8005370:	6918      	ldr	r0, [r3, #16]
 8005372:	f7ff fd2d 	bl	8004dd0 <__hi0bits>
 8005376:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800537a:	e7e5      	b.n	8005348 <__d2b+0x74>
 800537c:	08005c48 	.word	0x08005c48
 8005380:	08005c59 	.word	0x08005c59

08005384 <__sfputc_r>:
 8005384:	6893      	ldr	r3, [r2, #8]
 8005386:	3b01      	subs	r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	b410      	push	{r4}
 800538c:	6093      	str	r3, [r2, #8]
 800538e:	da08      	bge.n	80053a2 <__sfputc_r+0x1e>
 8005390:	6994      	ldr	r4, [r2, #24]
 8005392:	42a3      	cmp	r3, r4
 8005394:	db01      	blt.n	800539a <__sfputc_r+0x16>
 8005396:	290a      	cmp	r1, #10
 8005398:	d103      	bne.n	80053a2 <__sfputc_r+0x1e>
 800539a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800539e:	f7fe bc0c 	b.w	8003bba <__swbuf_r>
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	1c58      	adds	r0, r3, #1
 80053a6:	6010      	str	r0, [r2, #0]
 80053a8:	7019      	strb	r1, [r3, #0]
 80053aa:	4608      	mov	r0, r1
 80053ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <__sfputs_r>:
 80053b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053b4:	4606      	mov	r6, r0
 80053b6:	460f      	mov	r7, r1
 80053b8:	4614      	mov	r4, r2
 80053ba:	18d5      	adds	r5, r2, r3
 80053bc:	42ac      	cmp	r4, r5
 80053be:	d101      	bne.n	80053c4 <__sfputs_r+0x12>
 80053c0:	2000      	movs	r0, #0
 80053c2:	e007      	b.n	80053d4 <__sfputs_r+0x22>
 80053c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c8:	463a      	mov	r2, r7
 80053ca:	4630      	mov	r0, r6
 80053cc:	f7ff ffda 	bl	8005384 <__sfputc_r>
 80053d0:	1c43      	adds	r3, r0, #1
 80053d2:	d1f3      	bne.n	80053bc <__sfputs_r+0xa>
 80053d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053d8 <_vfiprintf_r>:
 80053d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053dc:	460d      	mov	r5, r1
 80053de:	b09d      	sub	sp, #116	@ 0x74
 80053e0:	4614      	mov	r4, r2
 80053e2:	4698      	mov	r8, r3
 80053e4:	4606      	mov	r6, r0
 80053e6:	b118      	cbz	r0, 80053f0 <_vfiprintf_r+0x18>
 80053e8:	6a03      	ldr	r3, [r0, #32]
 80053ea:	b90b      	cbnz	r3, 80053f0 <_vfiprintf_r+0x18>
 80053ec:	f7fe faf4 	bl	80039d8 <__sinit>
 80053f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053f2:	07d9      	lsls	r1, r3, #31
 80053f4:	d405      	bmi.n	8005402 <_vfiprintf_r+0x2a>
 80053f6:	89ab      	ldrh	r3, [r5, #12]
 80053f8:	059a      	lsls	r2, r3, #22
 80053fa:	d402      	bmi.n	8005402 <_vfiprintf_r+0x2a>
 80053fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053fe:	f7fe fcee 	bl	8003dde <__retarget_lock_acquire_recursive>
 8005402:	89ab      	ldrh	r3, [r5, #12]
 8005404:	071b      	lsls	r3, r3, #28
 8005406:	d501      	bpl.n	800540c <_vfiprintf_r+0x34>
 8005408:	692b      	ldr	r3, [r5, #16]
 800540a:	b99b      	cbnz	r3, 8005434 <_vfiprintf_r+0x5c>
 800540c:	4629      	mov	r1, r5
 800540e:	4630      	mov	r0, r6
 8005410:	f7fe fc12 	bl	8003c38 <__swsetup_r>
 8005414:	b170      	cbz	r0, 8005434 <_vfiprintf_r+0x5c>
 8005416:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005418:	07dc      	lsls	r4, r3, #31
 800541a:	d504      	bpl.n	8005426 <_vfiprintf_r+0x4e>
 800541c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005420:	b01d      	add	sp, #116	@ 0x74
 8005422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005426:	89ab      	ldrh	r3, [r5, #12]
 8005428:	0598      	lsls	r0, r3, #22
 800542a:	d4f7      	bmi.n	800541c <_vfiprintf_r+0x44>
 800542c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800542e:	f7fe fcd7 	bl	8003de0 <__retarget_lock_release_recursive>
 8005432:	e7f3      	b.n	800541c <_vfiprintf_r+0x44>
 8005434:	2300      	movs	r3, #0
 8005436:	9309      	str	r3, [sp, #36]	@ 0x24
 8005438:	2320      	movs	r3, #32
 800543a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800543e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005442:	2330      	movs	r3, #48	@ 0x30
 8005444:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80055f4 <_vfiprintf_r+0x21c>
 8005448:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800544c:	f04f 0901 	mov.w	r9, #1
 8005450:	4623      	mov	r3, r4
 8005452:	469a      	mov	sl, r3
 8005454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005458:	b10a      	cbz	r2, 800545e <_vfiprintf_r+0x86>
 800545a:	2a25      	cmp	r2, #37	@ 0x25
 800545c:	d1f9      	bne.n	8005452 <_vfiprintf_r+0x7a>
 800545e:	ebba 0b04 	subs.w	fp, sl, r4
 8005462:	d00b      	beq.n	800547c <_vfiprintf_r+0xa4>
 8005464:	465b      	mov	r3, fp
 8005466:	4622      	mov	r2, r4
 8005468:	4629      	mov	r1, r5
 800546a:	4630      	mov	r0, r6
 800546c:	f7ff ffa1 	bl	80053b2 <__sfputs_r>
 8005470:	3001      	adds	r0, #1
 8005472:	f000 80a7 	beq.w	80055c4 <_vfiprintf_r+0x1ec>
 8005476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005478:	445a      	add	r2, fp
 800547a:	9209      	str	r2, [sp, #36]	@ 0x24
 800547c:	f89a 3000 	ldrb.w	r3, [sl]
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 809f 	beq.w	80055c4 <_vfiprintf_r+0x1ec>
 8005486:	2300      	movs	r3, #0
 8005488:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800548c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005490:	f10a 0a01 	add.w	sl, sl, #1
 8005494:	9304      	str	r3, [sp, #16]
 8005496:	9307      	str	r3, [sp, #28]
 8005498:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800549c:	931a      	str	r3, [sp, #104]	@ 0x68
 800549e:	4654      	mov	r4, sl
 80054a0:	2205      	movs	r2, #5
 80054a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054a6:	4853      	ldr	r0, [pc, #332]	@ (80055f4 <_vfiprintf_r+0x21c>)
 80054a8:	f7fa fe92 	bl	80001d0 <memchr>
 80054ac:	9a04      	ldr	r2, [sp, #16]
 80054ae:	b9d8      	cbnz	r0, 80054e8 <_vfiprintf_r+0x110>
 80054b0:	06d1      	lsls	r1, r2, #27
 80054b2:	bf44      	itt	mi
 80054b4:	2320      	movmi	r3, #32
 80054b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054ba:	0713      	lsls	r3, r2, #28
 80054bc:	bf44      	itt	mi
 80054be:	232b      	movmi	r3, #43	@ 0x2b
 80054c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80054c4:	f89a 3000 	ldrb.w	r3, [sl]
 80054c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80054ca:	d015      	beq.n	80054f8 <_vfiprintf_r+0x120>
 80054cc:	9a07      	ldr	r2, [sp, #28]
 80054ce:	4654      	mov	r4, sl
 80054d0:	2000      	movs	r0, #0
 80054d2:	f04f 0c0a 	mov.w	ip, #10
 80054d6:	4621      	mov	r1, r4
 80054d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054dc:	3b30      	subs	r3, #48	@ 0x30
 80054de:	2b09      	cmp	r3, #9
 80054e0:	d94b      	bls.n	800557a <_vfiprintf_r+0x1a2>
 80054e2:	b1b0      	cbz	r0, 8005512 <_vfiprintf_r+0x13a>
 80054e4:	9207      	str	r2, [sp, #28]
 80054e6:	e014      	b.n	8005512 <_vfiprintf_r+0x13a>
 80054e8:	eba0 0308 	sub.w	r3, r0, r8
 80054ec:	fa09 f303 	lsl.w	r3, r9, r3
 80054f0:	4313      	orrs	r3, r2
 80054f2:	9304      	str	r3, [sp, #16]
 80054f4:	46a2      	mov	sl, r4
 80054f6:	e7d2      	b.n	800549e <_vfiprintf_r+0xc6>
 80054f8:	9b03      	ldr	r3, [sp, #12]
 80054fa:	1d19      	adds	r1, r3, #4
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	9103      	str	r1, [sp, #12]
 8005500:	2b00      	cmp	r3, #0
 8005502:	bfbb      	ittet	lt
 8005504:	425b      	neglt	r3, r3
 8005506:	f042 0202 	orrlt.w	r2, r2, #2
 800550a:	9307      	strge	r3, [sp, #28]
 800550c:	9307      	strlt	r3, [sp, #28]
 800550e:	bfb8      	it	lt
 8005510:	9204      	strlt	r2, [sp, #16]
 8005512:	7823      	ldrb	r3, [r4, #0]
 8005514:	2b2e      	cmp	r3, #46	@ 0x2e
 8005516:	d10a      	bne.n	800552e <_vfiprintf_r+0x156>
 8005518:	7863      	ldrb	r3, [r4, #1]
 800551a:	2b2a      	cmp	r3, #42	@ 0x2a
 800551c:	d132      	bne.n	8005584 <_vfiprintf_r+0x1ac>
 800551e:	9b03      	ldr	r3, [sp, #12]
 8005520:	1d1a      	adds	r2, r3, #4
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	9203      	str	r2, [sp, #12]
 8005526:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800552a:	3402      	adds	r4, #2
 800552c:	9305      	str	r3, [sp, #20]
 800552e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005604 <_vfiprintf_r+0x22c>
 8005532:	7821      	ldrb	r1, [r4, #0]
 8005534:	2203      	movs	r2, #3
 8005536:	4650      	mov	r0, sl
 8005538:	f7fa fe4a 	bl	80001d0 <memchr>
 800553c:	b138      	cbz	r0, 800554e <_vfiprintf_r+0x176>
 800553e:	9b04      	ldr	r3, [sp, #16]
 8005540:	eba0 000a 	sub.w	r0, r0, sl
 8005544:	2240      	movs	r2, #64	@ 0x40
 8005546:	4082      	lsls	r2, r0
 8005548:	4313      	orrs	r3, r2
 800554a:	3401      	adds	r4, #1
 800554c:	9304      	str	r3, [sp, #16]
 800554e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005552:	4829      	ldr	r0, [pc, #164]	@ (80055f8 <_vfiprintf_r+0x220>)
 8005554:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005558:	2206      	movs	r2, #6
 800555a:	f7fa fe39 	bl	80001d0 <memchr>
 800555e:	2800      	cmp	r0, #0
 8005560:	d03f      	beq.n	80055e2 <_vfiprintf_r+0x20a>
 8005562:	4b26      	ldr	r3, [pc, #152]	@ (80055fc <_vfiprintf_r+0x224>)
 8005564:	bb1b      	cbnz	r3, 80055ae <_vfiprintf_r+0x1d6>
 8005566:	9b03      	ldr	r3, [sp, #12]
 8005568:	3307      	adds	r3, #7
 800556a:	f023 0307 	bic.w	r3, r3, #7
 800556e:	3308      	adds	r3, #8
 8005570:	9303      	str	r3, [sp, #12]
 8005572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005574:	443b      	add	r3, r7
 8005576:	9309      	str	r3, [sp, #36]	@ 0x24
 8005578:	e76a      	b.n	8005450 <_vfiprintf_r+0x78>
 800557a:	fb0c 3202 	mla	r2, ip, r2, r3
 800557e:	460c      	mov	r4, r1
 8005580:	2001      	movs	r0, #1
 8005582:	e7a8      	b.n	80054d6 <_vfiprintf_r+0xfe>
 8005584:	2300      	movs	r3, #0
 8005586:	3401      	adds	r4, #1
 8005588:	9305      	str	r3, [sp, #20]
 800558a:	4619      	mov	r1, r3
 800558c:	f04f 0c0a 	mov.w	ip, #10
 8005590:	4620      	mov	r0, r4
 8005592:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005596:	3a30      	subs	r2, #48	@ 0x30
 8005598:	2a09      	cmp	r2, #9
 800559a:	d903      	bls.n	80055a4 <_vfiprintf_r+0x1cc>
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0c6      	beq.n	800552e <_vfiprintf_r+0x156>
 80055a0:	9105      	str	r1, [sp, #20]
 80055a2:	e7c4      	b.n	800552e <_vfiprintf_r+0x156>
 80055a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80055a8:	4604      	mov	r4, r0
 80055aa:	2301      	movs	r3, #1
 80055ac:	e7f0      	b.n	8005590 <_vfiprintf_r+0x1b8>
 80055ae:	ab03      	add	r3, sp, #12
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	462a      	mov	r2, r5
 80055b4:	4b12      	ldr	r3, [pc, #72]	@ (8005600 <_vfiprintf_r+0x228>)
 80055b6:	a904      	add	r1, sp, #16
 80055b8:	4630      	mov	r0, r6
 80055ba:	f7fd fdc9 	bl	8003150 <_printf_float>
 80055be:	4607      	mov	r7, r0
 80055c0:	1c78      	adds	r0, r7, #1
 80055c2:	d1d6      	bne.n	8005572 <_vfiprintf_r+0x19a>
 80055c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055c6:	07d9      	lsls	r1, r3, #31
 80055c8:	d405      	bmi.n	80055d6 <_vfiprintf_r+0x1fe>
 80055ca:	89ab      	ldrh	r3, [r5, #12]
 80055cc:	059a      	lsls	r2, r3, #22
 80055ce:	d402      	bmi.n	80055d6 <_vfiprintf_r+0x1fe>
 80055d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055d2:	f7fe fc05 	bl	8003de0 <__retarget_lock_release_recursive>
 80055d6:	89ab      	ldrh	r3, [r5, #12]
 80055d8:	065b      	lsls	r3, r3, #25
 80055da:	f53f af1f 	bmi.w	800541c <_vfiprintf_r+0x44>
 80055de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80055e0:	e71e      	b.n	8005420 <_vfiprintf_r+0x48>
 80055e2:	ab03      	add	r3, sp, #12
 80055e4:	9300      	str	r3, [sp, #0]
 80055e6:	462a      	mov	r2, r5
 80055e8:	4b05      	ldr	r3, [pc, #20]	@ (8005600 <_vfiprintf_r+0x228>)
 80055ea:	a904      	add	r1, sp, #16
 80055ec:	4630      	mov	r0, r6
 80055ee:	f7fe f847 	bl	8003680 <_printf_i>
 80055f2:	e7e4      	b.n	80055be <_vfiprintf_r+0x1e6>
 80055f4:	08005db0 	.word	0x08005db0
 80055f8:	08005dba 	.word	0x08005dba
 80055fc:	08003151 	.word	0x08003151
 8005600:	080053b3 	.word	0x080053b3
 8005604:	08005db6 	.word	0x08005db6

08005608 <__sflush_r>:
 8005608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800560c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005610:	0716      	lsls	r6, r2, #28
 8005612:	4605      	mov	r5, r0
 8005614:	460c      	mov	r4, r1
 8005616:	d454      	bmi.n	80056c2 <__sflush_r+0xba>
 8005618:	684b      	ldr	r3, [r1, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	dc02      	bgt.n	8005624 <__sflush_r+0x1c>
 800561e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005620:	2b00      	cmp	r3, #0
 8005622:	dd48      	ble.n	80056b6 <__sflush_r+0xae>
 8005624:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005626:	2e00      	cmp	r6, #0
 8005628:	d045      	beq.n	80056b6 <__sflush_r+0xae>
 800562a:	2300      	movs	r3, #0
 800562c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005630:	682f      	ldr	r7, [r5, #0]
 8005632:	6a21      	ldr	r1, [r4, #32]
 8005634:	602b      	str	r3, [r5, #0]
 8005636:	d030      	beq.n	800569a <__sflush_r+0x92>
 8005638:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800563a:	89a3      	ldrh	r3, [r4, #12]
 800563c:	0759      	lsls	r1, r3, #29
 800563e:	d505      	bpl.n	800564c <__sflush_r+0x44>
 8005640:	6863      	ldr	r3, [r4, #4]
 8005642:	1ad2      	subs	r2, r2, r3
 8005644:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005646:	b10b      	cbz	r3, 800564c <__sflush_r+0x44>
 8005648:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800564a:	1ad2      	subs	r2, r2, r3
 800564c:	2300      	movs	r3, #0
 800564e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005650:	6a21      	ldr	r1, [r4, #32]
 8005652:	4628      	mov	r0, r5
 8005654:	47b0      	blx	r6
 8005656:	1c43      	adds	r3, r0, #1
 8005658:	89a3      	ldrh	r3, [r4, #12]
 800565a:	d106      	bne.n	800566a <__sflush_r+0x62>
 800565c:	6829      	ldr	r1, [r5, #0]
 800565e:	291d      	cmp	r1, #29
 8005660:	d82b      	bhi.n	80056ba <__sflush_r+0xb2>
 8005662:	4a2a      	ldr	r2, [pc, #168]	@ (800570c <__sflush_r+0x104>)
 8005664:	410a      	asrs	r2, r1
 8005666:	07d6      	lsls	r6, r2, #31
 8005668:	d427      	bmi.n	80056ba <__sflush_r+0xb2>
 800566a:	2200      	movs	r2, #0
 800566c:	6062      	str	r2, [r4, #4]
 800566e:	04d9      	lsls	r1, r3, #19
 8005670:	6922      	ldr	r2, [r4, #16]
 8005672:	6022      	str	r2, [r4, #0]
 8005674:	d504      	bpl.n	8005680 <__sflush_r+0x78>
 8005676:	1c42      	adds	r2, r0, #1
 8005678:	d101      	bne.n	800567e <__sflush_r+0x76>
 800567a:	682b      	ldr	r3, [r5, #0]
 800567c:	b903      	cbnz	r3, 8005680 <__sflush_r+0x78>
 800567e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005682:	602f      	str	r7, [r5, #0]
 8005684:	b1b9      	cbz	r1, 80056b6 <__sflush_r+0xae>
 8005686:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800568a:	4299      	cmp	r1, r3
 800568c:	d002      	beq.n	8005694 <__sflush_r+0x8c>
 800568e:	4628      	mov	r0, r5
 8005690:	f7ff f9f6 	bl	8004a80 <_free_r>
 8005694:	2300      	movs	r3, #0
 8005696:	6363      	str	r3, [r4, #52]	@ 0x34
 8005698:	e00d      	b.n	80056b6 <__sflush_r+0xae>
 800569a:	2301      	movs	r3, #1
 800569c:	4628      	mov	r0, r5
 800569e:	47b0      	blx	r6
 80056a0:	4602      	mov	r2, r0
 80056a2:	1c50      	adds	r0, r2, #1
 80056a4:	d1c9      	bne.n	800563a <__sflush_r+0x32>
 80056a6:	682b      	ldr	r3, [r5, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0c6      	beq.n	800563a <__sflush_r+0x32>
 80056ac:	2b1d      	cmp	r3, #29
 80056ae:	d001      	beq.n	80056b4 <__sflush_r+0xac>
 80056b0:	2b16      	cmp	r3, #22
 80056b2:	d11e      	bne.n	80056f2 <__sflush_r+0xea>
 80056b4:	602f      	str	r7, [r5, #0]
 80056b6:	2000      	movs	r0, #0
 80056b8:	e022      	b.n	8005700 <__sflush_r+0xf8>
 80056ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056be:	b21b      	sxth	r3, r3
 80056c0:	e01b      	b.n	80056fa <__sflush_r+0xf2>
 80056c2:	690f      	ldr	r7, [r1, #16]
 80056c4:	2f00      	cmp	r7, #0
 80056c6:	d0f6      	beq.n	80056b6 <__sflush_r+0xae>
 80056c8:	0793      	lsls	r3, r2, #30
 80056ca:	680e      	ldr	r6, [r1, #0]
 80056cc:	bf08      	it	eq
 80056ce:	694b      	ldreq	r3, [r1, #20]
 80056d0:	600f      	str	r7, [r1, #0]
 80056d2:	bf18      	it	ne
 80056d4:	2300      	movne	r3, #0
 80056d6:	eba6 0807 	sub.w	r8, r6, r7
 80056da:	608b      	str	r3, [r1, #8]
 80056dc:	f1b8 0f00 	cmp.w	r8, #0
 80056e0:	dde9      	ble.n	80056b6 <__sflush_r+0xae>
 80056e2:	6a21      	ldr	r1, [r4, #32]
 80056e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80056e6:	4643      	mov	r3, r8
 80056e8:	463a      	mov	r2, r7
 80056ea:	4628      	mov	r0, r5
 80056ec:	47b0      	blx	r6
 80056ee:	2800      	cmp	r0, #0
 80056f0:	dc08      	bgt.n	8005704 <__sflush_r+0xfc>
 80056f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056fa:	81a3      	strh	r3, [r4, #12]
 80056fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005704:	4407      	add	r7, r0
 8005706:	eba8 0800 	sub.w	r8, r8, r0
 800570a:	e7e7      	b.n	80056dc <__sflush_r+0xd4>
 800570c:	dfbffffe 	.word	0xdfbffffe

08005710 <_fflush_r>:
 8005710:	b538      	push	{r3, r4, r5, lr}
 8005712:	690b      	ldr	r3, [r1, #16]
 8005714:	4605      	mov	r5, r0
 8005716:	460c      	mov	r4, r1
 8005718:	b913      	cbnz	r3, 8005720 <_fflush_r+0x10>
 800571a:	2500      	movs	r5, #0
 800571c:	4628      	mov	r0, r5
 800571e:	bd38      	pop	{r3, r4, r5, pc}
 8005720:	b118      	cbz	r0, 800572a <_fflush_r+0x1a>
 8005722:	6a03      	ldr	r3, [r0, #32]
 8005724:	b90b      	cbnz	r3, 800572a <_fflush_r+0x1a>
 8005726:	f7fe f957 	bl	80039d8 <__sinit>
 800572a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d0f3      	beq.n	800571a <_fflush_r+0xa>
 8005732:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005734:	07d0      	lsls	r0, r2, #31
 8005736:	d404      	bmi.n	8005742 <_fflush_r+0x32>
 8005738:	0599      	lsls	r1, r3, #22
 800573a:	d402      	bmi.n	8005742 <_fflush_r+0x32>
 800573c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800573e:	f7fe fb4e 	bl	8003dde <__retarget_lock_acquire_recursive>
 8005742:	4628      	mov	r0, r5
 8005744:	4621      	mov	r1, r4
 8005746:	f7ff ff5f 	bl	8005608 <__sflush_r>
 800574a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800574c:	07da      	lsls	r2, r3, #31
 800574e:	4605      	mov	r5, r0
 8005750:	d4e4      	bmi.n	800571c <_fflush_r+0xc>
 8005752:	89a3      	ldrh	r3, [r4, #12]
 8005754:	059b      	lsls	r3, r3, #22
 8005756:	d4e1      	bmi.n	800571c <_fflush_r+0xc>
 8005758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800575a:	f7fe fb41 	bl	8003de0 <__retarget_lock_release_recursive>
 800575e:	e7dd      	b.n	800571c <_fflush_r+0xc>

08005760 <__swhatbuf_r>:
 8005760:	b570      	push	{r4, r5, r6, lr}
 8005762:	460c      	mov	r4, r1
 8005764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005768:	2900      	cmp	r1, #0
 800576a:	b096      	sub	sp, #88	@ 0x58
 800576c:	4615      	mov	r5, r2
 800576e:	461e      	mov	r6, r3
 8005770:	da0d      	bge.n	800578e <__swhatbuf_r+0x2e>
 8005772:	89a3      	ldrh	r3, [r4, #12]
 8005774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005778:	f04f 0100 	mov.w	r1, #0
 800577c:	bf14      	ite	ne
 800577e:	2340      	movne	r3, #64	@ 0x40
 8005780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005784:	2000      	movs	r0, #0
 8005786:	6031      	str	r1, [r6, #0]
 8005788:	602b      	str	r3, [r5, #0]
 800578a:	b016      	add	sp, #88	@ 0x58
 800578c:	bd70      	pop	{r4, r5, r6, pc}
 800578e:	466a      	mov	r2, sp
 8005790:	f000 f87c 	bl	800588c <_fstat_r>
 8005794:	2800      	cmp	r0, #0
 8005796:	dbec      	blt.n	8005772 <__swhatbuf_r+0x12>
 8005798:	9901      	ldr	r1, [sp, #4]
 800579a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800579e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80057a2:	4259      	negs	r1, r3
 80057a4:	4159      	adcs	r1, r3
 80057a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80057aa:	e7eb      	b.n	8005784 <__swhatbuf_r+0x24>

080057ac <__smakebuf_r>:
 80057ac:	898b      	ldrh	r3, [r1, #12]
 80057ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057b0:	079d      	lsls	r5, r3, #30
 80057b2:	4606      	mov	r6, r0
 80057b4:	460c      	mov	r4, r1
 80057b6:	d507      	bpl.n	80057c8 <__smakebuf_r+0x1c>
 80057b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80057bc:	6023      	str	r3, [r4, #0]
 80057be:	6123      	str	r3, [r4, #16]
 80057c0:	2301      	movs	r3, #1
 80057c2:	6163      	str	r3, [r4, #20]
 80057c4:	b003      	add	sp, #12
 80057c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057c8:	ab01      	add	r3, sp, #4
 80057ca:	466a      	mov	r2, sp
 80057cc:	f7ff ffc8 	bl	8005760 <__swhatbuf_r>
 80057d0:	9f00      	ldr	r7, [sp, #0]
 80057d2:	4605      	mov	r5, r0
 80057d4:	4639      	mov	r1, r7
 80057d6:	4630      	mov	r0, r6
 80057d8:	f7ff f9c6 	bl	8004b68 <_malloc_r>
 80057dc:	b948      	cbnz	r0, 80057f2 <__smakebuf_r+0x46>
 80057de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057e2:	059a      	lsls	r2, r3, #22
 80057e4:	d4ee      	bmi.n	80057c4 <__smakebuf_r+0x18>
 80057e6:	f023 0303 	bic.w	r3, r3, #3
 80057ea:	f043 0302 	orr.w	r3, r3, #2
 80057ee:	81a3      	strh	r3, [r4, #12]
 80057f0:	e7e2      	b.n	80057b8 <__smakebuf_r+0xc>
 80057f2:	89a3      	ldrh	r3, [r4, #12]
 80057f4:	6020      	str	r0, [r4, #0]
 80057f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057fa:	81a3      	strh	r3, [r4, #12]
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005802:	b15b      	cbz	r3, 800581c <__smakebuf_r+0x70>
 8005804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005808:	4630      	mov	r0, r6
 800580a:	f000 f851 	bl	80058b0 <_isatty_r>
 800580e:	b128      	cbz	r0, 800581c <__smakebuf_r+0x70>
 8005810:	89a3      	ldrh	r3, [r4, #12]
 8005812:	f023 0303 	bic.w	r3, r3, #3
 8005816:	f043 0301 	orr.w	r3, r3, #1
 800581a:	81a3      	strh	r3, [r4, #12]
 800581c:	89a3      	ldrh	r3, [r4, #12]
 800581e:	431d      	orrs	r5, r3
 8005820:	81a5      	strh	r5, [r4, #12]
 8005822:	e7cf      	b.n	80057c4 <__smakebuf_r+0x18>

08005824 <_putc_r>:
 8005824:	b570      	push	{r4, r5, r6, lr}
 8005826:	460d      	mov	r5, r1
 8005828:	4614      	mov	r4, r2
 800582a:	4606      	mov	r6, r0
 800582c:	b118      	cbz	r0, 8005836 <_putc_r+0x12>
 800582e:	6a03      	ldr	r3, [r0, #32]
 8005830:	b90b      	cbnz	r3, 8005836 <_putc_r+0x12>
 8005832:	f7fe f8d1 	bl	80039d8 <__sinit>
 8005836:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005838:	07d8      	lsls	r0, r3, #31
 800583a:	d405      	bmi.n	8005848 <_putc_r+0x24>
 800583c:	89a3      	ldrh	r3, [r4, #12]
 800583e:	0599      	lsls	r1, r3, #22
 8005840:	d402      	bmi.n	8005848 <_putc_r+0x24>
 8005842:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005844:	f7fe facb 	bl	8003dde <__retarget_lock_acquire_recursive>
 8005848:	68a3      	ldr	r3, [r4, #8]
 800584a:	3b01      	subs	r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	60a3      	str	r3, [r4, #8]
 8005850:	da05      	bge.n	800585e <_putc_r+0x3a>
 8005852:	69a2      	ldr	r2, [r4, #24]
 8005854:	4293      	cmp	r3, r2
 8005856:	db12      	blt.n	800587e <_putc_r+0x5a>
 8005858:	b2eb      	uxtb	r3, r5
 800585a:	2b0a      	cmp	r3, #10
 800585c:	d00f      	beq.n	800587e <_putc_r+0x5a>
 800585e:	6823      	ldr	r3, [r4, #0]
 8005860:	1c5a      	adds	r2, r3, #1
 8005862:	6022      	str	r2, [r4, #0]
 8005864:	701d      	strb	r5, [r3, #0]
 8005866:	b2ed      	uxtb	r5, r5
 8005868:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800586a:	07da      	lsls	r2, r3, #31
 800586c:	d405      	bmi.n	800587a <_putc_r+0x56>
 800586e:	89a3      	ldrh	r3, [r4, #12]
 8005870:	059b      	lsls	r3, r3, #22
 8005872:	d402      	bmi.n	800587a <_putc_r+0x56>
 8005874:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005876:	f7fe fab3 	bl	8003de0 <__retarget_lock_release_recursive>
 800587a:	4628      	mov	r0, r5
 800587c:	bd70      	pop	{r4, r5, r6, pc}
 800587e:	4629      	mov	r1, r5
 8005880:	4622      	mov	r2, r4
 8005882:	4630      	mov	r0, r6
 8005884:	f7fe f999 	bl	8003bba <__swbuf_r>
 8005888:	4605      	mov	r5, r0
 800588a:	e7ed      	b.n	8005868 <_putc_r+0x44>

0800588c <_fstat_r>:
 800588c:	b538      	push	{r3, r4, r5, lr}
 800588e:	4d07      	ldr	r5, [pc, #28]	@ (80058ac <_fstat_r+0x20>)
 8005890:	2300      	movs	r3, #0
 8005892:	4604      	mov	r4, r0
 8005894:	4608      	mov	r0, r1
 8005896:	4611      	mov	r1, r2
 8005898:	602b      	str	r3, [r5, #0]
 800589a:	f7fb fd60 	bl	800135e <_fstat>
 800589e:	1c43      	adds	r3, r0, #1
 80058a0:	d102      	bne.n	80058a8 <_fstat_r+0x1c>
 80058a2:	682b      	ldr	r3, [r5, #0]
 80058a4:	b103      	cbz	r3, 80058a8 <_fstat_r+0x1c>
 80058a6:	6023      	str	r3, [r4, #0]
 80058a8:	bd38      	pop	{r3, r4, r5, pc}
 80058aa:	bf00      	nop
 80058ac:	200003d8 	.word	0x200003d8

080058b0 <_isatty_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4d06      	ldr	r5, [pc, #24]	@ (80058cc <_isatty_r+0x1c>)
 80058b4:	2300      	movs	r3, #0
 80058b6:	4604      	mov	r4, r0
 80058b8:	4608      	mov	r0, r1
 80058ba:	602b      	str	r3, [r5, #0]
 80058bc:	f7fb fd54 	bl	8001368 <_isatty>
 80058c0:	1c43      	adds	r3, r0, #1
 80058c2:	d102      	bne.n	80058ca <_isatty_r+0x1a>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	b103      	cbz	r3, 80058ca <_isatty_r+0x1a>
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	bd38      	pop	{r3, r4, r5, pc}
 80058cc:	200003d8 	.word	0x200003d8

080058d0 <_sbrk_r>:
 80058d0:	b538      	push	{r3, r4, r5, lr}
 80058d2:	4d06      	ldr	r5, [pc, #24]	@ (80058ec <_sbrk_r+0x1c>)
 80058d4:	2300      	movs	r3, #0
 80058d6:	4604      	mov	r4, r0
 80058d8:	4608      	mov	r0, r1
 80058da:	602b      	str	r3, [r5, #0]
 80058dc:	f7fb fd48 	bl	8001370 <_sbrk>
 80058e0:	1c43      	adds	r3, r0, #1
 80058e2:	d102      	bne.n	80058ea <_sbrk_r+0x1a>
 80058e4:	682b      	ldr	r3, [r5, #0]
 80058e6:	b103      	cbz	r3, 80058ea <_sbrk_r+0x1a>
 80058e8:	6023      	str	r3, [r4, #0]
 80058ea:	bd38      	pop	{r3, r4, r5, pc}
 80058ec:	200003d8 	.word	0x200003d8

080058f0 <memcpy>:
 80058f0:	440a      	add	r2, r1
 80058f2:	4291      	cmp	r1, r2
 80058f4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80058f8:	d100      	bne.n	80058fc <memcpy+0xc>
 80058fa:	4770      	bx	lr
 80058fc:	b510      	push	{r4, lr}
 80058fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005902:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005906:	4291      	cmp	r1, r2
 8005908:	d1f9      	bne.n	80058fe <memcpy+0xe>
 800590a:	bd10      	pop	{r4, pc}

0800590c <__assert_func>:
 800590c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800590e:	4614      	mov	r4, r2
 8005910:	461a      	mov	r2, r3
 8005912:	4b09      	ldr	r3, [pc, #36]	@ (8005938 <__assert_func+0x2c>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4605      	mov	r5, r0
 8005918:	68d8      	ldr	r0, [r3, #12]
 800591a:	b954      	cbnz	r4, 8005932 <__assert_func+0x26>
 800591c:	4b07      	ldr	r3, [pc, #28]	@ (800593c <__assert_func+0x30>)
 800591e:	461c      	mov	r4, r3
 8005920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005924:	9100      	str	r1, [sp, #0]
 8005926:	462b      	mov	r3, r5
 8005928:	4905      	ldr	r1, [pc, #20]	@ (8005940 <__assert_func+0x34>)
 800592a:	f000 f841 	bl	80059b0 <fiprintf>
 800592e:	f000 f851 	bl	80059d4 <abort>
 8005932:	4b04      	ldr	r3, [pc, #16]	@ (8005944 <__assert_func+0x38>)
 8005934:	e7f4      	b.n	8005920 <__assert_func+0x14>
 8005936:	bf00      	nop
 8005938:	20000018 	.word	0x20000018
 800593c:	08005e06 	.word	0x08005e06
 8005940:	08005dd8 	.word	0x08005dd8
 8005944:	08005dcb 	.word	0x08005dcb

08005948 <_calloc_r>:
 8005948:	b570      	push	{r4, r5, r6, lr}
 800594a:	fba1 5402 	umull	r5, r4, r1, r2
 800594e:	b93c      	cbnz	r4, 8005960 <_calloc_r+0x18>
 8005950:	4629      	mov	r1, r5
 8005952:	f7ff f909 	bl	8004b68 <_malloc_r>
 8005956:	4606      	mov	r6, r0
 8005958:	b928      	cbnz	r0, 8005966 <_calloc_r+0x1e>
 800595a:	2600      	movs	r6, #0
 800595c:	4630      	mov	r0, r6
 800595e:	bd70      	pop	{r4, r5, r6, pc}
 8005960:	220c      	movs	r2, #12
 8005962:	6002      	str	r2, [r0, #0]
 8005964:	e7f9      	b.n	800595a <_calloc_r+0x12>
 8005966:	462a      	mov	r2, r5
 8005968:	4621      	mov	r1, r4
 800596a:	f7fe f9bb 	bl	8003ce4 <memset>
 800596e:	e7f5      	b.n	800595c <_calloc_r+0x14>

08005970 <__ascii_mbtowc>:
 8005970:	b082      	sub	sp, #8
 8005972:	b901      	cbnz	r1, 8005976 <__ascii_mbtowc+0x6>
 8005974:	a901      	add	r1, sp, #4
 8005976:	b142      	cbz	r2, 800598a <__ascii_mbtowc+0x1a>
 8005978:	b14b      	cbz	r3, 800598e <__ascii_mbtowc+0x1e>
 800597a:	7813      	ldrb	r3, [r2, #0]
 800597c:	600b      	str	r3, [r1, #0]
 800597e:	7812      	ldrb	r2, [r2, #0]
 8005980:	1e10      	subs	r0, r2, #0
 8005982:	bf18      	it	ne
 8005984:	2001      	movne	r0, #1
 8005986:	b002      	add	sp, #8
 8005988:	4770      	bx	lr
 800598a:	4610      	mov	r0, r2
 800598c:	e7fb      	b.n	8005986 <__ascii_mbtowc+0x16>
 800598e:	f06f 0001 	mvn.w	r0, #1
 8005992:	e7f8      	b.n	8005986 <__ascii_mbtowc+0x16>

08005994 <__ascii_wctomb>:
 8005994:	4603      	mov	r3, r0
 8005996:	4608      	mov	r0, r1
 8005998:	b141      	cbz	r1, 80059ac <__ascii_wctomb+0x18>
 800599a:	2aff      	cmp	r2, #255	@ 0xff
 800599c:	d904      	bls.n	80059a8 <__ascii_wctomb+0x14>
 800599e:	228a      	movs	r2, #138	@ 0x8a
 80059a0:	601a      	str	r2, [r3, #0]
 80059a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059a6:	4770      	bx	lr
 80059a8:	700a      	strb	r2, [r1, #0]
 80059aa:	2001      	movs	r0, #1
 80059ac:	4770      	bx	lr
	...

080059b0 <fiprintf>:
 80059b0:	b40e      	push	{r1, r2, r3}
 80059b2:	b503      	push	{r0, r1, lr}
 80059b4:	4601      	mov	r1, r0
 80059b6:	ab03      	add	r3, sp, #12
 80059b8:	4805      	ldr	r0, [pc, #20]	@ (80059d0 <fiprintf+0x20>)
 80059ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80059be:	6800      	ldr	r0, [r0, #0]
 80059c0:	9301      	str	r3, [sp, #4]
 80059c2:	f7ff fd09 	bl	80053d8 <_vfiprintf_r>
 80059c6:	b002      	add	sp, #8
 80059c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80059cc:	b003      	add	sp, #12
 80059ce:	4770      	bx	lr
 80059d0:	20000018 	.word	0x20000018

080059d4 <abort>:
 80059d4:	b508      	push	{r3, lr}
 80059d6:	2006      	movs	r0, #6
 80059d8:	f000 f82c 	bl	8005a34 <raise>
 80059dc:	2001      	movs	r0, #1
 80059de:	f7fb fca5 	bl	800132c <_exit>

080059e2 <_raise_r>:
 80059e2:	291f      	cmp	r1, #31
 80059e4:	b538      	push	{r3, r4, r5, lr}
 80059e6:	4605      	mov	r5, r0
 80059e8:	460c      	mov	r4, r1
 80059ea:	d904      	bls.n	80059f6 <_raise_r+0x14>
 80059ec:	2316      	movs	r3, #22
 80059ee:	6003      	str	r3, [r0, #0]
 80059f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059f4:	bd38      	pop	{r3, r4, r5, pc}
 80059f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80059f8:	b112      	cbz	r2, 8005a00 <_raise_r+0x1e>
 80059fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80059fe:	b94b      	cbnz	r3, 8005a14 <_raise_r+0x32>
 8005a00:	4628      	mov	r0, r5
 8005a02:	f000 f831 	bl	8005a68 <_getpid_r>
 8005a06:	4622      	mov	r2, r4
 8005a08:	4601      	mov	r1, r0
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a10:	f000 b818 	b.w	8005a44 <_kill_r>
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d00a      	beq.n	8005a2e <_raise_r+0x4c>
 8005a18:	1c59      	adds	r1, r3, #1
 8005a1a:	d103      	bne.n	8005a24 <_raise_r+0x42>
 8005a1c:	2316      	movs	r3, #22
 8005a1e:	6003      	str	r3, [r0, #0]
 8005a20:	2001      	movs	r0, #1
 8005a22:	e7e7      	b.n	80059f4 <_raise_r+0x12>
 8005a24:	2100      	movs	r1, #0
 8005a26:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	4798      	blx	r3
 8005a2e:	2000      	movs	r0, #0
 8005a30:	e7e0      	b.n	80059f4 <_raise_r+0x12>
	...

08005a34 <raise>:
 8005a34:	4b02      	ldr	r3, [pc, #8]	@ (8005a40 <raise+0xc>)
 8005a36:	4601      	mov	r1, r0
 8005a38:	6818      	ldr	r0, [r3, #0]
 8005a3a:	f7ff bfd2 	b.w	80059e2 <_raise_r>
 8005a3e:	bf00      	nop
 8005a40:	20000018 	.word	0x20000018

08005a44 <_kill_r>:
 8005a44:	b538      	push	{r3, r4, r5, lr}
 8005a46:	4d07      	ldr	r5, [pc, #28]	@ (8005a64 <_kill_r+0x20>)
 8005a48:	2300      	movs	r3, #0
 8005a4a:	4604      	mov	r4, r0
 8005a4c:	4608      	mov	r0, r1
 8005a4e:	4611      	mov	r1, r2
 8005a50:	602b      	str	r3, [r5, #0]
 8005a52:	f7fb fc63 	bl	800131c <_kill>
 8005a56:	1c43      	adds	r3, r0, #1
 8005a58:	d102      	bne.n	8005a60 <_kill_r+0x1c>
 8005a5a:	682b      	ldr	r3, [r5, #0]
 8005a5c:	b103      	cbz	r3, 8005a60 <_kill_r+0x1c>
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	bd38      	pop	{r3, r4, r5, pc}
 8005a62:	bf00      	nop
 8005a64:	200003d8 	.word	0x200003d8

08005a68 <_getpid_r>:
 8005a68:	f7fb bc56 	b.w	8001318 <_getpid>

08005a6c <_init>:
 8005a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6e:	bf00      	nop
 8005a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a72:	bc08      	pop	{r3}
 8005a74:	469e      	mov	lr, r3
 8005a76:	4770      	bx	lr

08005a78 <_fini>:
 8005a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a7a:	bf00      	nop
 8005a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a7e:	bc08      	pop	{r3}
 8005a80:	469e      	mov	lr, r3
 8005a82:	4770      	bx	lr
