# Logic Design Lab Projects
This repo contains my Logic Circuit Lab Projects<br/>
Each session's project will be pushed here<br/>
Tools we will work with are :<br/>
- *ISE* : to code **verilog**<br/>
- *Proteus* : for making schematic circuits<br/>
> Note : the first three projects will be done with Proteus and others with ISE<br/>
> Note : after doing 10 project we have a final project too, which consist of 2 fazes (7 modules)<br/>
> github page of course : https://github.com/aut-ce/CE202-LC-Lab-Manual<br/>
> aparat page of course : https://www.aparat.com/v/4teci
