#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 26 13:22:25 2022
# Process ID: 8824
# Current directory: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6780 C:\Users\Bakuboys101\Desktop\Jr_Year_Spring\Lab_1\Lab_1.xpr
# Log file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/vivado.log
# Journal file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/Lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/Lab_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/Lab_1.bd}
Adding cell -- xilinx.com:user:FullAdder:1.0 - FullAdder_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- SHREC:SHREC:axi_regmap:1.0 - axi_regmap_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <Lab_1> from BD file <C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/Lab_1/Lab_1.srcs/sources_1/bd/Lab_1/Lab_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 13:26:38 2022...
