// Seed: 788587735
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout supply1 id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_4 = 32'd98
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  localparam id_8 = -1 ? 1 : 1;
  logic [~  1 : id_4] id_9 = -1 + -1;
  logic [id_4 : 1] id_10;
  ;
  and primCall (id_1, id_5, id_7, id_8, id_6, id_10, id_3, id_9);
  logic [-1 'h0 : id_2] id_11;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9,
      id_6,
      id_3,
      id_7,
      id_10,
      id_3,
      id_11
  );
  wire id_12;
  wire id_13;
endmodule
