

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Tue Apr  4 23:55:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.828 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6997|     6997|  34.985 us|  34.985 us|  6998|  6998|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |     6995|     6995|        10|          7|          1|   999|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     237|    216|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    138|    -|
|Register         |        -|    -|     234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     471|    451|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_6_full_dsp_1_U1  |fadd_32ns_32ns_32_6_full_dsp_1  |        0|   2|  237|  216|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   2|  237|  216|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_129_p2      |         +|   0|  0|  17|          10|           1|
    |ap_condition_118        |       and|   0|  0|   2|           1|           1|
    |ap_condition_175        |       and|   0|  0|   2|           1|           1|
    |ap_condition_307        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_154_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln11_fu_123_p2     |      icmp|   0|  0|  11|          10|           6|
    |reuse_select_fu_168_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  97|          89|         108|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  43|          8|    1|          8|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1             |   9|          2|   10|         20|
    |ap_sig_allocacmp_reuse_reg_load  |   9|          2|   32|         64|
    |hist_address0                    |  14|          3|   10|         30|
    |i_fu_58                          |   9|          2|   10|         20|
    |reuse_addr_reg_fu_50             |   9|          2|   64|        128|
    |reuse_reg_fu_54                  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 138|         29|  163|        342|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_reg_257                      |  32|   0|   32|          0|
    |addr_cmp_reg_237                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |hist_addr_reg_232                |  10|   0|   10|          0|
    |hist_addr_reg_232_pp0_iter1_reg  |  10|   0|   10|          0|
    |i_fu_58                          |  10|   0|   10|          0|
    |icmp_ln11_reg_213                |   1|   0|    1|          0|
    |reuse_addr_reg_fu_50             |  64|   0|   64|          0|
    |reuse_reg_fu_54                  |  32|   0|   32|          0|
    |reuse_select_reg_242             |  32|   0|   32|          0|
    |weight_load_reg_227              |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 234|   0|  234|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|feature_address0  |  out|   10|   ap_memory|       feature|         array|
|feature_ce0       |  out|    1|   ap_memory|       feature|         array|
|feature_q0        |   in|   32|   ap_memory|       feature|         array|
|weight_address0   |  out|   10|   ap_memory|        weight|         array|
|weight_ce0        |  out|    1|   ap_memory|        weight|         array|
|weight_q0         |   in|   32|   ap_memory|        weight|         array|
|hist_address0     |  out|   10|   ap_memory|          hist|         array|
|hist_ce0          |  out|    1|   ap_memory|          hist|         array|
|hist_we0          |  out|    1|   ap_memory|          hist|         array|
|hist_d0           |  out|   32|   ap_memory|          hist|         array|
|hist_q0           |   in|   32|   ap_memory|          hist|         array|
|n                 |   in|   32|     ap_none|             n|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

