

================================================================
== Vitis HLS Report for 'Configurable_PE_2'
================================================================
* Date:           Thu Mar 27 00:01:01 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.144 us|  0.144 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MUL_MOD_fu_90   |MUL_MOD  |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
        |grp_MUL_MOD_fu_100  |MUL_MOD  |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.80>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %op"   --->   Operation 20 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX"   --->   Operation 21 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%twiddle_factor_val2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %twiddle_factor_val2"   --->   Operation 22 'read' 'twiddle_factor_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val"   --->   Operation 23 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val"   --->   Operation 24 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.65ns)   --->   "%icmp_ln190 = icmp_eq  i3 %op_read, i3 4" [Arithmetic.cpp:190]   --->   Operation 25 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %if.then8, void %if.then11" [Arithmetic.cpp:190]   --->   Operation 26 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [17/17] (3.12ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 27 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%temp1 = add i32 %input2_val_read, i32 %input1_val_read" [Arithmetic.cpp:73->Arithmetic.cpp:206]   --->   Operation 28 'add' 'temp1' <Predicate = (icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%zext_ln76_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:76->Arithmetic.cpp:206]   --->   Operation 29 'mux' 'zext_ln76_cast' <Predicate = (icmp_ln190)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %zext_ln76_cast" [Arithmetic.cpp:76->Arithmetic.cpp:206]   --->   Operation 30 'zext' 'zext_ln76' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%icmp_ln76 = icmp_slt  i32 %temp1, i32 %zext_ln76" [Arithmetic.cpp:76->Arithmetic.cpp:206]   --->   Operation 31 'icmp' 'icmp_ln76' <Predicate = (icmp_ln190)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%temp1_1 = sub i32 %temp1, i32 %zext_ln76" [Arithmetic.cpp:77->Arithmetic.cpp:206]   --->   Operation 32 'sub' 'temp1_1' <Predicate = (icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%res2_temp = sub i32 %input1_val_read, i32 %input2_val_read" [Arithmetic.cpp:86->Arithmetic.cpp:207]   --->   Operation 33 'sub' 'res2_temp' <Predicate = (icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp, i32 31" [Arithmetic.cpp:88->Arithmetic.cpp:207]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%res2_temp_1 = add i32 %zext_ln76, i32 %res2_temp" [Arithmetic.cpp:89->Arithmetic.cpp:207]   --->   Operation 35 'add' 'res2_temp_1' <Predicate = (icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.69ns)   --->   "%res2_temp_2 = select i1 %tmp, i32 %res2_temp_1, i32 %res2_temp" [Arithmetic.cpp:88->Arithmetic.cpp:207]   --->   Operation 36 'select' 'res2_temp_2' <Predicate = (icmp_ln190)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.52ns)   --->   "%add_ln208 = add i32 %zext_ln76, i32 1" [Arithmetic.cpp:208]   --->   Operation 37 'add' 'add_ln208' <Predicate = (icmp_ln190)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln208, i32 1, i32 31" [Arithmetic.cpp:208]   --->   Operation 38 'partselect' 'trunc_ln208_1' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 39 [16/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 39 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node temp1_2)   --->   "%xor_ln76 = xor i1 %icmp_ln76, i1 1" [Arithmetic.cpp:76->Arithmetic.cpp:206]   --->   Operation 40 'xor' 'xor_ln76' <Predicate = (icmp_ln190)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%temp1_2 = select i1 %xor_ln76, i32 %temp1_1, i32 %temp1" [Arithmetic.cpp:76->Arithmetic.cpp:206]   --->   Operation 41 'select' 'temp1_2' <Predicate = (icmp_ln190)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%trunc_ln186 = trunc i32 %temp1_2" [Arithmetic.cpp:186]   --->   Operation 42 'trunc' 'trunc_ln186' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp1_2, i32 1, i32 31" [Arithmetic.cpp:208]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%sext_ln208 = sext i31 %trunc_ln" [Arithmetic.cpp:208]   --->   Operation 44 'sext' 'sext_ln208' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%select_ln208 = select i1 %trunc_ln186, i31 %trunc_ln208_1, i31 0" [Arithmetic.cpp:208]   --->   Operation 45 'select' 'select_ln208' <Predicate = (icmp_ln190)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%zext_ln208 = zext i31 %select_ln208" [Arithmetic.cpp:208]   --->   Operation 46 'zext' 'zext_ln208' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.52ns) (out node of the LUT)   --->   "%add_ln208_1 = add i32 %zext_ln208, i32 %sext_ln208" [Arithmetic.cpp:208]   --->   Operation 47 'add' 'add_ln208_1' <Predicate = (icmp_ln190)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [17/17] (3.12ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 48 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 49 [15/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 49 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [16/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 50 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 51 [14/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 51 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [15/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 52 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.58>
ST_5 : Operation 53 [13/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 53 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [14/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 54 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 55 [12/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 55 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [13/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 56 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.58>
ST_7 : Operation 57 [11/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 57 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 58 [12/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 58 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 59 [10/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 59 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 60 [11/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 60 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 61 [9/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 61 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 62 [10/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 62 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.58>
ST_10 : Operation 63 [8/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 63 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 64 [9/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 64 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.58>
ST_11 : Operation 65 [7/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 65 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 66 [8/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 66 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.58>
ST_12 : Operation 67 [6/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 67 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 68 [7/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 68 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.58>
ST_13 : Operation 69 [5/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 69 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 70 [6/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 70 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.58>
ST_14 : Operation 71 [4/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 71 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 72 [5/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 72 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.58>
ST_15 : Operation 73 [3/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 73 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 74 [4/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 74 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.58>
ST_16 : Operation 75 [2/17] (5.58ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 75 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 76 [3/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 76 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.58>
ST_17 : Operation 77 [1/17] (4.21ns)   --->   "%temp = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:200]   --->   Operation 77 'call' 'temp' <Predicate = (!icmp_ln190)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 78 [2/17] (5.58ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 78 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.80>
ST_18 : Operation 79 [1/1] (2.55ns)   --->   "%res1_temp = add i32 %temp, i32 %input1_val_read" [Arithmetic.cpp:73->Arithmetic.cpp:201]   --->   Operation 79 'add' 'res1_temp' <Predicate = (!icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 80 [1/1] (1.70ns)   --->   "%zext_ln76_3_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:76->Arithmetic.cpp:201]   --->   Operation 80 'mux' 'zext_ln76_3_cast' <Predicate = (!icmp_ln190)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i31 %zext_ln76_3_cast" [Arithmetic.cpp:76->Arithmetic.cpp:201]   --->   Operation 81 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln76_1 = icmp_slt  i32 %res1_temp, i32 %zext_ln76_1" [Arithmetic.cpp:76->Arithmetic.cpp:201]   --->   Operation 82 'icmp' 'icmp_ln76_1' <Predicate = (!icmp_ln190)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 83 [1/1] (2.55ns)   --->   "%res1_temp_1 = sub i32 %res1_temp, i32 %zext_ln76_1" [Arithmetic.cpp:77->Arithmetic.cpp:201]   --->   Operation 83 'sub' 'res1_temp_1' <Predicate = (!icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 84 [1/1] (0.69ns)   --->   "%res1_temp_2 = select i1 %icmp_ln76_1, i32 %res1_temp, i32 %res1_temp_1" [Arithmetic.cpp:76->Arithmetic.cpp:201]   --->   Operation 84 'select' 'res1_temp_2' <Predicate = (!icmp_ln190)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 85 [1/1] (2.55ns)   --->   "%res2_temp_3 = sub i32 %input1_val_read, i32 %temp" [Arithmetic.cpp:86->Arithmetic.cpp:202]   --->   Operation 85 'sub' 'res2_temp_3' <Predicate = (!icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp_3, i32 31" [Arithmetic.cpp:88->Arithmetic.cpp:202]   --->   Operation 86 'bitselect' 'tmp_47' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 87 [1/1] (2.55ns)   --->   "%res2_temp_4 = add i32 %res2_temp_3, i32 %zext_ln76_1" [Arithmetic.cpp:89->Arithmetic.cpp:202]   --->   Operation 87 'add' 'res2_temp_4' <Predicate = (!icmp_ln190)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 88 [1/1] (0.69ns)   --->   "%res2_temp_5 = select i1 %tmp_47, i32 %res2_temp_4, i32 %res2_temp_3" [Arithmetic.cpp:88->Arithmetic.cpp:202]   --->   Operation 88 'select' 'res2_temp_5' <Predicate = (!icmp_ln190)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 89 [1/17] (4.21ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:209]   --->   Operation 89 'call' 'temp_1' <Predicate = (icmp_ln190)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.11>
ST_19 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln205 = br void %if.end59" [Arithmetic.cpp:205]   --->   Operation 90 'br' 'br_ln205' <Predicate = (!icmp_ln190)> <Delay = 1.58>
ST_19 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%trunc_ln209 = trunc i32 %temp_1" [Arithmetic.cpp:209]   --->   Operation 91 'trunc' 'trunc_ln209' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp_1, i32 1, i32 31" [Arithmetic.cpp:210]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%sext_ln210 = sext i31 %trunc_ln1" [Arithmetic.cpp:210]   --->   Operation 93 'sext' 'sext_ln210' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%select_ln210 = select i1 %trunc_ln209, i31 %trunc_ln208_1, i31 0" [Arithmetic.cpp:210]   --->   Operation 94 'select' 'select_ln210' <Predicate = (icmp_ln190)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%zext_ln210 = zext i31 %select_ln210" [Arithmetic.cpp:210]   --->   Operation 95 'zext' 'zext_ln210' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (2.52ns) (out node of the LUT)   --->   "%add_ln210 = add i32 %zext_ln210, i32 %sext_ln210" [Arithmetic.cpp:210]   --->   Operation 96 'add' 'add_ln210' <Predicate = (icmp_ln190)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln211 = br void %if.end59" [Arithmetic.cpp:211]   --->   Operation 97 'br' 'br_ln211' <Predicate = (icmp_ln190)> <Delay = 1.58>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%phi_ln215 = phi i32 %res1_temp_2, void %if.then8, i32 %add_ln208_1, void %if.then11"   --->   Operation 98 'phi' 'phi_ln215' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln215_1 = phi i32 %res2_temp_5, void %if.then8, i32 %add_ln210, void %if.then11"   --->   Operation 99 'phi' 'phi_ln215_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %phi_ln215" [Arithmetic.cpp:215]   --->   Operation 100 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %phi_ln215_1" [Arithmetic.cpp:215]   --->   Operation 101 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln215 = ret i64 %mrv_1" [Arithmetic.cpp:215]   --->   Operation 102 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ twiddle_factor_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read                  (read       ) [ 00000000000000000000]
MOD_INDEX_read           (read       ) [ 01111111111111111110]
twiddle_factor_val2_read (read       ) [ 01111111111111111110]
input2_val_read          (read       ) [ 01111111111111111100]
input1_val_read          (read       ) [ 01111111111111111110]
icmp_ln190               (icmp       ) [ 01111111111111111111]
br_ln190                 (br         ) [ 00000000000000000000]
temp1                    (add        ) [ 01100000000000000000]
zext_ln76_cast           (mux        ) [ 00000000000000000000]
zext_ln76                (zext       ) [ 00000000000000000000]
icmp_ln76                (icmp       ) [ 01100000000000000000]
temp1_1                  (sub        ) [ 01100000000000000000]
res2_temp                (sub        ) [ 00000000000000000000]
tmp                      (bitselect  ) [ 00000000000000000000]
res2_temp_1              (add        ) [ 00000000000000000000]
res2_temp_2              (select     ) [ 01111111111111111110]
add_ln208                (add        ) [ 00000000000000000000]
trunc_ln208_1            (partselect ) [ 01111111111111111111]
xor_ln76                 (xor        ) [ 00000000000000000000]
temp1_2                  (select     ) [ 00000000000000000000]
trunc_ln186              (trunc      ) [ 00000000000000000000]
trunc_ln                 (partselect ) [ 00000000000000000000]
sext_ln208               (sext       ) [ 00000000000000000000]
select_ln208             (select     ) [ 00000000000000000000]
zext_ln208               (zext       ) [ 00000000000000000000]
add_ln208_1              (add        ) [ 01011111111111111111]
temp                     (call       ) [ 01000000000000000010]
res1_temp                (add        ) [ 00000000000000000000]
zext_ln76_3_cast         (mux        ) [ 00000000000000000000]
zext_ln76_1              (zext       ) [ 00000000000000000000]
icmp_ln76_1              (icmp       ) [ 00000000000000000000]
res1_temp_1              (sub        ) [ 00000000000000000000]
res1_temp_2              (select     ) [ 01000000000000000001]
res2_temp_3              (sub        ) [ 00000000000000000000]
tmp_47                   (bitselect  ) [ 00000000000000000000]
res2_temp_4              (add        ) [ 00000000000000000000]
res2_temp_5              (select     ) [ 01000000000000000001]
temp_1                   (call       ) [ 01000000000000000001]
br_ln205                 (br         ) [ 00000000000000000000]
trunc_ln209              (trunc      ) [ 00000000000000000000]
trunc_ln1                (partselect ) [ 00000000000000000000]
sext_ln210               (sext       ) [ 00000000000000000000]
select_ln210             (select     ) [ 00000000000000000000]
zext_ln210               (zext       ) [ 00000000000000000000]
add_ln210                (add        ) [ 00000000000000000000]
br_ln211                 (br         ) [ 00000000000000000000]
phi_ln215                (phi        ) [ 01000000000000000001]
phi_ln215_1              (phi        ) [ 01000000000000000001]
mrv                      (insertvalue) [ 00000000000000000000]
mrv_1                    (insertvalue) [ 00000000000000000000]
ret_ln215                (ret        ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="twiddle_factor_val2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddle_factor_val2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="op_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="MOD_INDEX_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="2" slack="0"/>
<pin id="51" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="twiddle_factor_val2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="twiddle_factor_val2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="input2_val_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input1_val_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="72" class="1005" name="phi_ln215_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln215 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="phi_ln215_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="32" slack="17"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln215/19 "/>
</bind>
</comp>

<comp id="81" class="1005" name="phi_ln215_1_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln215_1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="phi_ln215_1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln215_1/19 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_MUL_MOD_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="0" index="3" bw="2" slack="0"/>
<pin id="95" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_MUL_MOD_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="0" index="3" bw="2" slack="1"/>
<pin id="105" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln190_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="3" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="temp1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln76_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="0" index="1" bw="31" slack="0"/>
<pin id="122" dir="0" index="2" bw="31" slack="0"/>
<pin id="123" dir="0" index="3" bw="31" slack="0"/>
<pin id="124" dir="0" index="4" bw="2" slack="0"/>
<pin id="125" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln76_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln76_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="31" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="temp1_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="31" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp1_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="res2_temp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res2_temp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="res2_temp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res2_temp_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="res2_temp_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res2_temp_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln208_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln208_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln208_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xor_ln76_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="temp1_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp1_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln186_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln208_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln208_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="1"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln208_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln208_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="0" index="1" bw="31" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="res1_temp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="17"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp/18 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln76_3_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="0"/>
<pin id="243" dir="0" index="1" bw="31" slack="0"/>
<pin id="244" dir="0" index="2" bw="31" slack="0"/>
<pin id="245" dir="0" index="3" bw="31" slack="0"/>
<pin id="246" dir="0" index="4" bw="2" slack="17"/>
<pin id="247" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln76_3_cast/18 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln76_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/18 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln76_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="31" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="res1_temp_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_1/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="res1_temp_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res1_temp_2/18 "/>
</bind>
</comp>

<comp id="276" class="1004" name="res2_temp_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="17"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res2_temp_3/18 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_47_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="res2_temp_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="31" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res2_temp_4/18 "/>
</bind>
</comp>

<comp id="294" class="1004" name="res2_temp_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res2_temp_5/18 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln209_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/19 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="31" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/19 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln210_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="31" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/19 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln210_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="31" slack="18"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln210/19 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln210_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/19 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln210_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="0" index="1" bw="31" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/19 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mrv_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/19 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mrv_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/19 "/>
</bind>
</comp>

<comp id="348" class="1005" name="MOD_INDEX_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="1"/>
<pin id="350" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="twiddle_factor_val2_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddle_factor_val2_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="input2_val_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input2_val_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="input1_val_read_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="17"/>
<pin id="368" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="input1_val_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln190_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln190 "/>
</bind>
</comp>

<comp id="376" class="1005" name="temp1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln76_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="386" class="1005" name="temp1_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="res2_temp_2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res2_temp_2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln208_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="1"/>
<pin id="398" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln208_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln208_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="17"/>
<pin id="404" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="add_ln208_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="temp_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="413" class="1005" name="res1_temp_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="res2_temp_5_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res2_temp_5 "/>
</bind>
</comp>

<comp id="423" class="1005" name="temp_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="60" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="48" pin="2"/><net_sink comp="90" pin=3"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="42" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="60" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="66" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="130"><net_src comp="48" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="134"><net_src comp="119" pin="5"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="113" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="113" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="131" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="66" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="60" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="131" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="147" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="153" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="147" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="131" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="175" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="196" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="202" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="216" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="255"><net_src comp="241" pin="5"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="237" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="237" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="252" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="237" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="276" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="252" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="280" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="276" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="317"><net_src comp="305" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="314" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="75" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="84" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="48" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="100" pin=3"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="358"><net_src comp="54" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="364"><net_src comp="60" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="369"><net_src comp="66" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="375"><net_src comp="107" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="113" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="384"><net_src comp="135" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="389"><net_src comp="141" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="394"><net_src comp="167" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="399"><net_src comp="181" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="405"><net_src comp="231" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="410"><net_src comp="90" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="416"><net_src comp="268" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="421"><net_src comp="294" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="426"><net_src comp="100" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="305" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Configurable_PE.2 : input1_val | {1 }
	Port: Configurable_PE.2 : input2_val | {1 }
	Port: Configurable_PE.2 : twiddle_factor_val2 | {1 }
	Port: Configurable_PE.2 : MOD_INDEX | {1 }
	Port: Configurable_PE.2 : op | {1 }
  - Chain level:
	State 1
		br_ln190 : 1
		zext_ln76 : 1
		icmp_ln76 : 2
		temp1_1 : 2
		tmp : 1
		res2_temp_1 : 2
		res2_temp_2 : 3
		add_ln208 : 2
		trunc_ln208_1 : 3
	State 2
		trunc_ln186 : 1
		trunc_ln : 1
		sext_ln208 : 2
		select_ln208 : 2
		zext_ln208 : 3
		add_ln208_1 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		zext_ln76_1 : 1
		icmp_ln76_1 : 2
		res1_temp_1 : 2
		res1_temp_2 : 3
		tmp_47 : 1
		res2_temp_4 : 2
		res2_temp_5 : 3
	State 19
		sext_ln210 : 1
		select_ln210 : 1
		zext_ln210 : 2
		add_ln210 : 3
		phi_ln215 : 1
		phi_ln215_1 : 4
		mrv : 2
		mrv_1 : 5
		ret_ln215 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |          grp_MUL_MOD_fu_90          |    9    |  5.1219 |   871   |   823   |
|          |          grp_MUL_MOD_fu_100         |    9    |  5.1219 |   871   |   823   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             temp1_fu_113            |    0    |    0    |    0    |    39   |
|          |          res2_temp_1_fu_161         |    0    |    0    |    0    |    39   |
|          |           add_ln208_fu_175          |    0    |    0    |    0    |    38   |
|    add   |          add_ln208_1_fu_231         |    0    |    0    |    0    |    38   |
|          |           res1_temp_fu_237          |    0    |    0    |    0    |    39   |
|          |          res2_temp_4_fu_288         |    0    |    0    |    0    |    39   |
|          |           add_ln210_fu_329          |    0    |    0    |    0    |    38   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          res2_temp_2_fu_167         |    0    |    0    |    0    |    32   |
|          |            temp1_2_fu_196           |    0    |    0    |    0    |    32   |
|  select  |         select_ln208_fu_220         |    0    |    0    |    0    |    31   |
|          |          res1_temp_2_fu_268         |    0    |    0    |    0    |    32   |
|          |          res2_temp_5_fu_294         |    0    |    0    |    0    |    32   |
|          |         select_ln210_fu_318         |    0    |    0    |    0    |    31   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            temp1_1_fu_141           |    0    |    0    |    0    |    39   |
|    sub   |           res2_temp_fu_147          |    0    |    0    |    0    |    39   |
|          |          res1_temp_1_fu_262         |    0    |    0    |    0    |    39   |
|          |          res2_temp_3_fu_276         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          icmp_ln190_fu_107          |    0    |    0    |    0    |    11   |
|   icmp   |           icmp_ln76_fu_135          |    0    |    0    |    0    |    39   |
|          |          icmp_ln76_1_fu_256         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
|    mux   |        zext_ln76_cast_fu_119        |    0    |    0    |    0    |    14   |
|          |       zext_ln76_3_cast_fu_241       |    0    |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|---------|
|    xor   |           xor_ln76_fu_191           |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          op_read_read_fu_42         |    0    |    0    |    0    |    0    |
|          |      MOD_INDEX_read_read_fu_48      |    0    |    0    |    0    |    0    |
|   read   | twiddle_factor_val2_read_read_fu_54 |    0    |    0    |    0    |    0    |
|          |      input2_val_read_read_fu_60     |    0    |    0    |    0    |    0    |
|          |      input1_val_read_read_fu_66     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           zext_ln76_fu_131          |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln208_fu_227          |    0    |    0    |    0    |    0    |
|          |          zext_ln76_1_fu_252         |    0    |    0    |    0    |    0    |
|          |          zext_ln210_fu_325          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_fu_153             |    0    |    0    |    0    |    0    |
|          |            tmp_47_fu_280            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |         trunc_ln208_1_fu_181        |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln_fu_206           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_305          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |          trunc_ln186_fu_202         |    0    |    0    |    0    |    0    |
|          |          trunc_ln209_fu_302         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |          sext_ln208_fu_216          |    0    |    0    |    0    |    0    |
|          |          sext_ln210_fu_314          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|insertvalue|              mrv_fu_336             |    0    |    0    |    0    |    0    |
|          |             mrv_1_fu_342            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    18   | 10.2438 |   1742  |   2381  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     MOD_INDEX_read_reg_348     |    2   |
|       add_ln208_1_reg_402      |   32   |
|       icmp_ln190_reg_372       |    1   |
|        icmp_ln76_reg_381       |    1   |
|     input1_val_read_reg_366    |   32   |
|     input2_val_read_reg_361    |   32   |
|       phi_ln215_1_reg_81       |   32   |
|        phi_ln215_reg_72        |   32   |
|       res1_temp_2_reg_413      |   32   |
|       res2_temp_2_reg_391      |   32   |
|       res2_temp_5_reg_418      |   32   |
|         temp1_1_reg_386        |   32   |
|          temp1_reg_376         |   32   |
|         temp_1_reg_423         |   32   |
|          temp_reg_407          |   32   |
|      trunc_ln208_1_reg_396     |   31   |
|twiddle_factor_val2_read_reg_355|   32   |
+--------------------------------+--------+
|              Total             |   451  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_MUL_MOD_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
| grp_MUL_MOD_fu_90 |  p2  |   2  |  32  |   64   ||    9    |
| grp_MUL_MOD_fu_90 |  p3  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   10   |  1742  |  2381  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   451  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |  2193  |  2408  |
+-----------+--------+--------+--------+--------+
